rule_1: ExGntd = true -> ExGntd = true
rule_2: CurCmd = ReqS -> CurCmd != ReqE
rule_3: CurCmd = ReqE -> CurCmd != ReqS
rule_4: CurCmd = ReqE -> CurCmd != Empty
rule_5: CurCmd = Empty -> CurCmd != ReqS
rule_6: CurCmd = ReqS -> CurCmd != Empty
rule_7: ExGntd = false -> ExGntd = false
rule_8: CurCmd = Empty -> CurCmd != ReqE
rule_9: ExGntd = false -> MemData = AuxData
rule_10: MemData != AuxData -> ExGntd = true
rule_11: Cache[NODE_1].State = E -> ExGntd = true
rule_12: Cache[NODE_2].State = E -> ExGntd = true
rule_13: Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_14: Cache[NODE_2].State = S -> ExGntd = false
rule_15: Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_16: ExGntd = true -> Cache[NODE_1].State != S
rule_17: Cache[NODE_1].State = S -> ExGntd = false
rule_18: ExGntd = true -> Cache[NODE_2].State != S
rule_19: CurCmd = Empty -> Cache[NODE_1].State != E
rule_20: CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21: Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_22: ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_23: CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24: Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_25: ExGntd = false -> Cache[NODE_1].State != E
rule_26: Cache[NODE_2].State = E -> CurCmd != Empty
rule_27: CurCmd = Empty -> Cache[NODE_2].State != E
rule_28: Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_29: Cache[NODE_1].State = E -> CurCmd != Empty
rule_30: Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_31: ExGntd = false -> Cache[NODE_2].State != E
rule_32: ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_33: CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_34: CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_35: Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_36: ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_37: Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_38: CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_39: ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_40: CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_41: Cache[NODE_1].State = S -> MemData = AuxData
rule_42: Cache[NODE_2].State = S -> MemData = AuxData
rule_43: CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_44: Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_45: Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_46: Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_47: Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_48: Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_49: Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_50: CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_51: Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_52: Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_53: Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_54: Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_55: InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_56: CurCmd = ReqS & ExGntd = true -> ExGntd = true
rule_57: CurCmd = ReqE & ExGntd = true -> ExGntd = true
rule_58: ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_59: ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_60: MemData != AuxData -> Cache[NODE_2].State != S
rule_61: InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_62: MemData != AuxData -> Cache[NODE_1].State != S
rule_63: InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_64: InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_65: MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_66: MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_67: Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_68: MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_69: ExGntd = true & CurCmd != ReqE -> ExGntd = true
rule_70: CurCmd = ReqE & ExGntd = true -> CurCmd != ReqS
rule_71: Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_72: MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_73: CurCmd != ReqS & ExGntd = true -> ExGntd = true
rule_74: CurCmd = Empty & ExGntd = true -> ExGntd = true
rule_75: CurCmd = ReqS & ExGntd = true -> CurCmd != ReqE
rule_76: Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_77: Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_78: CurCmd != Empty & ExGntd = true -> ExGntd = true
rule_79: InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_80: ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_81: CurCmd = ReqS & ExGntd = false -> CurCmd != ReqE
rule_82: CurCmd = ReqE & ExGntd = true -> CurCmd != Empty
rule_83: CurCmd = ReqE & ExGntd = false -> ExGntd = false
rule_84: CurCmd = ReqS & ExGntd = true -> CurCmd != Empty
rule_85: Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_86: CurCmd = Empty & ExGntd = true -> CurCmd != ReqS
rule_87: ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_88: CurCmd = ReqS & ExGntd = false -> ExGntd = false
rule_89: InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_90: Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_91: Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_92: CurCmd = Empty & ExGntd = true -> CurCmd != ReqE
rule_93: ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_94: ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_95: CurCmd = ReqE & ExGntd = false -> CurCmd != ReqS
rule_96: Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_97: CurCmd = Empty & ExGntd = false -> CurCmd != ReqE
rule_98: CurCmd = Empty & CurCmd != ReqE -> CurCmd != ReqS
rule_99: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_100: CurCmd = ReqS & CurCmd != Empty -> CurCmd != ReqE
rule_101: ExGntd = false & CurCmd != ReqE -> ExGntd = false
rule_102: ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_103: Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_104: CurCmd = Empty & ExGntd = false -> ExGntd = false
rule_105: Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_106: ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_107: CurCmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_108: InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_109: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_110: Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_111: InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_112: CurCmd = ReqE & ExGntd = false -> CurCmd != Empty
rule_113: Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_114: ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_115: ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_116: CurCmd != ReqS & CurCmd != ReqE -> CurCmd = Empty
rule_117: Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_118: Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_119: Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_120: Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_121: Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_122: CurCmd != ReqS & CurCmd != Empty -> CurCmd = ReqE
rule_123: CurCmd = ReqS & ExGntd = false -> CurCmd != Empty
rule_124: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_125: CurCmd = ReqS & CurCmd != ReqE -> CurCmd != Empty
rule_126: Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_127: InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_128: CurCmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_129: CurCmd != ReqS & ExGntd = false -> ExGntd = false
rule_130: CurCmd = Empty & ExGntd = false -> CurCmd != ReqS
rule_131: Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_132: Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_133: CurCmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_134: CurCmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_135: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_136: InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_137: ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_138: InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_139: MemData = AuxData & ExGntd = true -> ExGntd = true
rule_140: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_141: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_142: Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_143: ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_144: Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_145: Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_146: InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_147: ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_148: Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_149: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_150: CurCmd != Empty & ExGntd = false -> ExGntd = false
rule_151: Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_152: ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_153: ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_154: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_155: ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_156: Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_157: Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_158: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_159: Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_160: Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_161: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_162: InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_163: Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_164: CurCmd = ReqS & MemData != AuxData -> ExGntd = true
rule_165: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_166: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_167: Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_168: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_169: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_170: Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_171: Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_172: Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_173: ExGntd = true & MemData != AuxData -> ExGntd = true
rule_174: Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_175: CurCmd = ReqS & MemData = AuxData -> CurCmd != ReqE
rule_176: Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_177: Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_178: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_179: Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_180: InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_181: CurCmd = ReqS & ExGntd = false -> MemData = AuxData
rule_182: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_183: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_184: CurCmd = ReqE & MemData != AuxData -> ExGntd = true
rule_185: Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_186: Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_187: Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_188: Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_189: Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_190: Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_191: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_192: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_193: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_194: Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_195: Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_196: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_197: Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_198: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_199: CurCmd = ReqE & ExGntd = false -> MemData = AuxData
rule_200: Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_201: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_202: Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_203: Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_204: ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_205: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_206: MemData = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_207: Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_208: ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_209: Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_210: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_211: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_212: CurCmd = Empty & ExGntd = false -> MemData = AuxData
rule_213: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_214: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_215: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_216: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_217: CurCmd = Empty & MemData = AuxData -> CurCmd != ReqE
rule_218: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_219: MemData != AuxData & CurCmd != ReqE -> ExGntd = true
rule_220: CurCmd != ReqS & ExGntd = false -> MemData = AuxData
rule_221: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_222: CurCmd = Empty & MemData != AuxData -> ExGntd = true
rule_223: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_224: CurCmd = ReqS & MemData != AuxData -> CurCmd != ReqE
rule_225: Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_226: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_227: Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_228: Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_229: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_230: Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_231: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_232: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_233: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_234: InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_235: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_236: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_237: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_238: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_239: Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_240: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_241: CurCmd != ReqS & MemData != AuxData -> ExGntd = true
rule_242: CurCmd = ReqS & MemData = AuxData -> CurCmd != Empty
rule_243: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_244: Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_245: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_246: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_247: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_248: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_249: Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_250: Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_251: Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_252: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_253: Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_254: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_255: Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_256: Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_257: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_258: Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_259: InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_260: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_261: Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_262: Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_263: CurCmd = ReqE & MemData != AuxData -> CurCmd != ReqS
rule_264: CurCmd = Empty & MemData = AuxData -> CurCmd != ReqS
rule_265: Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_266: MemData = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_267: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_268: ExGntd = false & CurCmd != ReqE -> MemData = AuxData
rule_269: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_270: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_271: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_272: MemData = AuxData & ExGntd = false -> ExGntd = false
rule_273: Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_274: Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_275: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_276: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_277: Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_278: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_279: CurCmd = ReqS & MemData != AuxData -> CurCmd != Empty
rule_280: CurCmd = ReqE & MemData != AuxData -> CurCmd != Empty
rule_281: Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_282: CurCmd != Empty & ExGntd = false -> MemData = AuxData
rule_283: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_284: CurCmd = Empty & MemData != AuxData -> CurCmd != ReqS
rule_285: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_286: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_287: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_288: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_289: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_290: Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_291: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_292: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_293: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_294: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_295: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_296: Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_297: ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_298: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_299: CurCmd = Empty & MemData != AuxData -> CurCmd != ReqE
rule_300: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_301: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_302: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_303: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_304: CurCmd != Empty & MemData != AuxData -> ExGntd = true
rule_305: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_306: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_307: Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_308: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_309: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_310: Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_311: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_312: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_313: Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_314: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_315: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_316: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_317: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_318: ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_319: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_320: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_321: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_322: Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_323: Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_324: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_325: Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_326: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_327: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_328: Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_329: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_330: Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_331: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_332: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_333: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_334: Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_335: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_336: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_337: Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_338: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_339: ExGntd = true & InvSet[NODE_1] = true -> ExGntd = true
rule_340: Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_341: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_342: ShrSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_343: Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_344: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_345: ShrSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_346: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_347: Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_348: InvSet[NODE_1] = true & ExGntd = true -> ExGntd = true
rule_349: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_350: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_351: Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_352: Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_353: InvSet[NODE_2] = true & ExGntd = true -> ExGntd = true
rule_354: Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_355: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_356: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_357: Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_358: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_359: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_360: Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_361: Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_362: Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_363: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_364: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_365: Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_366: Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_367: ExGntd = true & InvSet[NODE_2] = true -> ExGntd = true
rule_368: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_369: Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_370: Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_371: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_372: Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_373: Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_374: Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_375: Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_376: Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_377: Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_378: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_379: Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_380: Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_381: ExGntd = true & ShrSet[NODE_2] = false -> ExGntd = true
rule_382: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_383: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_384: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_385: Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_386: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_387: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_388: Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_389: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_390: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_391: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_392: ShrSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_393: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_394: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_395: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_396: InvSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_397: Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_398: Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_399: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_400: Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_401: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_402: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_403: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_404: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_405: Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_406: InvSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != ReqS
rule_407: Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_408: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_409: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_410: Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_411: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_412: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != ReqE
rule_413: Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_414: InvSet[NODE_1] = false & ExGntd = true -> ExGntd = true
rule_415: Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_416: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_417: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_418: Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_419: Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_420: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_421: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_422: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_423: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_424: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_425: Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_426: Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_427: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_428: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_429: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_430: Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_431: ShrSet[NODE_2] = false & ExGntd = true -> ExGntd = true
rule_432: ExGntd = true & ShrSet[NODE_1] = false -> ExGntd = true
rule_433: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != ReqE
rule_434: Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_435: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_436: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_437: Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_438: Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_439: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_440: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_441: CurCmd = Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_442: Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_443: Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_444: CurCmd = Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_445: Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_446: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_447: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ExGntd = true
rule_448: Cache[NODE_2].State = E & ExGntd = true -> ExGntd = true
rule_449: ShrSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_450: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_451: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_452: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_453: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_454: CurCmd = ReqS & InvSet[NODE_2] = true -> CurCmd != Empty
rule_455: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_456: ShrSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_457: ExGntd = false & InvSet[NODE_2] = true -> ExGntd = false
rule_458: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_459: CurCmd = Empty & InvSet[NODE_2] = true -> CurCmd != ReqE
rule_460: CurCmd = ReqE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_461: ShrSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_462: Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_463: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_464: ExGntd = true & InvSet[NODE_1] = true -> CurCmd != Empty
rule_465: Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_466: Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_467: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_468: Cache[NODE_1].State = E & ExGntd = true -> ExGntd = true
rule_469: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_470: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != ReqE
rule_471: ShrSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_472: Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_473: Cache[NODE_1].State = E & CurCmd = ReqE -> ExGntd = true
rule_474: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_475: ExGntd = true & InvSet[NODE_2] = true -> CurCmd != Empty
rule_476: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ExGntd = true
rule_477: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_478: Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_479: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_480: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_481: ExGntd = true & Cache[NODE_2].State = E -> ExGntd = true
rule_482: Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_483: CurCmd = Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_484: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_485: ShrSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_486: ExGntd = false & InvSet[NODE_1] = true -> ExGntd = false
rule_487: ShrSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_488: CurCmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_489: ShrSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_490: InvSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_491: Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_492: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_493: ShrSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_494: ShrSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_495: CurCmd = Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_496: CurCmd = Empty & InvSet[NODE_1] = true -> CurCmd != ReqE
rule_497: Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_498: ExGntd = true & Cache[NODE_1].State = E -> ExGntd = true
rule_499: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_500: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_501: InvSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqE
rule_502: Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_503: Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_504: InvSet[NODE_1] = true & CurCmd = Empty -> ExGntd = false
rule_505: ShrSet[NODE_1] = true & ExGntd = true -> CurCmd != Empty
rule_506: Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_507: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_508: Cache[NODE_1].State = I & ExGntd = true -> ExGntd = true
rule_509: Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_510: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_511: Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_512: InvSet[NODE_2] = true & CurCmd = Empty -> ExGntd = false
rule_513: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_514: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_515: Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_516: Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_517: InvSet[NODE_1] = true & ExGntd = false -> ExGntd = false
rule_518: Cache[NODE_2].State = I & ExGntd = true -> ExGntd = true
rule_519: InvSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqE
rule_520: InvSet[NODE_1] = true & CurCmd = ReqS -> CurCmd != Empty
rule_521: InvSet[NODE_2] = true & ExGntd = false -> ExGntd = false
rule_522: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_523: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_524: InvSet[NODE_2] = true & CurCmd = ReqE -> CurCmd != Empty
rule_525: CurCmd = ReqS & InvSet[NODE_1] = true -> CurCmd != Empty
rule_526: Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_527: Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_528: ExGntd = true & Cache[NODE_1].State = I -> ExGntd = true
rule_529: CurCmd = ReqS & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_530: Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_531: CurCmd = Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_532: Cache[NODE_2].State = E & CurCmd = ReqS -> ExGntd = true
rule_533: CurCmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_534: Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_535: ShrSet[NODE_2] = true & CurCmd = Empty -> CurCmd != ReqS
rule_536: InvSet[NODE_2] = true & ExGntd = true -> CurCmd != Empty
rule_537: Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_538: Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_539: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_540: ShrSet[NODE_1] = true & CurCmd = Empty -> CurCmd != ReqS
rule_541: CurCmd = Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_542: InvSet[NODE_1] = true & CurCmd = ReqE -> CurCmd != Empty
rule_543: ExGntd = true & Cache[NODE_2].State = I -> ExGntd = true
rule_544: Cache[NODE_2].State = E & CurCmd = ReqE -> ExGntd = true
rule_545: CurCmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_546: ShrSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != ReqS
rule_547: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_548: CurCmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_549: InvSet[NODE_2] = true & CurCmd = ReqS -> CurCmd != Empty
rule_550: Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_551: Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_552: Cache[NODE_1].State = E & CurCmd = ReqS -> ExGntd = true
rule_553: Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_554: CurCmd = ReqE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_555: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_556: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_557: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> ExGntd = true
rule_558: CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != ReqE
rule_559: CurCmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_560: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_561: CurCmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_562: CurCmd != ReqS & Cache[NODE_2].State = E -> CurCmd = ReqE
rule_563: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_564: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_565: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != ReqE
rule_566: ExGntd = true & Cache[NODE_2].State != I -> ExGntd = true
rule_567: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_568: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_569: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_570: Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_571: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_572: ShrSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_573: Cache[NODE_1].State != E & ExGntd = true -> ExGntd = true
rule_574: ExGntd = true & Cache[NODE_1].State != S -> ExGntd = true
rule_575: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd = ReqE
rule_576: CurCmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_577: InvSet[NODE_1] = false & CurCmd = ReqS -> CurCmd != Empty
rule_578: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_579: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqE
rule_580: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_581: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_582: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_583: CurCmd != ReqE & Cache[NODE_2].State = E -> CurCmd = ReqS
rule_584: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_585: Cache[NODE_2].State = E & CurCmd != ReqE -> ExGntd = true
rule_586: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_587: Cache[NODE_1].State = E & CurCmd != ReqS -> ExGntd = true
rule_588: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_589: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_590: CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != ReqE
rule_591: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqE
rule_592: ShrSet[NODE_1] = false & CurCmd = Empty -> ExGntd = false
rule_593: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_594: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_595: ExGntd = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_596: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_597: ShrSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_598: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
rule_599: ShrSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_600: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqE
rule_601: CurCmd = ReqS & InvSet[NODE_1] = false -> CurCmd != Empty
rule_602: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_603: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> CurCmd = ReqS
rule_604: CurCmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_605: CurCmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_606: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_607: CurCmd = ReqE & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_608: CurCmd = ReqS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_609: ExGntd = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_610: CurCmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_611: Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_612: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_613: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_614: CurCmd = Empty & ShrSet[NODE_2] = false -> CurCmd != ReqS
rule_615: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqE
rule_616: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_617: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> ExGntd = true
rule_618: InvSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_619: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_620: CurCmd = ReqE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_621: ShrSet[NODE_1] = false & ExGntd = true -> CurCmd != Empty
rule_622: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> ExGntd = true
rule_623: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_624: Cache[NODE_1].State = E & CurCmd != ReqE -> ExGntd = true
rule_625: CurCmd = ReqS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_626: Cache[NODE_1].State = E & CurCmd = ReqE -> CurCmd != ReqS
rule_627: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_628: CurCmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_629: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_630: Chan1[NODE_1].Cmd = ReqE & ExGntd = true -> ExGntd = true
rule_631: Cache[NODE_2].State != I & ExGntd = true -> ExGntd = true
rule_632: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ExGntd = true
rule_633: Cache[NODE_1].State = E & CurCmd = Empty -> ExGntd = true
rule_634: Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_635: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ExGntd = true
rule_636: Cache[NODE_2].State != E & ExGntd = true -> ExGntd = true
rule_637: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_638: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != ReqS
rule_639: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_640: InvSet[NODE_2] = false & CurCmd = ReqS -> CurCmd != Empty
rule_641: Cache[NODE_1].State = E & CurCmd = ReqS -> CurCmd != ReqE
rule_642: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_643: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqE
rule_644: ShrSet[NODE_1] = false & CurCmd = ReqE -> CurCmd != Empty
rule_645: CurCmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_646: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_647: Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_648: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_649: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_650: InvSet[NODE_2] = false & ExGntd = false -> ExGntd = false
rule_651: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_652: ExGntd = true & Cache[NODE_1].State != I -> ExGntd = true
rule_653: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_654: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_655: InvSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_656: ShrSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_657: Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_658: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_659: ShrSet[NODE_2] = false & ExGntd = true -> CurCmd != Empty
rule_660: Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_661: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_662: ShrSet[NODE_1] = false & ExGntd = false -> ExGntd = false
rule_663: CurCmd = ReqS & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_664: InvSet[NODE_2] = false & CurCmd = Empty -> CurCmd != ReqS
rule_665: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_666: Cache[NODE_2].State = E & CurCmd = Empty -> ExGntd = true
rule_667: CurCmd = Empty & ShrSet[NODE_1] = false -> CurCmd != ReqS
rule_668: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_669: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ExGntd = true
rule_670: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_671: CurCmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_672: Cache[NODE_2].State = E & CurCmd = ReqS -> CurCmd != ReqE
rule_673: CurCmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_674: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_675: ShrSet[NODE_2] = false & CurCmd = Empty -> ExGntd = false
rule_676: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd = ReqS
rule_677: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd = ReqE
rule_678: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != ReqE
rule_679: CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_680: Cache[NODE_2].State != S & ExGntd = true -> ExGntd = true
rule_681: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_682: Cache[NODE_1].State != S & ExGntd = true -> ExGntd = true
rule_683: CurCmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_684: Cache[NODE_2].State = E & CurCmd != ReqS -> ExGntd = true
rule_685: Cache[NODE_1].State = S & CurCmd = ReqE -> ExGntd = false
rule_686: Cache[NODE_2].State = E & CurCmd = ReqE -> CurCmd != ReqS
rule_687: ExGntd = true & Cache[NODE_2].State != S -> ExGntd = true
rule_688: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> ExGntd = true
rule_689: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqS
rule_690: Cache[NODE_1].State = S & CurCmd = ReqE -> CurCmd != ReqS
rule_691: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != ReqS
rule_692: Cache[NODE_1].State != I & ExGntd = true -> ExGntd = true
rule_693: Cache[NODE_2].State = S & CurCmd = ReqE -> CurCmd != ReqS
rule_694: InvSet[NODE_1] = false & CurCmd = Empty -> CurCmd != ReqE
rule_695: Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_696: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_697: Cache[NODE_2].State = S & CurCmd = ReqE -> ExGntd = false
rule_698: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> ExGntd = true
rule_699: InvSet[NODE_2] = false & CurCmd = ReqE -> CurCmd != Empty
rule_700: Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_701: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_702: CurCmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_703: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_704: CurCmd = ReqS & Cache[NODE_2].State = I -> CurCmd != ReqE
rule_705: Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_706: Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_707: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_708: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ExGntd = true
rule_709: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_710: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_711: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_712: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_713: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_714: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_715: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_716: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_717: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_718: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_719: Cache[NODE_2].State = E & CurCmd != Empty -> ExGntd = true
rule_720: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> ExGntd = false
rule_721: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_722: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_723: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_724: Cache[NODE_1].State = I & ExGntd = false -> ExGntd = false
rule_725: ExGntd = false & Cache[NODE_1].State = S -> ExGntd = false
rule_726: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ExGntd = false
rule_727: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd = ReqS
rule_728: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_729: CurCmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_730: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_731: Cache[NODE_2].State = S & CurCmd = ReqE -> CurCmd != Empty
rule_732: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_733: ExGntd = false & Cache[NODE_1].State = I -> ExGntd = false
rule_734: Cache[NODE_2].State = E & CurCmd = ReqS -> CurCmd != Empty
rule_735: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != ReqE
rule_736: ExGntd = false & Cache[NODE_2].State = S -> ExGntd = false
rule_737: CurCmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_738: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_739: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_740: CurCmd = ReqS & Cache[NODE_2].State = S -> CurCmd != Empty
rule_741: Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqS
rule_742: CurCmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_743: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_744: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_745: CurCmd = ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_746: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_747: Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_748: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_749: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_750: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_751: CurCmd = ReqS & Cache[NODE_1].State != E -> CurCmd != ReqE
rule_752: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> CurCmd != ReqS
rule_753: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_754: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_755: Cache[NODE_2].State = E & CurCmd = Empty -> CurCmd != ReqS
rule_756: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_757: CurCmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_758: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_759: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_760: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_761: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_762: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_763: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_764: CurCmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_765: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_766: Cache[NODE_1].State = S & CurCmd != ReqE -> ExGntd = false
rule_767: CurCmd = ReqS & Cache[NODE_2].State = I -> CurCmd != Empty
rule_768: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> ExGntd = true
rule_769: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_770: Cache[NODE_2].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_771: CurCmd = Empty & Cache[NODE_2].State = S -> CurCmd != ReqE
rule_772: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_773: Cache[NODE_1].State = S & CurCmd = ReqE -> CurCmd != Empty
rule_774: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_775: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_776: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ExGntd = false
rule_777: CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqS
rule_778: Cache[NODE_1].State = S & ExGntd = false -> ExGntd = false
rule_779: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_780: ExGntd = true & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_781: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqS
rule_782: CurCmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_783: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqE
rule_784: Cache[NODE_2].State = I & ExGntd = false -> ExGntd = false
rule_785: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_786: Cache[NODE_2].State = S & CurCmd != ReqE -> ExGntd = false
rule_787: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_788: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_789: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_790: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> CurCmd != Empty
rule_791: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_792: Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqS
rule_793: Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_794: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_795: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != ReqE
rule_796: CurCmd = ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_797: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_798: CurCmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_799: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_800: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> ExGntd = false
rule_801: ExGntd = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_802: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_803: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_804: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_805: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_806: CurCmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_807: ExGntd = true & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_808: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_809: CurCmd = ReqS & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqE
rule_810: CurCmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_811: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_812: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_813: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_814: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd = ReqE
rule_815: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_816: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_817: Cache[NODE_2].State = S & CurCmd = Empty -> CurCmd != ReqE
rule_818: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> CurCmd != Empty
rule_819: Cache[NODE_1].State = E & CurCmd = ReqE -> CurCmd != Empty
rule_820: CurCmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_821: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != ReqS
rule_822: Cache[NODE_2].State = S & CurCmd = Empty -> ExGntd = false
rule_823: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_824: Cache[NODE_1].State = E & CurCmd = ReqS -> CurCmd != Empty
rule_825: CurCmd = ReqS & Cache[NODE_1].State = S -> CurCmd != Empty
rule_826: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_827: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_828: ExGntd = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_829: CurCmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_830: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> ExGntd = true
rule_831: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_832: CurCmd = Empty & Cache[NODE_1].State = S -> CurCmd != ReqE
rule_833: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_834: CurCmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_835: Cache[NODE_2].State = E & CurCmd = Empty -> CurCmd != ReqE
rule_836: CurCmd = ReqE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_837: CurCmd = ReqE & Cache[NODE_2].State = S -> CurCmd != Empty
rule_838: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != ReqS
rule_839: ExGntd = false & Cache[NODE_2].State = I -> ExGntd = false
rule_840: Cache[NODE_2].State = S & ExGntd = false -> ExGntd = false
rule_841: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_842: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_843: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_844: CurCmd = ReqS & Cache[NODE_1].State = I -> CurCmd != Empty
rule_845: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_846: Cache[NODE_2].State != S & CurCmd = ReqE -> CurCmd != ReqS
rule_847: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> ExGntd = true
rule_848: CurCmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_849: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ExGntd = true
rule_850: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_851: CurCmd = ReqE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_852: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_853: CurCmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_854: CurCmd = Empty & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_855: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_856: CurCmd = Empty & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_857: Cache[NODE_1].State = S & CurCmd = Empty -> ExGntd = false
rule_858: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_859: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> CurCmd != Empty
rule_860: Cache[NODE_1].State = E & CurCmd = Empty -> CurCmd != ReqE
rule_861: CurCmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_862: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_863: Cache[NODE_2].State = E & CurCmd = ReqE -> CurCmd != Empty
rule_864: Cache[NODE_1].State = S & CurCmd = Empty -> CurCmd != ReqE
rule_865: CurCmd = Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_866: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_867: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_868: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> ExGntd = true
rule_869: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != ReqS
rule_870: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_871: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> CurCmd != ReqS
rule_872: CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != ReqS
rule_873: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_874: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_875: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != ReqE
rule_876: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_877: CurCmd = Empty & Cache[NODE_1].State = I -> CurCmd != ReqS
rule_878: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ExGntd = false
rule_879: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> CurCmd = ReqS
rule_880: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_881: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_882: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> ExGntd = true
rule_883: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd = ReqE
rule_884: CurCmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_885: CurCmd = Empty & Cache[NODE_2].State = I -> CurCmd != ReqE
rule_886: CurCmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_887: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != ReqE
rule_888: Cache[NODE_1].State = E & CurCmd != Empty -> ExGntd = true
rule_889: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_890: Cache[NODE_1].State = E & CurCmd = Empty -> CurCmd != ReqS
rule_891: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_892: CurCmd = ReqE & Cache[NODE_1].State = S -> CurCmd != Empty
rule_893: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_894: Cache[NODE_1].State != I & ExGntd = true -> CurCmd != Empty
rule_895: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_896: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_897: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
rule_898: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_899: Cache[NODE_2].State != E & ExGntd = false -> ExGntd = false
rule_900: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_901: ExGntd = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_902: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_903: Cache[NODE_2].State != S & CurCmd = Empty -> CurCmd != ReqS
rule_904: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ExGntd = true
rule_905: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
rule_906: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_907: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqE
rule_908: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_909: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_910: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqE
rule_911: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqE
rule_912: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_913: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_914: CurCmd != ReqS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_915: Cache[NODE_1].State != I & ExGntd = false -> ExGntd = false
rule_916: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_917: CurCmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_918: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != ReqS
rule_919: ShrSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_920: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_921: ExGntd = false & Cache[NODE_2].State != I -> ExGntd = false
rule_922: Cache[NODE_1].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_923: Cache[NODE_2].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_924: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_925: CurCmd = ReqS & Cache[NODE_2].State != I -> CurCmd != Empty
rule_926: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_927: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_928: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_929: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_930: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_931: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_932: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_933: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> CurCmd != ReqE
rule_934: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_935: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_936: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqS
rule_937: CurCmd = ReqE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_938: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_939: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_940: CurCmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_941: CurCmd = Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_942: CurCmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_943: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_944: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_945: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_946: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_947: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_948: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqE
rule_949: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != ReqE
rule_950: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqS
rule_951: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqE
rule_952: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_953: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_954: ShrSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
rule_955: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_956: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqE -> CurCmd != ReqS
rule_957: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_958: CurCmd = Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_959: Cache[NODE_2].State != I & ExGntd = true -> CurCmd != Empty
rule_960: Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_961: ShrSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_962: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_963: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_964: Cache[NODE_2].State != S & ExGntd = false -> ExGntd = false
rule_965: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_966: CurCmd = ReqE & Cache[NODE_2].State != I -> CurCmd != Empty
rule_967: InvSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_968: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_969: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_970: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_971: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
rule_972: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_973: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_974: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_975: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_976: Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_977: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_978: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_979: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_980: ExGntd = false & Cache[NODE_1].State != I -> ExGntd = false
rule_981: ExGntd = false & InvSet[NODE_1] = true -> MemData = AuxData
rule_982: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_983: CurCmd = Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_984: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_985: CurCmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_986: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
rule_987: CurCmd = ReqE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_988: ExGntd = false & Cache[NODE_2].State != S -> ExGntd = false
rule_989: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_990: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_991: InvSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_992: CurCmd = ReqS & Cache[NODE_1].State != E -> CurCmd != Empty
rule_993: Cache[NODE_2].State != S & CurCmd = Empty -> CurCmd != ReqE
rule_994: MemData != AuxData & InvSet[NODE_1] = true -> ExGntd = true
rule_995: CurCmd = ReqS & Cache[NODE_1].State != I -> CurCmd != Empty
rule_996: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_997: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_998: Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_999: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_1000: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1001: InvSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1002: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1003: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> CurCmd != Empty
rule_1004: CurCmd != ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_1005: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1006: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_1007: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqS
rule_1008: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1009: CurCmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1010: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_1011: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
rule_1012: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ExGntd = true
rule_1013: CurCmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1014: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1015: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != ReqE
rule_1016: CurCmd = ReqE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1017: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1018: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> ExGntd = false
rule_1019: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqS
rule_1020: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1021: Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1022: ExGntd = false & Cache[NODE_1].State != S -> ExGntd = false
rule_1023: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1024: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1025: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_1026: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> ExGntd = false
rule_1027: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1028: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqE -> CurCmd != ReqS
rule_1029: CurCmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_1030: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1031: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqS
rule_1032: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1033: InvSet[NODE_1] = true & MemData != AuxData -> ExGntd = true
rule_1034: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1035: CurCmd = Empty & Cache[NODE_2].State != S -> CurCmd != ReqS
rule_1036: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1037: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_1038: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1039: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> CurCmd != Empty
rule_1040: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> CurCmd != Empty
rule_1041: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ExGntd = false
rule_1042: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1043: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_1044: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_1045: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1046: InvSet[NODE_2] = true & CurCmd = Empty -> MemData = AuxData
rule_1047: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_1048: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1049: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ExGntd = false
rule_1050: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqS
rule_1051: CurCmd = Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_1052: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1053: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_1054: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqS
rule_1055: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_1056: ExGntd = false & InvSet[NODE_2] = true -> MemData = AuxData
rule_1057: CurCmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_1058: Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_1059: CurCmd = ReqS & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_1060: Cache[NODE_2].State != S & CurCmd = ReqE -> CurCmd != Empty
rule_1061: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1062: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1063: CurCmd = Empty & Cache[NODE_1].State != S -> CurCmd != ReqE
rule_1064: ExGntd = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1065: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1066: CurCmd = ReqS & Cache[NODE_2].State != S -> CurCmd != Empty
rule_1067: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqE -> CurCmd != ReqS
rule_1068: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_1069: CurCmd = ReqS & Cache[NODE_1].State != S -> CurCmd != Empty
rule_1070: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != ReqE
rule_1071: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> CurCmd != Empty
rule_1072: CurCmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_1073: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1074: CurCmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_1075: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqE
rule_1076: Cache[NODE_2].State != I & ExGntd = false -> ExGntd = false
rule_1077: Cache[NODE_2].State != E & CurCmd = ReqE -> CurCmd != Empty
rule_1078: ExGntd = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1079: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1080: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
rule_1081: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1082: CurCmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1083: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1084: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> CurCmd != ReqE
rule_1085: CurCmd != ReqS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_1086: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1087: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != ReqE
rule_1088: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_1089: Chan2[NODE_2].Cmd != Inv & CurCmd = ReqE -> CurCmd != Empty
rule_1090: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1091: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ExGntd = true
rule_1092: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_1093: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1094: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_1095: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ExGntd = false
rule_1096: Cache[NODE_1].State != E & CurCmd = ReqS -> CurCmd != Empty
rule_1097: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> CurCmd != Empty
rule_1098: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_1099: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1100: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> ExGntd = false
rule_1101: ShrSet[NODE_1] = true & CurCmd = Empty -> MemData = AuxData
rule_1102: Cache[NODE_1].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_1103: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> ExGntd = true
rule_1104: Cache[NODE_1].State != E & ExGntd = false -> ExGntd = false
rule_1105: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1106: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqE
rule_1107: InvSet[NODE_2] = true & MemData != AuxData -> ExGntd = true
rule_1108: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != ReqE
rule_1109: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1110: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ExGntd = false
rule_1111: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> CurCmd != Empty
rule_1112: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != ReqE
rule_1113: CurCmd = ReqE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1114: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqE
rule_1115: CurCmd = Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_1116: CurCmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_1117: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_1118: MemData != AuxData & InvSet[NODE_2] = true -> ExGntd = true
rule_1119: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
rule_1120: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_1121: Cache[NODE_1].State != S & ExGntd = false -> ExGntd = false
rule_1122: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1123: CurCmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_1124: CurCmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1125: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1126: CurCmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_1127: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> CurCmd != ReqS
rule_1128: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != ReqE
rule_1129: ShrSet[NODE_2] = true & ExGntd = false -> MemData = AuxData
rule_1130: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_1131: Chan2[NODE_1].Cmd != Inv & CurCmd = ReqE -> CurCmd != Empty
rule_1132: ShrSet[NODE_1] = true & ExGntd = false -> MemData = AuxData
rule_1133: ExGntd = false & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_1134: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> CurCmd != Empty
rule_1135: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1136: CurCmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1137: CurCmd != ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_1138: CurCmd = ReqE & Cache[NODE_1].State != I -> CurCmd != Empty
rule_1139: Cache[NODE_2].State != E & CurCmd = Empty -> CurCmd != ReqS
rule_1140: CurCmd = Empty & Cache[NODE_1].State != S -> CurCmd != ReqS
rule_1141: Cache[NODE_1].State != S & CurCmd = Empty -> CurCmd != ReqS
rule_1142: CurCmd = Empty & Cache[NODE_1].State != I -> CurCmd != ReqE
rule_1143: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_1144: Cache[NODE_1].State != S & CurCmd = ReqE -> CurCmd != Empty
rule_1145: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1146: CurCmd = ReqS & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_1147: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != ReqE
rule_1148: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_1149: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1150: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != ReqS
rule_1151: Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_1152: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1153: CurCmd = Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_1154: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != ReqE
rule_1155: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_1156: CurCmd = ReqS & Cache[NODE_2].State != E -> CurCmd != Empty
rule_1157: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1158: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1159: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1160: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_1161: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_1162: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1163: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1164: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1165: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_1166: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1167: CurCmd = ReqS & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_1168: ShrSet[NODE_2] = false & CurCmd = Empty -> MemData = AuxData
rule_1169: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1170: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_1171: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_1172: ShrSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1173: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1174: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_1175: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1176: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1177: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1178: ExGntd = false & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_1179: CurCmd = ReqE & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_1180: InvSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1181: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1182: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqE
rule_1183: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1184: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1185: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_1186: CurCmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1187: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1188: CurCmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1189: ShrSet[NODE_2] = false & MemData != AuxData -> ExGntd = true
rule_1190: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_1191: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1192: Cache[NODE_1].State = S & CurCmd = ReqE -> MemData = AuxData
rule_1193: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_1194: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1195: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1196: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1197: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_1198: CurCmd != ReqS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1199: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1200: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_1201: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1202: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_1203: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1204: ShrSet[NODE_1] = false & CurCmd = Empty -> MemData = AuxData
rule_1205: MemData = AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1206: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqE -> CurCmd != Empty
rule_1207: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqS
rule_1208: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1209: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
rule_1210: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqS
rule_1211: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1212: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
rule_1213: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1214: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1215: Chan2[NODE_1].Cmd != GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1216: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> ExGntd = false
rule_1217: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_1218: CurCmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_1219: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_1220: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1221: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ExGntd = true
rule_1222: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqE
rule_1223: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqE -> CurCmd != Empty
rule_1224: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqS
rule_1225: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1226: MemData = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1227: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1228: CurCmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1229: CurCmd = ReqS & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_1230: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1231: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1232: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1233: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1234: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1235: CurCmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_1236: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1237: Chan2[NODE_2].Cmd != GntE & CurCmd = ReqS -> CurCmd != Empty
rule_1238: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1239: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_1240: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqE
rule_1241: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqE
rule_1242: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ExGntd = false
rule_1243: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqS
rule_1244: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1245: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1246: CurCmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_1247: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1248: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> CurCmd != Empty
rule_1249: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1250: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_1251: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1252: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1253: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_1254: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1255: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_1256: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1257: CurCmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1258: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_1259: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1260: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1261: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1262: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1263: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqS
rule_1264: InvSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1265: Cache[NODE_1].State = E & MemData = AuxData -> ExGntd = true
rule_1266: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_1267: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> ExGntd = false
rule_1268: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1269: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1270: Cache[NODE_2].State = S & CurCmd = ReqE -> MemData = AuxData
rule_1271: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1272: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_1273: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_1274: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqE
rule_1275: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1276: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd = ReqS
rule_1277: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqE
rule_1278: Chan1[NODE_1].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1279: Cache[NODE_2].State = E & MemData = AuxData -> ExGntd = true
rule_1280: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> CurCmd != ReqE
rule_1281: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1282: CurCmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_1283: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1284: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1285: CurCmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_1286: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> ExGntd = false
rule_1287: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != ReqE
rule_1288: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqS
rule_1289: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1290: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqS -> CurCmd != Empty
rule_1291: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_1292: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1293: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1294: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1295: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != ReqE
rule_1296: CurCmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_1297: CurCmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1298: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> ExGntd = false
rule_1299: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_1300: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1301: ExGntd = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_1302: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1303: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != ReqS
rule_1304: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != ReqE
rule_1305: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd = ReqE
rule_1306: ExGntd = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_1307: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_1308: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqS
rule_1309: Chan1[NODE_2].Cmd != ReqS & CurCmd = ReqS -> CurCmd != Empty
rule_1310: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> CurCmd != ReqS
rule_1311: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_1312: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> CurCmd != Empty
rule_1313: ExGntd = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1314: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_1315: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1316: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1317: CurCmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1318: CurCmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1319: CurCmd = ReqS & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_1320: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1321: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_1322: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_1323: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> ExGntd = false
rule_1324: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1325: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1326: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_1327: InvSet[NODE_1] = false & MemData != AuxData -> ExGntd = true
rule_1328: Chan1[NODE_1].Cmd != ReqE & CurCmd = ReqE -> CurCmd != Empty
rule_1329: CurCmd = ReqE & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_1330: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_1331: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != ReqE
rule_1332: InvSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1333: CurCmd = ReqS & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_1334: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> ExGntd = true
rule_1335: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1336: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != ReqS
rule_1337: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != ReqS
rule_1338: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1339: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != ReqS
rule_1340: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1341: ShrSet[NODE_2] = false & ExGntd = false -> MemData = AuxData
rule_1342: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_1343: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_1344: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> CurCmd != ReqE
rule_1345: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1346: Chan1[NODE_2].Cmd != ReqE & CurCmd = ReqE -> CurCmd != Empty
rule_1347: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1348: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1349: ShrSet[NODE_1] = false & ExGntd = false -> MemData = AuxData
rule_1350: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1351: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_1352: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1353: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_1354: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1355: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_1356: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1357: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> MemData = AuxData
rule_1358: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_1359: Cache[NODE_2].State = S & MemData = AuxData -> ExGntd = false
rule_1360: CurCmd = Empty & Cache[NODE_1].State = I -> MemData = AuxData
rule_1361: ExGntd = false & Cache[NODE_1].State = I -> MemData = AuxData
rule_1362: MemData = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_1363: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1364: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1365: ExGntd = true & Chan2[NODE_2].Data = AuxData -> ExGntd = true
rule_1366: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1367: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> MemData = AuxData
rule_1368: MemData = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_1369: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != ReqE
rule_1370: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1371: Cache[NODE_1].State = S & ExGntd = false -> MemData = AuxData
rule_1372: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1373: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_1374: InvSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1375: CurCmd = ReqS & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1376: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> MemData = AuxData
rule_1377: MemData != AuxData & InvSet[NODE_2] = true -> CurCmd != Empty
rule_1378: ExGntd = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_1379: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1380: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1381: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1382: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1383: MemData != AuxData & InvSet[NODE_1] = true -> CurCmd != Empty
rule_1384: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1385: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1386: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1387: MemData != AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_1388: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_1389: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1390: MemData != AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_1391: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1392: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_1393: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_1394: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1395: CurCmd = Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_1396: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_1397: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1398: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1399: CurCmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1400: CurCmd = ReqS & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1401: Cache[NODE_2].State = I & ExGntd = false -> MemData = AuxData
rule_1402: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_1403: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1404: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_1405: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_1406: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1407: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_1408: Cache[NODE_2].State = E & MemData != AuxData -> ExGntd = true
rule_1409: ExGntd = false & Cache[NODE_2].State = I -> MemData = AuxData
rule_1410: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1411: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_1412: Cache[NODE_2].State = I & MemData != AuxData -> ExGntd = true
rule_1413: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ExGntd = true
rule_1414: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_1415: ShrSet[NODE_2] = true & MemData != AuxData -> CurCmd != Empty
rule_1416: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1417: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1418: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1419: MemData = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_1420: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_1421: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1422: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != ReqE
rule_1423: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1424: Cache[NODE_1].State = I & MemData != AuxData -> ExGntd = true
rule_1425: ShrSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1426: ExGntd = true & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_1427: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_1428: Cache[NODE_1].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1429: ExGntd = true & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_1430: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1431: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1432: Cache[NODE_1].State = E & MemData != AuxData -> ExGntd = true
rule_1433: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1434: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
rule_1435: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1436: CurCmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_1437: Cache[NODE_1].State = S & CurCmd != ReqE -> MemData = AuxData
rule_1438: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1439: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1440: CurCmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_1441: CurCmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1442: Chan1[NODE_1].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1443: Cache[NODE_2].State = S & CurCmd = Empty -> MemData = AuxData
rule_1444: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqE
rule_1445: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1446: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1447: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> MemData = AuxData
rule_1448: CurCmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_1449: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != ReqE
rule_1450: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqE
rule_1451: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_1452: CurCmd = Empty & Cache[NODE_2].State = I -> MemData = AuxData
rule_1453: Cache[NODE_2].State = S & CurCmd != ReqE -> MemData = AuxData
rule_1454: CurCmd = ReqS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1455: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> MemData = AuxData
rule_1456: CurCmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_1457: CurCmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_1458: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1459: MemData = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_1460: Cache[NODE_2].State = S & ExGntd = false -> MemData = AuxData
rule_1461: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1462: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqE
rule_1463: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ExGntd = true
rule_1464: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1465: ExGntd = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_1466: Cache[NODE_2].Data = AuxData & ExGntd = true -> ExGntd = true
rule_1467: Cache[NODE_1].State = S & MemData = AuxData -> ExGntd = false
rule_1468: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> CurCmd != Empty
rule_1469: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> CurCmd != ReqS
rule_1470: InvSet[NODE_1] = true & MemData != AuxData -> CurCmd != Empty
rule_1471: Cache[NODE_1].State = S & CurCmd = Empty -> MemData = AuxData
rule_1472: Cache[NODE_1].State = I & ExGntd = false -> MemData = AuxData
rule_1473: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1474: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> CurCmd != ReqS
rule_1475: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1476: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_1477: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> MemData = AuxData
rule_1478: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1479: Chan1[NODE_2].Cmd != Empty & CurCmd = ReqS -> CurCmd != Empty
rule_1480: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1481: CurCmd = Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_1482: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqE -> CurCmd != ReqS
rule_1483: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> MemData = AuxData
rule_1484: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_1485: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1486: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1487: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1488: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> MemData = AuxData
rule_1489: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> CurCmd != Empty
rule_1490: CurCmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_1491: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != ReqS
rule_1492: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ExGntd = false
rule_1493: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1494: InvSet[NODE_2] = true & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_1495: MemData != AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_1496: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqS
rule_1497: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1498: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_1499: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1500: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_1501: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1502: InvSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1503: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1504: Cache[NODE_1].State != S & ExGntd = false -> MemData = AuxData
rule_1505: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_1506: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_1507: Cache[NODE_2].State != S & MemData != AuxData -> ExGntd = true
rule_1508: CurCmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_1509: MemData = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_1510: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1511: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1512: Cache[NODE_2].State != E & CurCmd = Empty -> MemData = AuxData
rule_1513: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1514: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1515: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1516: InvSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1517: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1518: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State = E
rule_1519: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1520: Cache[NODE_2].State != I & MemData != AuxData -> ExGntd = true
rule_1521: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1522: Cache[NODE_1].State != E & CurCmd = Empty -> MemData = AuxData
rule_1523: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_1524: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1525: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> ExGntd = true
rule_1526: CurCmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1527: ShrSet[NODE_2] = true & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1528: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_1529: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1530: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_1531: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
rule_1532: ShrSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1533: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_1534: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1535: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
rule_1536: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> MemData = AuxData
rule_1537: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqS -> CurCmd != Empty
rule_1538: CurCmd = Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_1539: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
rule_1540: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> ExGntd = true
rule_1541: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_1542: MemData = AuxData & Cache[NODE_2].State = E -> CurCmd != Empty
rule_1543: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
rule_1544: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1545: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != ReqS
rule_1546: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_1547: ShrSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1548: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> ExGntd = false
rule_1549: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_1550: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1551: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> MemData = AuxData
rule_1552: CurCmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_1553: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_1554: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_1555: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1556: CurCmd = Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_1557: Cache[NODE_1].State != I & MemData != AuxData -> ExGntd = true
rule_1558: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> ExGntd = true
rule_1559: ShrSet[NODE_1] = true & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1560: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1561: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1562: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1563: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1564: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqS
rule_1565: CurCmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_1566: InvSet[NODE_1] = true & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_1567: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> ExGntd = true
rule_1568: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> MemData = AuxData
rule_1569: Cache[NODE_2].State != S & ExGntd = false -> MemData = AuxData
rule_1570: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> MemData = AuxData
rule_1571: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1572: CurCmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1573: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1574: MemData = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_1575: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_1576: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> CurCmd = ReqS
rule_1577: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1578: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ExGntd = true
rule_1579: ExGntd = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_1580: MemData = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1581: CurCmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1582: CurCmd = Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_1583: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_1584: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1585: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_1586: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1587: ExGntd = false & Cache[NODE_2].State != S -> MemData = AuxData
rule_1588: InvSet[NODE_2] = true & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1589: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_1590: InvSet[NODE_2] = true & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_1591: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_1592: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1593: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_1594: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
rule_1595: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> MemData = AuxData
rule_1596: InvSet[NODE_1] = true & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_1597: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_1598: CurCmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_1599: Cache[NODE_2].State != E & ExGntd = false -> MemData = AuxData
rule_1600: CurCmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1601: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> CurCmd != Empty
rule_1602: ShrSet[NODE_1] = false & MemData != AuxData -> CurCmd != Empty
rule_1603: Cache[NODE_2].State != I & ExGntd = false -> MemData = AuxData
rule_1604: CurCmd != ReqS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1605: ExGntd = false & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_1606: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> MemData = AuxData
rule_1607: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_1608: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1609: MemData = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_1610: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1611: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_1612: Cache[NODE_1].State != I & ExGntd = false -> MemData = AuxData
rule_1613: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_1614: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_1] = true
rule_1615: CurCmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_1616: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_1617: Cache[NODE_1].State != E & MemData != AuxData -> ExGntd = true
rule_1618: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_1619: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_1620: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_1621: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1622: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1623: Cache[NODE_1].State != E & ExGntd = false -> MemData = AuxData
rule_1624: ShrSet[NODE_2] = false & MemData != AuxData -> CurCmd != Empty
rule_1625: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_1626: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1627: ExGntd = false & Cache[NODE_1].State != S -> MemData = AuxData
rule_1628: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1629: Cache[NODE_2].State != E & MemData != AuxData -> ExGntd = true
rule_1630: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd = ReqS
rule_1631: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1632: CurCmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_1633: CurCmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1634: Cache[NODE_1].State != S & MemData != AuxData -> ExGntd = true
rule_1635: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_2] = true
rule_1636: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1637: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_1638: MemData = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_1639: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1640: CurCmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_1641: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1642: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1643: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1644: CurCmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1645: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1646: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1647: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1648: CurCmd = Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_1649: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_2] = true
rule_1650: CurCmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1651: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> MemData = AuxData
rule_1652: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> MemData = AuxData
rule_1653: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> CurCmd != Empty
rule_1654: CurCmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1655: MemData != AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_1656: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_1657: ExGntd = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_1658: ExGntd = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_1659: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1660: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ExGntd = false
rule_1661: InvSet[NODE_1] = true & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1662: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1663: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> CurCmd = ReqS
rule_1664: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> CurCmd != Empty
rule_1665: ExGntd = false & Cache[NODE_2].State != I -> MemData = AuxData
rule_1666: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_1667: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != ReqE
rule_1668: CurCmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_1669: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1670: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqE -> CurCmd != Empty
rule_1671: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_1] = true
rule_1672: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> CurCmd != Empty
rule_1673: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_1674: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1675: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> CurCmd != ReqE
rule_1676: ExGntd = false & Cache[NODE_1].State != I -> MemData = AuxData
rule_1677: Cache[NODE_2].State = I & MemData != AuxData -> CurCmd != Empty
rule_1678: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_1679: CurCmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1680: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1681: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_1682: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_1683: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1684: ExGntd = false & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_1685: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_1686: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_1687: Cache[NODE_1].State = I & MemData != AuxData -> CurCmd != Empty
rule_1688: ExGntd = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1689: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1690: InvSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_1691: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1692: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1693: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_1694: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_1695: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1696: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
rule_1697: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_1698: ExGntd = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_1699: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> CurCmd != Empty
rule_1700: ShrSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_1701: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> MemData = AuxData
rule_1702: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1703: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1704: ExGntd = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_1705: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_1706: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_1707: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_1708: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1709: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_1710: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1711: ExGntd = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1712: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1713: ShrSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_1714: MemData != AuxData & Cache[NODE_2].State = E -> CurCmd != Empty
rule_1715: InvSet[NODE_1] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_1716: ExGntd = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1717: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_1718: InvSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_1719: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1720: CurCmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1721: ExGntd = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1722: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
rule_1723: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_1724: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_1725: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_1726: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_1727: CurCmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1728: CurCmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1729: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_1730: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_1731: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> ExGntd = true
rule_1732: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_1733: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1734: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> CurCmd != ReqS
rule_1735: ExGntd = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_1736: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_1737: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ExGntd = false
rule_1738: CurCmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_1739: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1740: InvSet[NODE_1] = true & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_1741: InvSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_1] = true
rule_1742: MemData != AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_1743: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_1744: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1745: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_1746: ExGntd = false & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_1747: MemData != AuxData & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_1748: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_1749: InvSet[NODE_1] = true & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_1750: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1751: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_1752: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_1753: ExGntd = true & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1754: CurCmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1755: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_1756: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_1757: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_1758: CurCmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1759: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1760: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_1761: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_1762: ShrSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_1763: ShrSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_1764: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_1765: CurCmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1766: ExGntd = false & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_1767: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
rule_1768: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_1769: InvSet[NODE_2] = true & CurCmd != ReqE -> InvSet[NODE_2] = true
rule_1770: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_1771: MemData != AuxData & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_1772: MemData = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_1773: CurCmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1774: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_1775: InvSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_1776: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
rule_1777: InvSet[NODE_2] = true & CurCmd != ReqS -> InvSet[NODE_2] = true
rule_1778: CurCmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_1779: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ExGntd = false
rule_1780: MemData = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_1781: ExGntd = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_1782: ShrSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_1] = true
rule_1783: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> CurCmd != ReqE
rule_1784: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_1785: InvSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_1786: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_1787: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1788: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_1789: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> ExGntd = true
rule_1790: Cache[NODE_2].Data = AuxData & ExGntd = false -> ExGntd = false
rule_1791: InvSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_1792: ShrSet[NODE_1] = true & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_1793: ShrSet[NODE_1] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_1794: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_1795: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> CurCmd != Empty
rule_1796: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1797: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> CurCmd != Empty
rule_1798: ShrSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_1799: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_1] = true
rule_1800: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_1801: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> CurCmd != Empty
rule_1802: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1803: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> MemData = AuxData
rule_1804: ShrSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_1805: InvSet[NODE_1] = true & ExGntd = true -> ShrSet[NODE_2] = false
rule_1806: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1807: InvSet[NODE_2] = true & CurCmd = Empty -> InvSet[NODE_2] = true
rule_1808: InvSet[NODE_1] = true & CurCmd != ReqS -> InvSet[NODE_1] = true
rule_1809: MemData != AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_1810: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_1811: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_1812: ShrSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_1813: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> ExGntd = true
rule_1814: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1815: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != I
rule_1816: ExGntd = true & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1817: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> MemData = AuxData
rule_1818: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1819: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1820: ExGntd = false & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_1821: ShrSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_1822: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1823: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1824: CurCmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_1825: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1826: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_1827: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> MemData = AuxData
rule_1828: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_1829: ShrSet[NODE_2] = true & ExGntd = true -> ShrSet[NODE_1] = false
rule_1830: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_1831: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_1832: ShrSet[NODE_2] = true & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_1833: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_1834: MemData != AuxData & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_1835: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> MemData = AuxData
rule_1836: InvSet[NODE_2] = true & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_1837: InvSet[NODE_2] = true & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_1838: InvSet[NODE_1] = true & ExGntd = true -> InvSet[NODE_2] = false
rule_1839: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_1840: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_1841: InvSet[NODE_1] = true & ExGntd = false -> InvSet[NODE_1] = true
rule_1842: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_1843: ExGntd = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1844: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_1845: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_1846: InvSet[NODE_1] = true & ExGntd = false -> ShrSet[NODE_1] = true
rule_1847: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_1848: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> ExGntd = false
rule_1849: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_1850: ExGntd = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1851: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_1852: CurCmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1853: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> ExGntd = true
rule_1854: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_1855: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1856: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1857: CurCmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1858: CurCmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1859: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_2] = true
rule_1860: CurCmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1861: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> MemData = AuxData
rule_1862: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> CurCmd != Empty
rule_1863: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> MemData = AuxData
rule_1864: ShrSet[NODE_2] = true & ExGntd = true -> InvSet[NODE_1] = false
rule_1865: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_1866: InvSet[NODE_2] = true & ExGntd = false -> InvSet[NODE_2] = true
rule_1867: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ExGntd = false
rule_1868: ExGntd = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1869: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> ExGntd = true
rule_1870: CurCmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1871: ExGntd = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1872: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_1873: Cache[NODE_1].Data = AuxData & ExGntd = false -> ExGntd = false
rule_1874: ExGntd = true & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1875: CurCmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_1876: CurCmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1877: CurCmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_1878: ExGntd = true & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1879: ShrSet[NODE_2] = true & ExGntd = false -> ShrSet[NODE_2] = true
rule_1880: CurCmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1881: ShrSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_1882: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_1883: CurCmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_1884: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_1885: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_1886: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_1887: InvSet[NODE_2] = false & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_1888: ExGntd = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_1889: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1890: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1891: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_1892: ExGntd = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_1893: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1894: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_1895: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_1896: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_1897: CurCmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_1898: ExGntd = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_1899: ShrSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_1900: ExGntd = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_1901: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_1902: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1903: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_1904: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_1905: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_1906: CurCmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_1907: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_1908: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_1909: CurCmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_1910: ShrSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_1911: CurCmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_1912: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> ExGntd = true
rule_1913: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_1914: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1915: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_1916: Cache[NODE_1].State = S & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1917: CurCmd = ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_1918: InvSet[NODE_2] = true & CurCmd != Empty -> InvSet[NODE_2] = true
rule_1919: InvSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_1920: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_1921: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_1922: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State = I
rule_1923: CurCmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_1924: CurCmd = ReqS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_1925: Cache[NODE_2].State = E & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1926: ShrSet[NODE_1] = false & ExGntd = true -> ShrSet[NODE_1] = false
rule_1927: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = true
rule_1928: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_1929: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_1930: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_1931: Cache[NODE_1].State != I & MemData != AuxData -> CurCmd != Empty
rule_1932: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> CurCmd != Empty
rule_1933: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_1934: ShrSet[NODE_1] = true & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_1935: CurCmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_1936: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_1937: CurCmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_1938: ShrSet[NODE_2] = false & ExGntd = true -> ShrSet[NODE_2] = false
rule_1939: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_1940: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State = I
rule_1941: CurCmd = ReqS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_1942: CurCmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_1943: MemData != AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_1944: CurCmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_1945: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_1946: CurCmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_1947: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_1948: InvSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_1949: CurCmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_1950: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_1951: ShrSet[NODE_1] = false & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_1952: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_1953: CurCmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_1954: InvSet[NODE_1] = false & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_1955: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ExGntd = true
rule_1956: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_1957: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> MemData = AuxData
rule_1958: Cache[NODE_1].State != E & MemData != AuxData -> CurCmd != Empty
rule_1959: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_1960: CurCmd = ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_1961: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_1962: CurCmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_1963: CurCmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_1964: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_1965: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1966: InvSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_1967: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_2] = true
rule_1968: Cache[NODE_1].State = E & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_1969: CurCmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_1970: CurCmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_1971: InvSet[NODE_1] = true & CurCmd != Empty -> InvSet[NODE_1] = true
rule_1972: Cache[NODE_1].State = E & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_1973: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_1974: Cache[NODE_2].State = S & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_1975: ShrSet[NODE_1] = false & ExGntd = true -> InvSet[NODE_1] = false
rule_1976: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_1977: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_1978: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_1979: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_1980: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_1981: CurCmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_1982: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1983: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_1984: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_1985: Cache[NODE_1].State = E & ExGntd = true -> ShrSet[NODE_1] = true
rule_1986: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_1987: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_1988: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_1989: Cache[NODE_2].State != I & MemData != AuxData -> CurCmd != Empty
rule_1990: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ExGntd = true
rule_1991: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_1992: ShrSet[NODE_2] = false & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_1993: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_1994: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ExGntd = true
rule_1995: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_1996: InvSet[NODE_2] = false & ExGntd = true -> InvSet[NODE_2] = false
rule_1997: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_1998: ShrSet[NODE_2] = true & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_1999: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> CurCmd != Empty
rule_2000: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2001: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_2002: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2003: InvSet[NODE_1] = false & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2004: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2005: Cache[NODE_2].State != E & MemData != AuxData -> CurCmd != Empty
rule_2006: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_2007: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ExGntd = true
rule_2008: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> ExGntd = true
rule_2009: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ExGntd = true
rule_2010: InvSet[NODE_2] = false & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2011: CurCmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_2012: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2013: CurCmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2014: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = true
rule_2015: CurCmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2016: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_2017: CurCmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2018: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2019: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2020: Cache[NODE_1].State = E & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_2021: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2022: InvSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2023: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> CurCmd != Empty
rule_2024: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2025: ExGntd = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2026: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_2027: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_1] = true
rule_2028: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2029: CurCmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2030: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2031: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State = I
rule_2032: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2033: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = true
rule_2034: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2035: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2036: InvSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2037: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2038: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2039: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ExGntd = true
rule_2040: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2041: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_2042: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_2043: Cache[NODE_1].State = S & ExGntd = false -> ShrSet[NODE_1] = true
rule_2044: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2045: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2046: ExGntd = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2047: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2048: InvSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2049: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2050: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2051: ExGntd = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2052: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2053: CurCmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2054: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2055: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2056: ExGntd = true & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_2057: Cache[NODE_1].State = E & ExGntd = true -> InvSet[NODE_2] = false
rule_2058: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2059: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2060: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_2061: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2062: Cache[NODE_2].State = E & ExGntd = true -> InvSet[NODE_1] = false
rule_2063: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_2064: CurCmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2065: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2066: Cache[NODE_1].State = E & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2067: ShrSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2068: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2069: InvSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2070: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2071: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2072: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2073: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_2074: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_2075: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2076: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2077: InvSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2078: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2079: Cache[NODE_2].State = S & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2080: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2081: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2082: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2083: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2084: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> CurCmd != Empty
rule_2085: ShrSet[NODE_1] = true & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2086: ExGntd = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2087: InvSet[NODE_2] = true & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2088: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2089: Cache[NODE_1].State = E & ExGntd = true -> ShrSet[NODE_2] = false
rule_2090: Cache[NODE_2].State = S & CurCmd = Empty -> InvSet[NODE_1] = true
rule_2091: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2092: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != E
rule_2093: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2094: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2095: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2096: Cache[NODE_2].State = S & ExGntd = false -> ShrSet[NODE_2] = true
rule_2097: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ExGntd = true
rule_2098: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2099: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2100: InvSet[NODE_2] = false & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_2101: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2102: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2103: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2104: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2105: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2106: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2107: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_2108: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2109: ShrSet[NODE_1] = true & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_2110: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2111: Cache[NODE_2].State = S & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2112: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2113: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> ExGntd = false
rule_2114: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2115: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2116: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_2117: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2118: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_2119: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2120: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2121: ShrSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2122: InvSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2123: ShrSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2124: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2125: Cache[NODE_2].State = E & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_2126: ShrSet[NODE_2] = false & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_2127: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ExGntd = true
rule_2128: ExGntd = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2129: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> CurCmd != Empty
rule_2130: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2131: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2132: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2133: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2134: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2135: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> ShrSet[NODE_2] = false
rule_2136: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2137: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> InvSet[NODE_2] = true
rule_2138: CurCmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2139: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2140: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = true
rule_2141: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2142: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ExGntd = false
rule_2143: CurCmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2144: ExGntd = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2145: Cache[NODE_2].State = E & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2146: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2147: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2148: Cache[NODE_2].State = S & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2149: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_2150: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_2151: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_2] = true
rule_2152: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ExGntd = false
rule_2153: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2154: ShrSet[NODE_2] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2155: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_2156: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = true
rule_2157: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2158: InvSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2159: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_1] = false
rule_2160: ShrSet[NODE_1] = false & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2161: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ExGntd = true
rule_2162: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2163: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2164: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_2165: ShrSet[NODE_2] = false & ExGntd = false -> ShrSet[NODE_2] = false
rule_2166: ShrSet[NODE_2] = true & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_2167: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2168: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2169: CurCmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2170: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2171: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State = I
rule_2172: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> ShrSet[NODE_2] = true
rule_2173: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ExGntd = false
rule_2174: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2175: ExGntd = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_2176: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2177: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = true
rule_2178: CurCmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2179: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2180: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2181: CurCmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2182: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2183: Cache[NODE_1].State = S & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2184: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2185: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2186: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2187: InvSet[NODE_2] = false & ExGntd = false -> InvSet[NODE_2] = false
rule_2188: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2189: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2190: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2191: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2192: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_2193: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> CurCmd != Empty
rule_2194: ExGntd = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2195: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2196: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2197: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> MemData = AuxData
rule_2198: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2199: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2200: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2201: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_2202: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2203: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> ShrSet[NODE_1] = true
rule_2204: CurCmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2205: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2206: Cache[NODE_1].State = S & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2207: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_2208: CurCmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2209: InvSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2210: Cache[NODE_1].State = E & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_2211: CurCmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2212: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2213: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2214: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2215: CurCmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2216: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_2217: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2218: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_1].State != S
rule_2219: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2220: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2221: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2222: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_2223: Cache[NODE_1].State = E & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2224: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2225: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_2226: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2227: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2228: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_2229: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ExGntd = false
rule_2230: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2231: CurCmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2232: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2233: Cache[NODE_2].State = E & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2234: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_2235: Cache[NODE_1].State = E & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2236: ShrSet[NODE_1] = false & ExGntd = false -> InvSet[NODE_1] = false
rule_2237: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_2238: CurCmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2239: CurCmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2240: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2241: ShrSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2242: CurCmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_2243: CurCmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2244: Cache[NODE_2].State = E & ExGntd = true -> ShrSet[NODE_1] = false
rule_2245: ShrSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2246: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2247: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> ExGntd = true
rule_2248: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2249: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2250: CurCmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2251: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_2252: InvSet[NODE_2] = false & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2253: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_2254: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2255: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> ShrSet[NODE_1] = false
rule_2256: Cache[NODE_1].State = E & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2257: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2258: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> InvSet[NODE_2] = false
rule_2259: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2260: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2261: InvSet[NODE_1] = false & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_2262: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2263: CurCmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2264: CurCmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2265: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_2266: InvSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2267: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2268: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_2269: CurCmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2270: InvSet[NODE_1] = false & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2271: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> ExGntd = true
rule_2272: ShrSet[NODE_1] = false & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_2273: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> CurCmd != Empty
rule_2274: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2275: ShrSet[NODE_2] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2276: ExGntd = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2277: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_2278: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ExGntd = false
rule_2279: ExGntd = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2280: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2281: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2282: InvSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != E
rule_2283: ExGntd = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2284: ShrSet[NODE_1] = false & ExGntd = false -> ShrSet[NODE_1] = false
rule_2285: Cache[NODE_1].State = S & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2286: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = true
rule_2287: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> InvSet[NODE_1] = true
rule_2288: CurCmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2289: InvSet[NODE_1] = false & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2290: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2291: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ExGntd = true
rule_2292: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_1] = true
rule_2293: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> ExGntd = false
rule_2294: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ExGntd = false
rule_2295: ExGntd = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_2296: CurCmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2297: CurCmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2298: CurCmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2299: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2300: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> ExGntd = true
rule_2301: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2302: Cache[NODE_1].State = E & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_2303: CurCmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2304: CurCmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2305: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2306: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_2307: ShrSet[NODE_2] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2308: Cache[NODE_2].State = E & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2309: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_2310: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2311: ExGntd = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2312: ShrSet[NODE_1] = true & ExGntd = true -> Cache[NODE_2].State != S
rule_2313: CurCmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2314: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2315: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ExGntd = true
rule_2316: CurCmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2317: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2318: CurCmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2319: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_2320: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2321: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2322: InvSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_2323: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != E
rule_2324: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_2325: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2326: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2327: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ExGntd = true
rule_2328: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_2329: ExGntd = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_2330: ShrSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2331: ShrSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2332: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_2333: CurCmd = ReqS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_2334: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_2335: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_2336: Cache[NODE_1].State = E & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_2337: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2338: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2339: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_2340: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_2341: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2342: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2343: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_2344: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_2] = true
rule_2345: CurCmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2346: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_2347: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2348: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2349: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2350: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2351: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_2352: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2353: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_2354: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_2355: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_2356: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2357: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_2358: CurCmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2359: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_2360: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_2361: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_2362: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2363: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_2364: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2365: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_2366: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_2367: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_2368: InvSet[NODE_1] = false & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_2369: InvSet[NODE_1] = false & CurCmd != Empty -> InvSet[NODE_1] = false
rule_2370: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_2371: Cache[NODE_1].State = E & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_2372: Cache[NODE_2].State != I & ExGntd = false -> ShrSet[NODE_2] = true
rule_2373: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_2374: Cache[NODE_2].State = E & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2375: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_2376: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_2377: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_2378: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2379: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_2380: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_2381: InvSet[NODE_2] = false & CurCmd != Empty -> InvSet[NODE_2] = false
rule_2382: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_2383: CurCmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2384: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_2385: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_2386: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = I
rule_2387: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_2388: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> InvSet[NODE_2] = false
rule_2389: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != E
rule_2390: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> CurCmd != Empty
rule_2391: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2392: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2393: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2394: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2395: CurCmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2396: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2397: InvSet[NODE_2] = true & MemData = AuxData -> InvSet[NODE_2] = true
rule_2398: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_2399: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_2400: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2401: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = true
rule_2402: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_2403: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2404: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_2405: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2406: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_2407: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_2408: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_2409: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2410: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_2411: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_2412: CurCmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2413: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_2414: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_1] = false
rule_2415: ShrSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_2416: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_2417: InvSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_2418: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_2419: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2420: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> ExGntd = true
rule_2421: CurCmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2422: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ExGntd = true
rule_2423: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_2424: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> MemData = AuxData
rule_2425: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2426: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_2427: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_2428: CurCmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2429: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> InvSet[NODE_2] = false
rule_2430: ExGntd = true & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_2431: CurCmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_2432: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2433: Cache[NODE_1].State != I & ExGntd = true -> InvSet[NODE_2] = false
rule_2434: CurCmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_2435: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = true
rule_2436: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2437: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_1] = false
rule_2438: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = E
rule_2439: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_2440: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_2441: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_2442: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_2443: Cache[NODE_1].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_2444: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2445: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_2446: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2447: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_2448: Cache[NODE_2].State != I & ExGntd = true -> InvSet[NODE_1] = false
rule_2449: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2450: Cache[NODE_2].Data = AuxData & ExGntd = false -> MemData = AuxData
rule_2451: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2452: ExGntd = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2453: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2454: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2455: Cache[NODE_1].State = E & ExGntd = true -> Cache[NODE_2].State = I
rule_2456: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_2457: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2458: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> ShrSet[NODE_2] = false
rule_2459: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> CurCmd != Empty
rule_2460: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> MemData = AuxData
rule_2461: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_2462: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2463: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_2464: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_2465: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2466: CurCmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_2467: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2468: ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_2469: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_2470: InvSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_2471: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_2472: MemData = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_2473: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2474: CurCmd = Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = true
rule_2475: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_2476: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ExGntd = true
rule_2477: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2478: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_2479: ExGntd = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_2480: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_2481: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2482: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> ShrSet[NODE_2] = true
rule_2483: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_2484: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2485: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_2486: CurCmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_2487: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_2488: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2489: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2490: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ExGntd = false
rule_2491: ExGntd = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2492: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2493: ExGntd = false & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_2494: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_2495: InvSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2496: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2497: Cache[NODE_1].State = E & CurCmd != ReqS -> InvSet[NODE_2] = false
rule_2498: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2499: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2500: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_2501: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2502: Cache[NODE_1].State = E & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_2503: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_2504: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_2505: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_2506: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2507: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2508: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_2509: CurCmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2510: CurCmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_2511: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> ShrSet[NODE_1] = true
rule_2512: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ExGntd = false
rule_2513: CurCmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2514: ExGntd = false & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_2515: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_1] = true
rule_2516: CurCmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_2517: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2518: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_2519: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2520: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2521: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2522: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_2523: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_2524: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2525: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> MemData = AuxData
rule_2526: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_2527: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> MemData = AuxData
rule_2528: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_2529: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2530: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_2531: CurCmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2532: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_2533: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_2534: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2535: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_2536: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2537: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2538: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_2539: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_2540: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2541: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2542: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_2543: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_2544: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_2545: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_2546: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_2547: Cache[NODE_1].State = E & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_2548: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_2549: CurCmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_2550: ExGntd = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2551: ShrSet[NODE_1] = false & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_2552: ShrSet[NODE_1] = true & MemData = AuxData -> ShrSet[NODE_1] = true
rule_2553: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_2554: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2555: ExGntd = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_2556: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_2557: ShrSet[NODE_2] = true & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_2558: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_2559: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_2] = false
rule_2560: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2561: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_2562: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2563: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2564: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_2565: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2566: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2567: CurCmd = ReqS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_2568: Cache[NODE_1].State = E & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_2569: Cache[NODE_1].State != I & ExGntd = false -> ShrSet[NODE_1] = true
rule_2570: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_2571: ShrSet[NODE_2] = false & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2572: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2573: ShrSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2574: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2575: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2576: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_2577: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_2578: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State = I
rule_2579: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_2580: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2581: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_2582: ShrSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_2583: InvSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2584: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_2585: ShrSet[NODE_2] = true & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2586: Cache[NODE_1].State = E & CurCmd = Empty -> InvSet[NODE_2] = false
rule_2587: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_2588: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> ShrSet[NODE_2] = false
rule_2589: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_2590: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State = I
rule_2591: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ExGntd = false
rule_2592: ShrSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_2593: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_2594: Cache[NODE_2].State != I & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_2595: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> ShrSet[NODE_1] = false
rule_2596: ExGntd = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2597: ShrSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_2598: Cache[NODE_1].State = E & CurCmd != ReqS -> ShrSet[NODE_2] = false
rule_2599: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_2600: ExGntd = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_2601: Cache[NODE_2].State = E & CurCmd != ReqS -> InvSet[NODE_1] = false
rule_2602: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> ExGntd = true
rule_2603: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_2604: ExGntd = false & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_2605: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_2606: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_2607: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2608: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_2609: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_2610: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2611: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State = I
rule_2612: Cache[NODE_2].State = E & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_2613: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ExGntd = false
rule_2614: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_2615: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> InvSet[NODE_1] = false
rule_2616: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_2617: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ExGntd = false
rule_2618: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_2619: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_2620: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> CurCmd != Empty
rule_2621: CurCmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_2622: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2623: CurCmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2624: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> ShrSet[NODE_2] = false
rule_2625: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2626: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_2627: CurCmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_2628: MemData = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2629: Cache[NODE_1].State != I & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2630: ShrSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_2631: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_2632: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_2633: Cache[NODE_1].State = E & CurCmd = Empty -> ShrSet[NODE_2] = false
rule_2634: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_2635: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2636: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ExGntd = true
rule_2637: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State = I
rule_2638: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2639: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_2640: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State = E
rule_2641: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> InvSet[NODE_1] = false
rule_2642: InvSet[NODE_1] = true & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_2643: Cache[NODE_2].State != I & ExGntd = true -> ShrSet[NODE_1] = false
rule_2644: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_2645: CurCmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_2646: ShrSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2647: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_2648: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_2649: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2650: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_2651: CurCmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_2652: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_2653: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ExGntd = false
rule_2654: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2655: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> CurCmd != Empty
rule_2656: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_2657: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_2658: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_2659: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_2660: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> ShrSet[NODE_2] = true
rule_2661: InvSet[NODE_2] = false & ExGntd = true -> Cache[NODE_1].State != S
rule_2662: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_2663: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2664: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2665: CurCmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_2666: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2667: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2668: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2669: CurCmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_2670: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_2671: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_2672: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ExGntd = false
rule_2673: InvSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_2674: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_2675: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> InvSet[NODE_1] = false
rule_2676: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_2677: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_2678: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2679: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ExGntd = false
rule_2680: CurCmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2681: CurCmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_2682: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2683: InvSet[NODE_2] = true & CurCmd = Empty -> Cache[NODE_1].State != E
rule_2684: CurCmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2685: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> CurCmd != Empty
rule_2686: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_2687: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_2688: Cache[NODE_1].State = E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2689: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2690: ExGntd = false & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_2691: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2692: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> InvSet[NODE_1] = true
rule_2693: ShrSet[NODE_1] = true & ExGntd = false -> Cache[NODE_1].State != E
rule_2694: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_2695: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_2696: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2697: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ExGntd = false
rule_2698: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2699: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_2700: Cache[NODE_2].State = E & CurCmd = Empty -> ShrSet[NODE_1] = false
rule_2701: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_2702: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ExGntd = true
rule_2703: Cache[NODE_1].State != I & ExGntd = true -> ShrSet[NODE_2] = false
rule_2704: CurCmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_2705: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_2706: ExGntd = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_2707: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> MemData = AuxData
rule_2708: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2709: InvSet[NODE_2] = true & ExGntd = false -> Cache[NODE_2].State != E
rule_2710: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_2711: InvSet[NODE_1] = false & ExGntd = true -> Cache[NODE_2].State != S
rule_2712: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2713: InvSet[NODE_1] = true & MemData = AuxData -> InvSet[NODE_1] = true
rule_2714: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State = I
rule_2715: Cache[NODE_2].State = E & CurCmd != ReqS -> ShrSet[NODE_1] = false
rule_2716: ShrSet[NODE_1] = true & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_2717: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_2718: CurCmd = Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_2719: InvSet[NODE_2] = true & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_2720: ShrSet[NODE_1] = true & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2721: ExGntd = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2722: CurCmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_2723: InvSet[NODE_2] = false & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_2724: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_2725: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_2726: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ExGntd = false
rule_2727: CurCmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2728: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_2729: ExGntd = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2730: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_2731: MemData = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_2732: ShrSet[NODE_2] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2733: ExGntd = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_2734: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ExGntd = true
rule_2735: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_2736: CurCmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_2737: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ExGntd = false
rule_2738: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_2739: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_2740: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_2741: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State = I
rule_2742: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_2743: InvSet[NODE_2] = true & MemData = AuxData -> ShrSet[NODE_2] = true
rule_2744: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_2745: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_2746: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_2747: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2748: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> MemData = AuxData
rule_2749: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_2750: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> ExGntd = false
rule_2751: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_2752: ExGntd = false & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_2753: MemData = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_2754: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_2755: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_2756: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_2757: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_2758: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2759: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2760: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2761: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_2762: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> MemData = AuxData
rule_2763: CurCmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2764: CurCmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_2765: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_2766: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ExGntd = true
rule_2767: InvSet[NODE_1] = true & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2768: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_2769: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2770: Cache[NODE_2].State = E & CurCmd = Empty -> InvSet[NODE_1] = false
rule_2771: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_2772: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_2773: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_2774: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_2775: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_2776: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ExGntd = false
rule_2777: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_2778: CurCmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_2779: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_2780: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_2781: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_2782: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != I
rule_2783: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2784: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_2785: Cache[NODE_1].State = E & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_2786: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> ExGntd = true
rule_2787: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_2788: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_2789: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_2790: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_2791: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_2792: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_2793: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_2794: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ExGntd = false
rule_2795: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_2796: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_2797: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2798: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_2799: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2800: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_2801: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_2802: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_2803: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State = I
rule_2804: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_2805: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_2806: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ExGntd = true
rule_2807: Cache[NODE_1].State = E & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_2808: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_2809: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2810: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_2811: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_2812: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_2813: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_2814: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_2815: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_2816: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2817: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_2818: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_2819: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2820: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_2821: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_2822: CurCmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_2823: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = true
rule_2824: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_2825: CurCmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_2826: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_2827: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_2828: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_2829: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].State = E
rule_2830: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2831: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2832: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_2833: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2834: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_2835: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_2836: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> CurCmd != Empty
rule_2837: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2838: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State = I
rule_2839: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_2840: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_2841: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd = Empty
rule_2842: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_2843: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_2844: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_2845: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_2846: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != S
rule_2847: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_2848: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_2849: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_2850: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_2851: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_2852: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_2853: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ExGntd = true
rule_2854: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_2855: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_2856: CurCmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_2857: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2858: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_2859: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_2860: InvSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_2861: Cache[NODE_1].State = E & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_2862: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_2863: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_2864: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = true
rule_2865: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_2866: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_2867: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != S
rule_2868: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_2869: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_2870: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_2871: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_2872: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_2873: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_2874: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_2875: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_2876: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_2877: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> CurCmd != Empty
rule_2878: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ExGntd = false
rule_2879: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ExGntd = true
rule_2880: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State = I
rule_2881: CurCmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_2882: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_2883: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_2884: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> ExGntd = true
rule_2885: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_2886: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_2887: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_2888: Cache[NODE_1].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2889: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_2890: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_2891: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_2892: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_2893: CurCmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_2894: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_2895: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_2896: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_2897: ShrSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != S
rule_2898: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_2899: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ExGntd = false
rule_2900: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_2901: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != S
rule_2902: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> ExGntd = true
rule_2903: CurCmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2904: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_2905: CurCmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_2906: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_2907: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_2908: Cache[NODE_1].State = E & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_2909: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2910: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_2911: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != E
rule_2912: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_2913: InvSet[NODE_2] = false & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_2914: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_2915: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd = Empty
rule_2916: ShrSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2917: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_2918: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_2919: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_2920: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_2921: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_2922: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_2923: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_2924: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_2925: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_2926: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_2927: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_2928: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_2929: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_2930: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_2931: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_2932: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_2933: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_2934: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_2935: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_2936: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_2937: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_2938: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2939: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_2940: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_2941: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_2942: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_2943: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_2944: MemData != AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_2945: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_2946: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ExGntd = true
rule_2947: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_2948: Cache[NODE_2].State = E & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_2949: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_2950: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_2951: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_2952: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_2953: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_2954: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_2955: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_2956: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_2957: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_2958: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqE
rule_2959: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_2960: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_2961: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_2962: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqE
rule_2963: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqE
rule_2964: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_2965: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_2966: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_2967: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_2968: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_2969: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_2970: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State = E
rule_2971: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_2972: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_1] = true
rule_2973: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_2974: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_2975: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_2976: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_2977: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_2978: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> CurCmd != Empty
rule_2979: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_1] = true
rule_2980: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_2981: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> InvSet[NODE_2] = true
rule_2982: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_2983: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_2984: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_2985: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_2986: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_2987: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_2988: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_2989: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_2990: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_2991: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_2992: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqE
rule_2993: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_2994: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_2995: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ExGntd = false
rule_2996: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_2997: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_2998: ShrSet[NODE_1] = false & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_2999: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_3000: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3001: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3002: ShrSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_3003: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_3004: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_3005: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_3006: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_3007: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3008: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3009: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State = E
rule_3010: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3011: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3012: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_3013: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State = S
rule_3014: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_3015: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3016: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3017: CurCmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_3018: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd != ReqS
rule_3019: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3020: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3021: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_3022: Cache[NODE_1].State = E & ExGntd = true -> Cache[NODE_1].State != I
rule_3023: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3024: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_3025: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3026: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_3027: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3028: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_3029: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3030: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_3031: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_3032: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ExGntd = false
rule_3033: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_3034: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3035: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_3036: CurCmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_3037: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3038: CurCmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3039: ExGntd = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3040: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3041: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3042: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_3043: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_3044: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3045: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3046: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_3047: CurCmd = Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_3048: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3049: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_3050: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3051: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd = ReqE
rule_3052: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3053: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_3054: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3055: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3056: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_3057: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_3058: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_3059: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_3060: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_3061: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != ReqS
rule_3062: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> CurCmd != Empty
rule_3063: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_1] = true
rule_3064: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3065: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_3066: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_3067: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_3068: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_3069: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_3070: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_3071: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ExGntd = true
rule_3072: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_3073: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State = I
rule_3074: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3075: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_3076: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_3077: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_3078: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3079: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3080: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd = Empty
rule_3081: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3082: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> ExGntd = true
rule_3083: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_3084: CurCmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3085: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_3086: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_3087: CurCmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3088: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3089: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3090: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_3091: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3092: ExGntd = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_3093: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_3094: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_3095: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = true
rule_3096: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3097: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3098: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_3099: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3100: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_3101: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3102: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3103: InvSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3104: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3105: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_3106: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3107: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_3108: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_3109: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_1].State != E
rule_3110: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_3111: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_3112: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_3113: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3114: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> ExGntd = false
rule_3115: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_3116: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_3117: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State = S
rule_3118: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3119: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3120: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3121: CurCmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3122: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_3123: ExGntd = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_3124: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_3125: ExGntd = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_3126: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3127: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_3128: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_3129: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_3130: InvSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3131: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3132: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3133: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3134: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3135: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3136: CurCmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3137: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_3138: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3139: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ExGntd = true
rule_3140: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_3141: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_3142: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqE
rule_3143: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3144: CurCmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3145: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3146: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_3147: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3148: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ExGntd = true
rule_3149: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_3150: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3151: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ExGntd = true
rule_3152: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State = I
rule_3153: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State = I
rule_3154: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_3155: Cache[NODE_1].State = E & ExGntd = true -> Cache[NODE_2].State != E
rule_3156: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3157: Cache[NODE_1].State = E & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3158: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3159: Cache[NODE_1].State = E & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_3160: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3161: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_3162: InvSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3163: Cache[NODE_1].State = E & CurCmd = ReqS -> Cache[NODE_1].State != I
rule_3164: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State = E
rule_3165: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ExGntd = false
rule_3166: InvSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3167: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3168: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd = Empty
rule_3169: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3170: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_3171: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_3172: InvSet[NODE_2] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3173: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqS
rule_3174: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_3175: CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_3176: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ExGntd = true
rule_3177: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_3178: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State = I
rule_3179: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3180: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3181: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ExGntd = false
rule_3182: Cache[NODE_1].State = E & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3183: InvSet[NODE_1] = false & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_3184: InvSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3185: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_3186: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_3187: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_3188: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_3189: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State = I
rule_3190: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3191: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_3192: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3193: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3194: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_3195: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3196: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd = ReqE
rule_3197: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3198: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3199: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_3200: ShrSet[NODE_2] = true & CurCmd != Empty -> Cache[NODE_1].State != E
rule_3201: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3202: ShrSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3203: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ExGntd = true
rule_3204: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_1].State != S
rule_3205: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_3206: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_3207: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_3208: ExGntd = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_3209: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_3210: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_3211: CurCmd = Empty & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_3212: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_3213: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3214: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3215: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_3216: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3217: ShrSet[NODE_2] = false & ExGntd = false -> Cache[NODE_2].State != E
rule_3218: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_3219: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> CurCmd = Empty
rule_3220: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State = I
rule_3221: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_3222: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3223: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3224: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_3225: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3226: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_3227: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd = Empty
rule_3228: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_3229: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_3230: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_3231: Cache[NODE_1].State = E & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3232: InvSet[NODE_1] = false & ExGntd = false -> Cache[NODE_1].State != E
rule_3233: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3234: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != E
rule_3235: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_3236: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_3237: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3238: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_3239: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3240: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ExGntd = true
rule_3241: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_3242: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3243: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_3244: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_3245: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ExGntd = true
rule_3246: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_2] = true
rule_3247: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_3248: InvSet[NODE_1] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3249: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3250: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3251: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_3252: CurCmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3253: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_3254: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_3255: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_3256: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_3257: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_3258: CurCmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_3259: Cache[NODE_1].State = E & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3260: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_3261: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_3262: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_3263: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_3264: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_3265: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != S
rule_3266: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3267: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ExGntd = true
rule_3268: InvSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3269: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3270: CurCmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_3271: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_3272: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_3273: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3274: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3275: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_3276: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_3277: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_3278: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != I
rule_3279: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_3280: CurCmd = ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3281: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_3282: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ExGntd = true
rule_3283: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3284: Cache[NODE_2].State = E & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3285: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3286: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3287: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_3288: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_3289: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State = I
rule_3290: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3291: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_3292: ShrSet[NODE_2] = true & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3293: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_3294: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_3295: Cache[NODE_1].State = E & ExGntd = true -> Cache[NODE_1].State != S
rule_3296: CurCmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_3297: Cache[NODE_1].State = E & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_3298: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_3299: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_3300: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_3301: Cache[NODE_2].State = I & ExGntd = true -> Cache[NODE_2].State != E
rule_3302: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_3303: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_3304: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_3305: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3306: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3307: ExGntd = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3308: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_3309: InvSet[NODE_1] = true & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3310: ExGntd = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3311: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_3312: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_3313: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_3314: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_3315: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_3316: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_3317: ShrSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_1].State != S
rule_3318: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3319: MemData != AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_3320: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ExGntd = false
rule_3321: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3322: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3323: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_3324: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_3325: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_3326: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_3327: ShrSet[NODE_2] = false & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_3328: CurCmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3329: CurCmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3330: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3331: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_3332: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3333: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_3334: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = true
rule_3335: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3336: CurCmd = ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3337: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_3338: ShrSet[NODE_1] = true & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3339: CurCmd = ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_3340: Cache[NODE_1].State = E & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_3341: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ExGntd = true
rule_3342: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_3343: InvSet[NODE_1] = false & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3344: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_3345: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3346: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_3347: ShrSet[NODE_1] = false & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3348: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_3349: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_3350: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ExGntd = true
rule_3351: CurCmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3352: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3353: Cache[NODE_1].State = E & CurCmd != ReqS -> Cache[NODE_2].State = I
rule_3354: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_3355: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3356: InvSet[NODE_2] = true & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3357: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_2] = true
rule_3358: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3359: Cache[NODE_1].State = E & ExGntd = true -> Cache[NODE_2].State != S
rule_3360: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3361: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_3362: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_3363: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].State != I
rule_3364: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> CurCmd != ReqE
rule_3365: InvSet[NODE_1] = true & CurCmd != Empty -> Cache[NODE_2].State != E
rule_3366: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_3367: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_3368: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_3369: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_3370: ShrSet[NODE_2] = false & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3371: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_3372: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_3373: ExGntd = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3374: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ExGntd = true
rule_3375: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_3376: Cache[NODE_1].State = I & ExGntd = true -> Cache[NODE_2].State != S
rule_3377: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_3378: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> CurCmd != Empty
rule_3379: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd = ReqE
rule_3380: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3381: ExGntd = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_3382: ExGntd = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3383: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != ReqS
rule_3384: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3385: CurCmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3386: ShrSet[NODE_2] = false & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3387: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_1].State != E
rule_3388: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_3389: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3390: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_3391: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3392: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_3393: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_3394: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3395: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_3396: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_3397: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State = I
rule_3398: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_3399: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_3400: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_3401: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_3402: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_3403: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_3404: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3405: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_3406: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_1] = true
rule_3407: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_3408: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_3409: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3410: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_3411: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_3412: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_3413: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_3414: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_3415: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3416: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3417: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3418: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_3419: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_3420: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3421: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3422: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3423: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != I
rule_3424: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3425: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_3426: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3427: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_3428: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3429: InvSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_3430: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3431: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ExGntd = true
rule_3432: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_3433: MemData != AuxData & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_3434: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_3435: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_3436: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_3437: CurCmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_3438: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> ExGntd = true
rule_3439: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_3440: Cache[NODE_2].State != S & ExGntd = true -> Cache[NODE_1].State != S
rule_3441: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3442: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_3443: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_3444: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_3445: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_3446: CurCmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3447: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_3448: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_3449: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_3450: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_3451: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_3452: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_3453: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> CurCmd != Empty
rule_3454: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_3455: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ExGntd = false
rule_3456: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_3457: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3458: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ExGntd = false
rule_3459: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_3460: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3461: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_3462: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3463: ShrSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3464: Cache[NODE_1].State = S & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3465: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_3466: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3467: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_3468: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3469: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3470: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ExGntd = false
rule_3471: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3472: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_3473: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_3474: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_3475: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_3476: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_3477: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3478: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_3479: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_3480: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_3481: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3482: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> CurCmd != Empty
rule_3483: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3484: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3485: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_3486: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_3487: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_3488: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_3489: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_3490: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_3491: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3492: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_3493: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ExGntd = false
rule_3494: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_3495: InvSet[NODE_2] = false & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3496: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ExGntd = false
rule_3497: Cache[NODE_1].State != S & ExGntd = true -> Cache[NODE_2].State != S
rule_3498: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ExGntd = true
rule_3499: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_3500: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_3501: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_3502: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_3503: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_3504: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_3505: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> MemData = AuxData
rule_3506: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_3507: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_3508: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_3509: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_3510: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_3511: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3512: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_3513: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_3514: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_3515: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_3516: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3517: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_3518: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_3519: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_3520: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3521: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].State != S
rule_3522: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_2] = false
rule_3523: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3524: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_3525: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_3526: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_3527: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3528: Cache[NODE_1].State = E & CurCmd = Empty -> Cache[NODE_1].State != I
rule_3529: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_3530: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ExGntd = true
rule_3531: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_3532: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_3533: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_3534: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_3535: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_3536: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3537: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_3538: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3539: ExGntd = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_3540: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> ExGntd = true
rule_3541: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_3542: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_3543: MemData = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_3544: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3545: ShrSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_3546: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_3547: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_3548: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_3549: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_3550: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_3551: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3552: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_3553: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_3554: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_3555: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_3556: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_3557: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_3558: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_3559: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_3560: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3561: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_3562: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_3563: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_3564: Cache[NODE_1].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3565: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3566: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_3567: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3568: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_3569: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_3570: ExGntd = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3571: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_3572: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_3573: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3574: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_3575: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> ShrSet[NODE_2] = false
rule_3576: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3577: CurCmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_3578: MemData = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_3579: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3580: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_3581: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_3582: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_3583: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ExGntd = true
rule_3584: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_3585: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_3586: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3587: InvSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_3588: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_3589: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_3590: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_3591: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3592: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_3593: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_3594: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_3595: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_3596: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_3597: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != E
rule_3598: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != E
rule_3599: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_3600: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3601: ExGntd = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_3602: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_3603: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_3604: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_3605: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_3606: InvSet[NODE_2] = true & MemData != AuxData -> InvSet[NODE_1] = false
rule_3607: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3608: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3609: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_3610: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3611: Cache[NODE_1].State = E & CurCmd = Empty -> Cache[NODE_2].State != E
rule_3612: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_3613: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_3614: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].State != I
rule_3615: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3616: CurCmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_3617: Cache[NODE_1].State = E & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_3618: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State != S
rule_3619: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_3620: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_3621: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_3622: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_3623: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_3624: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> ExGntd = false
rule_3625: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ExGntd = false
rule_3626: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ExGntd = true
rule_3627: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3628: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_3629: Cache[NODE_1].State = E & MemData = AuxData -> ShrSet[NODE_1] = true
rule_3630: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_3631: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_3632: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_3633: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_3634: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_3635: Cache[NODE_1].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3636: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3637: InvSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_3638: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3639: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_3640: MemData != AuxData & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_3641: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_3642: InvSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_3643: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_3644: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_3645: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_3646: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_3647: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_3648: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_3649: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_3650: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3651: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_3652: ShrSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3653: Cache[NODE_1].State = E & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_3654: MemData = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_3655: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_3656: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3657: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_3658: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_3659: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3660: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_3661: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3662: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_3663: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_3664: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != I
rule_3665: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_3666: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_3667: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_3668: Cache[NODE_2].State = I & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_3669: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_3670: Chan1[NODE_1].Cmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_3671: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3672: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_3673: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_2] = false
rule_3674: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_3675: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_3676: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3677: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_3678: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_3679: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_3680: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_3681: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_3682: Cache[NODE_1].State = E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3683: InvSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3684: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_3685: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_3686: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3687: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3688: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_3689: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_3690: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3691: Cache[NODE_1].State = I & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_3692: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_3693: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3694: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_3695: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_3696: Cache[NODE_1].State = E & CurCmd = Empty -> Cache[NODE_2].State != S
rule_3697: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_3698: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_3699: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_3700: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_3701: ExGntd = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_3702: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_3703: Chan1[NODE_1].Cmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_3704: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_3705: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_3706: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_3707: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_3708: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_3709: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_3710: ShrSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_3711: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_3712: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_3713: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_3714: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_3715: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_3716: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_3717: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_3718: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_3719: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_2].State != E
rule_3720: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_3721: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_3722: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_3723: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3724: MemData != AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_3725: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_3726: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_3727: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ExGntd = true
rule_3728: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_3729: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State = I
rule_3730: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> CurCmd != Empty
rule_3731: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_3732: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ExGntd = true
rule_3733: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_3734: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> CurCmd != Empty
rule_3735: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_3736: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != S
rule_3737: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3738: CurCmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_3739: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_3740: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_3741: ShrSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_3742: CurCmd = ReqS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_3743: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_3744: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != E
rule_3745: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3746: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_3747: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_3748: MemData = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_3749: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_3750: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_3751: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_3752: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_3753: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_3754: Cache[NODE_2].State = I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3755: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3756: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3757: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_3758: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_3759: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3760: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3761: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_3762: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_3763: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_3764: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ExGntd = true
rule_3765: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_3766: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_3767: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_3768: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_3769: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_3770: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != I
rule_3771: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_3772: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_3773: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_3774: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_3775: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_3776: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_3777: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3778: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> MemData = AuxData
rule_3779: Cache[NODE_1].State = E & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_3780: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ExGntd = false
rule_3781: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_3782: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_3783: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3784: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_3785: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3786: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_3787: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3788: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_3789: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_3790: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_3791: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_3792: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_3793: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_3794: ExGntd = false & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_3795: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_3796: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != S
rule_3797: InvSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_3798: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_3799: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_3800: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_3801: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_3802: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_3803: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3804: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].State != I
rule_3805: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> InvSet[NODE_1] = false
rule_3806: MemData = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_3807: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_3808: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_3809: MemData = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_3810: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State = S
rule_3811: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_3812: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_3813: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_3814: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_3815: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_3816: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_3817: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_3818: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ExGntd = true
rule_3819: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_3820: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_3821: CurCmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_3822: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_3823: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_3824: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3825: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_3826: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_3827: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_3828: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_3829: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_3830: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> CurCmd != Empty
rule_3831: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_3832: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_3833: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3834: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_3835: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_3836: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_3837: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_3838: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_3839: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_3840: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_3841: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3842: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ExGntd = true
rule_3843: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_3844: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3845: InvSet[NODE_1] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_3846: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != Empty
rule_3847: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_3848: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_3849: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_3850: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_3851: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_3852: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_3853: ShrSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_3854: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_3855: ExGntd = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_3856: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_3857: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_3858: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_3859: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_3860: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_3861: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_3862: Cache[NODE_1].State = E & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_3863: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_3864: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_3865: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3866: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3867: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_3868: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_3869: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_3870: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_3871: InvSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_3872: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> MemData = AuxData
rule_3873: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_3874: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_3875: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ExGntd = true
rule_3876: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_3877: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_3878: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_3879: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_3880: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_3881: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_3882: ShrSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_3883: ShrSet[NODE_2] = false & MemData = AuxData -> ShrSet[NODE_2] = false
rule_3884: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_3885: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_3886: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3887: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_3888: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_3889: ShrSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_3890: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_3891: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_3892: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_3893: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_3894: ShrSet[NODE_1] = true & MemData != AuxData -> InvSet[NODE_2] = false
rule_3895: Cache[NODE_1].State = E & CurCmd != ReqS -> Cache[NODE_1].State != I
rule_3896: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_3897: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_3898: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != I
rule_3899: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_3900: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3901: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_3902: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != S
rule_3903: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_3904: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_3905: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_3906: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3907: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> MemData = AuxData
rule_3908: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_3909: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_3910: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_3911: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_3912: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_3913: InvSet[NODE_1] = false & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3914: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_3915: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_3916: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_3917: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3918: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> MemData = AuxData
rule_3919: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Cache[NODE_2].State != S
rule_3920: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_3921: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_3922: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_3923: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_3924: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_3925: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_3926: Cache[NODE_1].State = E & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_3927: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_3928: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_3929: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> MemData = AuxData
rule_3930: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ExGntd = false
rule_3931: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_3932: MemData != AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_3933: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_3934: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_3935: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_3936: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_3937: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_3938: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_3939: CurCmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_3940: CurCmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_3941: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != Empty
rule_3942: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_3943: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_3944: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_3945: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_3946: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3947: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_3948: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_3949: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_3950: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_3951: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_3952: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_2] = true
rule_3953: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_3954: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ExGntd = false
rule_3955: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_3956: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_3957: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_3958: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_3959: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_3960: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != ReqS
rule_3961: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> CurCmd != Empty
rule_3962: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_3963: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_3964: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_3965: ShrSet[NODE_1] = true & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_3966: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_3967: Cache[NODE_2].State = S & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3968: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_3969: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_3970: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ExGntd = false
rule_3971: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_3972: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_3973: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_3974: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_3975: ExGntd = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_3976: InvSet[NODE_2] = false & MemData = AuxData -> InvSet[NODE_2] = false
rule_3977: ShrSet[NODE_1] = true & MemData != AuxData -> ShrSet[NODE_2] = false
rule_3978: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> ShrSet[NODE_2] = true
rule_3979: Cache[NODE_2].State != S & CurCmd = Empty -> Cache[NODE_2].State = I
rule_3980: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_3981: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_3982: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> CurCmd != Empty
rule_3983: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_3984: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ExGntd = true
rule_3985: Cache[NODE_1].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_3986: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_3987: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_3988: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_3989: InvSet[NODE_1] = false & MemData = AuxData -> InvSet[NODE_1] = false
rule_3990: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_3991: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_3992: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_3993: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_3994: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_3995: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_3996: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_3997: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_3998: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_3999: Cache[NODE_1].State = I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4000: ExGntd = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4001: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4002: ExGntd = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4003: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4004: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_4005: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4006: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_4007: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_4008: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_4009: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_4010: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4011: CurCmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4012: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4013: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_2].State = I
rule_4014: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_2].State != S
rule_4015: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4016: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4017: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ExGntd = true
rule_4018: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_4019: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4020: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_4021: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4022: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4023: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4024: InvSet[NODE_2] = true & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_4025: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4026: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_4027: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_4028: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4029: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4030: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4031: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4032: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_4033: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_4034: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4035: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].State != E
rule_4036: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_4037: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_4038: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4039: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4040: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4041: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_4042: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4043: CurCmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_4044: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4045: CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_4046: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4047: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4048: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_2].State != S
rule_4049: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4050: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4051: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4052: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State = I
rule_4053: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4054: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_4055: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4056: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4057: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_4058: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4059: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4060: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_4061: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4062: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_4063: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_4064: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4065: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4066: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_4067: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_4068: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4069: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4070: CurCmd = ReqS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_4071: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4072: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4073: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_4074: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4075: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4076: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_4077: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4078: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4079: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4080: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_4081: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4082: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4083: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4084: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4085: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4086: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4087: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4088: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_4089: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4090: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ExGntd = false
rule_4091: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4092: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4093: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4094: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_4095: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4096: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> CurCmd != Empty
rule_4097: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_4098: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_4099: Cache[NODE_1].State = I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4100: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4101: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> CurCmd != Empty
rule_4102: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].State != I
rule_4103: InvSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4104: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_4105: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4106: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_4107: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].State != S
rule_4108: InvSet[NODE_1] = true & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_4109: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4110: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ExGntd = false
rule_4111: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ExGntd = true
rule_4112: Cache[NODE_2].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4113: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4114: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4115: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ExGntd = false
rule_4116: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4117: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4118: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4119: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_4120: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4121: Cache[NODE_1].State = E & CurCmd != ReqS -> Cache[NODE_2].State != S
rule_4122: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_4123: Cache[NODE_1].State = E & CurCmd != ReqS -> Cache[NODE_1].State != S
rule_4124: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_4125: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ExGntd = false
rule_4126: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4127: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State = S
rule_4128: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_4129: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4130: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4131: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4132: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4133: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State = I
rule_4134: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4135: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4136: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> MemData = AuxData
rule_4137: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_4138: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_4139: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ExGntd = true
rule_4140: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4141: InvSet[NODE_2] = true & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4142: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_4143: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_4144: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4145: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_4146: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4147: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> MemData = AuxData
rule_4148: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4149: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4150: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_4151: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_4152: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4153: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4154: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_4155: Cache[NODE_1].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_4156: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4157: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_4158: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_4159: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_4160: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_4161: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_4162: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_4163: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4164: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4165: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4166: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4167: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> MemData = AuxData
rule_4168: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ExGntd = true
rule_4169: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4170: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4171: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> ShrSet[NODE_1] = false
rule_4172: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4173: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ExGntd = false
rule_4174: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4175: Cache[NODE_2].State != E & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4176: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ExGntd = true
rule_4177: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Cache[NODE_1].State != S
rule_4178: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_4179: InvSet[NODE_2] = true & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_4180: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4181: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_4182: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4183: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_2].State != S
rule_4184: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_4185: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_4186: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_4187: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_4188: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ExGntd = false
rule_4189: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_4190: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4191: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_4192: CurCmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4193: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4194: CurCmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4195: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4196: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ExGntd = false
rule_4197: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> InvSet[NODE_1] = false
rule_4198: CurCmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_4199: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_4200: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_4201: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_4202: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_4203: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4204: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_4205: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_4206: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4207: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4208: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> CurCmd != Empty
rule_4209: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4210: Cache[NODE_1].State != E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4211: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4212: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4213: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_4214: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4215: InvSet[NODE_2] = false & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4216: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4217: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_4218: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4219: ExGntd = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_4220: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4221: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_1].State != E
rule_4222: InvSet[NODE_1] = true & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_4223: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_2] = false
rule_4224: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_4225: ShrSet[NODE_1] = false & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4226: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_4227: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4228: Cache[NODE_2].State = I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4229: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4230: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4231: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_4232: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4233: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4234: MemData = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_4235: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4236: ShrSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4237: ExGntd = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4238: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> CurCmd != Empty
rule_4239: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_4240: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> CurCmd != Empty
rule_4241: ShrSet[NODE_2] = true & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4242: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4243: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4244: Cache[NODE_1].State = E & CurCmd = Empty -> Cache[NODE_1].State != S
rule_4245: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4246: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_1].State != S
rule_4247: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_4248: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_4249: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_4250: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4251: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_4252: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_4253: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_4254: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4255: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4256: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4257: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_4258: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_4259: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_4260: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_4261: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> MemData = AuxData
rule_4262: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4263: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != I
rule_4264: ExGntd = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4265: CurCmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4266: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4267: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4268: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_4269: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4270: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_4271: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4272: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4273: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4274: CurCmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_4275: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_4276: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_4277: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_4278: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4279: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_2] = true
rule_4280: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4281: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ExGntd = true
rule_4282: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4283: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_4284: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> InvSet[NODE_2] = false
rule_4285: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4286: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4287: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4288: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4289: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4290: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> InvSet[NODE_1] = false
rule_4291: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_4292: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4293: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4294: Cache[NODE_2].State != E & ExGntd = true -> Cache[NODE_1].State != S
rule_4295: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_4296: ExGntd = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4297: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4298: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4299: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4300: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_4301: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4302: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4303: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> ShrSet[NODE_1] = true
rule_4304: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4305: ExGntd = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_4306: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_4307: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> MemData = AuxData
rule_4308: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4309: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_4310: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_4311: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4312: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_4313: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ExGntd = false
rule_4314: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_4315: InvSet[NODE_2] = true & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_4316: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_4317: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4318: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4319: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_4320: Cache[NODE_1].State = E & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4321: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_4322: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_4323: Cache[NODE_1].State = E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4324: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_4325: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_4326: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_4327: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4328: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4329: Cache[NODE_1].State = E & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4330: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4331: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4332: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4333: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4334: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_4335: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4336: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4337: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> ExGntd = false
rule_4338: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_4339: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_4340: ExGntd = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4341: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ExGntd = false
rule_4342: Cache[NODE_1].State = I & ExGntd = false -> Cache[NODE_2].State != E
rule_4343: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != ReqS
rule_4344: MemData != AuxData & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_4345: Cache[NODE_2].State = I & ExGntd = false -> Cache[NODE_1].State != E
rule_4346: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ExGntd = false
rule_4347: InvSet[NODE_2] = false & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4348: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> MemData = AuxData
rule_4349: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> ShrSet[NODE_2] = true
rule_4350: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_4351: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_4352: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_4353: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4354: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4355: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4356: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4357: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> ShrSet[NODE_1] = false
rule_4358: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_4359: MemData != AuxData & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_4360: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4361: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4362: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_4363: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_4364: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4365: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4366: ExGntd = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4367: ShrSet[NODE_1] = false & MemData = AuxData -> ShrSet[NODE_1] = false
rule_4368: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_4369: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_4370: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_4371: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_4372: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_4373: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_4374: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4375: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4376: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_4377: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4378: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_4379: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4380: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_4381: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_4382: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4383: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4384: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_4385: Cache[NODE_1].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4386: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4387: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_1] = true
rule_4388: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_4389: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_4390: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_4391: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_4392: CurCmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_4393: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4394: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4395: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_4396: ExGntd = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4397: ExGntd = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_4398: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_4399: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4400: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4401: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4402: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> CurCmd != Empty
rule_4403: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_4404: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4405: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_4406: Cache[NODE_2].State != S & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4407: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_4408: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_4409: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4410: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_4411: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4412: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4413: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_4414: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_4415: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_4416: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_4417: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4418: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4419: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4420: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_4421: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_4422: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_4423: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_4424: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_4425: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_4426: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_4427: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4428: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4429: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_4430: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_4431: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4432: CurCmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_4433: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4434: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4435: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4436: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_4437: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_4438: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_4439: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4440: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_4441: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_4442: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_4443: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4444: ShrSet[NODE_1] = false & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_4445: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_4446: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_4447: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4448: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4449: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_4450: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_4451: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4452: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4453: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4454: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_4455: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4456: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4457: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_4458: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4459: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_4460: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4461: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_4462: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_4463: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4464: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_4465: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4466: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_4467: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_2] = true
rule_4468: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_4469: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4470: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4471: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_4472: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_4473: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4474: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_4475: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_4476: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_4477: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4478: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_4479: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4480: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_4481: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_4482: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_4483: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4484: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_4485: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_4486: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = true
rule_4487: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4488: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_4489: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_4490: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> MemData = AuxData
rule_4491: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_4492: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_4493: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_4494: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_4495: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_4496: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4497: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State = E
rule_4498: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4499: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4500: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> MemData = AuxData
rule_4501: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_4502: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4503: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_4504: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_4505: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4506: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_4507: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4508: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_4509: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_4510: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_4511: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4512: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4513: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = true
rule_4514: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_4515: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_4516: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_4517: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_4518: MemData = AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_4519: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4520: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4521: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_4522: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_4523: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_4524: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_4525: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_4526: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> CurCmd != Empty
rule_4527: Cache[NODE_1].State = E & MemData = AuxData -> ShrSet[NODE_2] = false
rule_4528: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4529: MemData = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_4530: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_4531: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_4532: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_4533: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_4534: Chan1[NODE_1].Cmd = ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4535: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4536: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_4537: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4538: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4539: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4540: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4541: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_4542: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4543: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4544: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_4545: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_4546: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4547: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_4548: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_4549: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4550: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4551: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_4552: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_4553: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4554: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> MemData = AuxData
rule_4555: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4556: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_4557: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_4558: Cache[NODE_1].State != E & ExGntd = false -> Cache[NODE_2].State != E
rule_4559: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_4560: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4561: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_4562: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_4563: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4564: ShrSet[NODE_2] = false & MemData != AuxData -> ShrSet[NODE_2] = false
rule_4565: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_4566: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_4567: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4568: CurCmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_4569: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = true
rule_4570: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_4571: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> MemData = AuxData
rule_4572: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_4573: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_4574: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4575: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4576: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_4577: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_4578: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_4579: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4580: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4581: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_4582: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4583: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4584: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4585: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_4586: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4587: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4588: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4589: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4590: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_4591: ExGntd = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4592: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_4593: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_4594: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_4595: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4596: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4597: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4598: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_4599: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_4600: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4601: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_4602: InvSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_4603: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_4604: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_4605: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_4606: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_4607: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_4608: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4609: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_4610: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_4611: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4612: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4613: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ExGntd = false
rule_4614: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ExGntd = false
rule_4615: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4616: Cache[NODE_1].State = E & MemData = AuxData -> InvSet[NODE_2] = false
rule_4617: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_4618: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_4619: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ExGntd = true
rule_4620: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4621: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_4622: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_4623: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4624: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_4625: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_4626: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> MemData = AuxData
rule_4627: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_4628: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_4629: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_4630: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4631: Cache[NODE_1].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_4632: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State = E
rule_4633: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_4634: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_4635: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_4636: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4637: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_4638: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4639: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_4640: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4641: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_4642: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_4643: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4644: ShrSet[NODE_1] = false & MemData != AuxData -> InvSet[NODE_1] = false
rule_4645: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_4646: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_4647: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_4648: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_4649: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_4650: ExGntd = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_4651: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ExGntd = false
rule_4652: InvSet[NODE_2] = true & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_4653: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_2] = true
rule_4654: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_2].State != E
rule_4655: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_4656: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_4657: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4658: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4659: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4660: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_4661: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4662: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_4663: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_4664: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4665: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_4666: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> ShrSet[NODE_2] = true
rule_4667: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> MemData = AuxData
rule_4668: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_4669: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4670: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_4671: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4672: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_4673: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4674: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_4675: ExGntd = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_4676: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_4677: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_4678: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4679: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_4680: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4681: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_4682: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_4683: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4684: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4685: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4686: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> CurCmd != Empty
rule_4687: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4688: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_4689: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_4690: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_4691: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_4692: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_4693: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_4694: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4695: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4696: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_4697: ExGntd = false & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_4698: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4699: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_4700: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4701: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_4702: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_4703: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_4704: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd = ReqE
rule_4705: Cache[NODE_1].State != E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_4706: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_4707: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4708: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4709: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4710: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4711: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> MemData = AuxData
rule_4712: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> MemData = AuxData
rule_4713: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_4714: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_4715: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_4716: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_4717: ExGntd = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_4718: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_4719: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_4720: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
rule_4721: ShrSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_4722: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_4723: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_4724: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_4725: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_4726: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_4727: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_4728: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_4729: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> CurCmd != Empty
rule_4730: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4731: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4732: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_4733: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_4734: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_4735: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_4736: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_4737: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_4738: InvSet[NODE_2] = false & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_4739: Cache[NODE_2].State = I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4740: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_4741: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ExGntd = true
rule_4742: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_4743: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_4744: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_4745: CurCmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4746: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_4747: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_4748: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_4749: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_4750: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_4751: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> InvSet[NODE_2] = false
rule_4752: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_4753: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4754: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_4755: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4756: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_4757: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_1].State != S
rule_4758: InvSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_4759: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_4760: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4761: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_4762: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_4763: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_4764: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_4765: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_4766: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_4767: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_4768: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_4769: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4770: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4771: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_4772: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> CurCmd != Empty
rule_4773: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_4774: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_4775: ShrSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_4776: CurCmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4777: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4778: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_4779: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4780: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4781: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_4782: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_4783: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_4784: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_4785: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> CurCmd != Empty
rule_4786: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4787: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_4788: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_4789: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4790: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_4791: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_4792: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_4793: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4794: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_4795: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4796: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_4797: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_4798: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4799: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_4800: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_4801: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_4802: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4803: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_4804: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_4805: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_4806: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_4807: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_4808: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4809: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_4810: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> CurCmd != Empty
rule_4811: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_4812: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_4813: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_4814: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4815: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = true
rule_4816: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4817: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_4818: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4819: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_4820: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ExGntd = false
rule_4821: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_4822: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4823: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4824: MemData = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_4825: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_4826: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_4827: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4828: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_4829: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4830: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_4831: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_2].State != E
rule_4832: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_4833: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_4834: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4835: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_4836: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_4837: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> CurCmd != Empty
rule_4838: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_2] = true
rule_4839: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_1].State != S
rule_4840: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4841: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_4842: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_4843: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_4844: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_4845: Chan2[NODE_2].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4846: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_4847: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_4848: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_4849: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_4850: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_4851: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_4852: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_4853: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> CurCmd != Empty
rule_4854: InvSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_4855: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_4856: CurCmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_4857: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_4858: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_4859: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_4860: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_4861: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_4862: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_4863: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4864: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_4865: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_4866: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_4867: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_4868: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_4869: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_4870: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4871: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4872: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_4873: ShrSet[NODE_2] = false & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_4874: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_4875: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_4876: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_4877: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_4878: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4879: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_4880: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_4881: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_4882: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4883: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_4884: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ExGntd = false
rule_4885: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_4886: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_4887: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4888: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4889: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_4890: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> CurCmd != Empty
rule_4891: Cache[NODE_1].State != E & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4892: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4893: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_4894: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_4895: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_1].State != S
rule_4896: ShrSet[NODE_1] = false & MemData != AuxData -> ShrSet[NODE_1] = false
rule_4897: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_4898: Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4899: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_4900: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4901: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].State != S
rule_4902: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Cache[NODE_2].State != E
rule_4903: CurCmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_4904: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_4905: Cache[NODE_1].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_4906: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_4907: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_4908: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_4909: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_4910: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_4911: MemData = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_4912: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4913: Cache[NODE_2].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_4914: MemData = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_4915: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> CurCmd != Empty
rule_4916: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_4917: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_4918: CurCmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_4919: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> CurCmd != Empty
rule_4920: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4921: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_4922: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4923: ShrSet[NODE_2] = false & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_4924: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_4925: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_4926: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_4927: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_4928: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> MemData = AuxData
rule_4929: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> InvSet[NODE_1] = false
rule_4930: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_4931: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_4932: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_4933: ExGntd = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4934: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State = I
rule_4935: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_4936: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4937: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_4938: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Cache[NODE_1].State != E
rule_4939: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
rule_4940: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ExGntd = true
rule_4941: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_4942: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_4943: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_4944: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State = I
rule_4945: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4946: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_4947: Cache[NODE_1].State = I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_4948: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_4949: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_4950: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_4951: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_4952: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_4953: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> MemData = AuxData
rule_4954: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_4955: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_4956: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_4957: InvSet[NODE_2] = true & MemData = AuxData -> Cache[NODE_1].State != E
rule_4958: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4959: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_4960: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_1].State != S
rule_4961: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_4962: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_4963: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Cache[NODE_2].State != S
rule_4964: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_2].State != S
rule_4965: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_4966: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_4967: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_4968: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_4969: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_4970: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_4971: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_4972: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_4973: Cache[NODE_1].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_4974: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_4975: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_4976: ExGntd = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_4977: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_4978: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_4979: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Cache[NODE_2].State != S
rule_4980: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_4981: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_4982: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_4983: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_4984: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_4985: CurCmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_4986: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4987: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_4988: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_4989: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_4990: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_4991: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ExGntd = false
rule_4992: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_4993: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> MemData = AuxData
rule_4994: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_4995: Cache[NODE_1].State = E & CurCmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_4996: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_4997: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_4998: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_4999: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5000: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_5001: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_5002: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State != S
rule_5003: ShrSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5004: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5005: Cache[NODE_2].State = E & MemData = AuxData -> InvSet[NODE_1] = false
rule_5006: ShrSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5007: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5008: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_5009: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5010: ExGntd = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_5011: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_5012: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5013: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_5014: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_5015: Cache[NODE_2].State != S & ExGntd = false -> Cache[NODE_2].State != E
rule_5016: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_5017: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5018: ExGntd = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_5019: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_5020: MemData = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_5021: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Cache[NODE_2].State != S
rule_5022: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_5023: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_5024: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_5025: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_5026: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5027: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5028: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5029: CurCmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5030: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_5031: ExGntd = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5032: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_5033: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_5034: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_5035: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_5036: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5037: Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5038: InvSet[NODE_1] = true & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_5039: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_5040: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5041: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5042: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5043: Chan1[NODE_1].Cmd = ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5044: CurCmd = Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_5045: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5046: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5047: ExGntd = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5048: Cache[NODE_2].State != E & ExGntd = false -> Cache[NODE_1].State != E
rule_5049: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5050: InvSet[NODE_1] = true & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5051: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_5052: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ExGntd = true
rule_5053: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5054: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5055: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ExGntd = false
rule_5056: MemData = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_5057: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_5058: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5059: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = true
rule_5060: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_5061: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_5062: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5063: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5064: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5065: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_5066: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5067: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_5068: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5069: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5070: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_5071: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5072: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State = E
rule_5073: ShrSet[NODE_2] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5074: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5075: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State = I
rule_5076: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5077: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_5078: Cache[NODE_2].State = E & MemData = AuxData -> ShrSet[NODE_1] = false
rule_5079: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5080: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_5081: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_5082: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_5083: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5084: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_5085: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5086: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5087: CurCmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_5088: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5089: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5090: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_5091: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_5092: InvSet[NODE_2] = true & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5093: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5094: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_5095: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5096: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_5097: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5098: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ExGntd = false
rule_5099: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5100: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_5101: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_5102: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5103: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5104: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_5105: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_5106: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5107: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_5108: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_5109: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5110: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_5111: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5112: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5113: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_5114: Cache[NODE_2].State != E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5115: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5116: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5117: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_5118: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5119: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
rule_5120: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_5121: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5122: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_5123: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_5124: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_5125: ExGntd = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5126: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5127: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5128: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5129: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5130: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5131: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5132: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ExGntd = false
rule_5133: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5134: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_5135: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5136: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5137: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5138: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5139: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State = E
rule_5140: CurCmd = Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_5141: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd = ReqE
rule_5142: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5143: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_5144: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5145: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5146: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_5147: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5148: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_5149: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ExGntd = true
rule_5150: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5151: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5152: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_5153: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5154: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5155: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5156: ExGntd = true & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_5157: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_5158: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5159: ExGntd = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_5160: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5161: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ExGntd = false
rule_5162: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].State != I
rule_5163: ExGntd = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_5164: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5165: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5166: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_5167: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_5168: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_5169: ExGntd = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5170: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5171: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5172: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5173: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_5174: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5175: Cache[NODE_1].State != S & ExGntd = false -> Cache[NODE_1].State != E
rule_5176: CurCmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5177: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> MemData = AuxData
rule_5178: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5179: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5180: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5181: Cache[NODE_1].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5182: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5183: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> MemData = AuxData
rule_5184: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Cache[NODE_2].State != S
rule_5185: ExGntd = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_5186: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_5187: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5188: CurCmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5189: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5190: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5191: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_5192: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5193: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5194: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5195: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_5196: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_5197: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5198: Cache[NODE_2].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5199: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = true
rule_5200: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5201: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5202: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> ExGntd = false
rule_5203: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_5204: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_5205: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5206: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5207: MemData = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_5208: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_5209: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State = I
rule_5210: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_5211: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5212: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5213: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ExGntd = true
rule_5214: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_5215: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5216: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5217: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_5218: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5219: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_5220: Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_5221: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_5222: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5223: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_5224: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_5225: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_5226: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5227: Cache[NODE_1].State != S & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5228: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5229: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5230: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_5231: ExGntd = true & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5232: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_5233: ExGntd = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_5234: InvSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5235: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5236: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_5237: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5238: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_5239: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_5240: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5241: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = true
rule_5242: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_5243: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_5244: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_5245: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5246: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5247: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5248: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5249: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_5250: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5251: ShrSet[NODE_1] = false & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5252: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_5253: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = true
rule_5254: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Cache[NODE_1].State != S
rule_5255: ExGntd = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_5256: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5257: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5258: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_5259: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5260: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ExGntd = false
rule_5261: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_1].State != I
rule_5262: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State = I
rule_5263: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_5264: CurCmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_5265: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_5266: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ExGntd = true
rule_5267: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5268: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5269: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5270: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ExGntd = false
rule_5271: CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_5272: Cache[NODE_1].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5273: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_5274: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_5275: InvSet[NODE_1] = true & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5276: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_5277: CurCmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5278: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> MemData = AuxData
rule_5279: ExGntd = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_5280: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5281: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_5282: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_5283: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_5284: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ExGntd = false
rule_5285: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> MemData = AuxData
rule_5286: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5287: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_5288: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> ShrSet[NODE_1] = true
rule_5289: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_5290: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> MemData = AuxData
rule_5291: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5292: ExGntd = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_5293: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5294: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5295: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_5296: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_5297: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State = I
rule_5298: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_5299: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ExGntd = true
rule_5300: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ExGntd = false
rule_5301: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_5302: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_5303: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ExGntd = false
rule_5304: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5305: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5306: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_5307: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> CurCmd != Empty
rule_5308: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_5309: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5310: Cache[NODE_2].State != I & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_5311: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_5312: ExGntd = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_5313: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> CurCmd != Empty
rule_5314: Chan2[NODE_1].Cmd != Inv & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5315: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_5316: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5317: CurCmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5318: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5319: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5320: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5321: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_5322: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ExGntd = false
rule_5323: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_5324: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5325: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_5326: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_5327: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5328: MemData = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_5329: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_5330: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5331: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5332: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5333: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5334: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5335: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5336: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_5337: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_5338: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_5339: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ExGntd = true
rule_5340: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ExGntd = false
rule_5341: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5342: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5343: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_5344: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_5345: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> ExGntd = true
rule_5346: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5347: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5348: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5349: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_5350: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State = I
rule_5351: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_5352: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5353: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5354: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_5355: Cache[NODE_2].State = S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5356: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5357: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5358: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5359: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_5360: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5361: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_5362: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5363: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_5364: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ExGntd = false
rule_5365: InvSet[NODE_1] = true & MemData = AuxData -> Cache[NODE_2].State != E
rule_5366: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5367: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_5368: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_5369: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5370: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State = I
rule_5371: CurCmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5372: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_5373: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_5374: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_5375: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> MemData = AuxData
rule_5376: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ExGntd = false
rule_5377: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5378: ShrSet[NODE_2] = false & MemData != AuxData -> InvSet[NODE_2] = false
rule_5379: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5380: CurCmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_5381: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> ShrSet[NODE_1] = true
rule_5382: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> InvSet[NODE_1] = false
rule_5383: InvSet[NODE_2] = true & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_5384: CurCmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_5385: MemData = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_5386: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_5387: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5388: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5389: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_5390: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_5391: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5392: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State = I
rule_5393: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_5394: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> MemData = AuxData
rule_5395: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_5396: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ExGntd = false
rule_5397: MemData = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_5398: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_5399: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> InvSet[NODE_2] = false
rule_5400: Cache[NODE_1].State != I & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5401: Cache[NODE_1].State != E & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5402: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ExGntd = false
rule_5403: CurCmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_5404: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_5405: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5406: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5407: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_2].State != E
rule_5408: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5409: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_5410: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_5411: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5412: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5413: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5414: ShrSet[NODE_1] = true & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5415: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_5416: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State = I
rule_5417: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_5418: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_5419: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5420: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5421: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_5422: Cache[NODE_2].State = S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5423: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Cache[NODE_2].State != E
rule_5424: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_5425: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_5426: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_5427: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5428: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5429: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5430: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_5431: CurCmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5432: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_5433: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> CurCmd != Empty
rule_5434: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ExGntd = false
rule_5435: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_5436: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5437: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_5438: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5439: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> CurCmd != Empty
rule_5440: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5441: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_5442: Chan1[NODE_1].Cmd = ReqE & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_5443: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5444: InvSet[NODE_1] = false & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5445: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_1].State != E
rule_5446: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_5447: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_5448: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5449: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5450: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5451: Cache[NODE_2].State != E & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5452: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> MemData = AuxData
rule_5453: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_5454: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_5455: ExGntd = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5456: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_5457: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5458: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5459: Cache[NODE_1].State = E & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5460: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5461: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_5462: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5463: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_5464: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5465: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ExGntd = false
rule_5466: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5467: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5468: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5469: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_5470: Cache[NODE_2].State != S & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5471: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5472: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Cache[NODE_1].State != E
rule_5473: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_5474: ExGntd = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_5475: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_5476: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_5477: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5478: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> MemData = AuxData
rule_5479: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_5480: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5481: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5482: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5483: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5484: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5485: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5486: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5487: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5488: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_5489: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_5490: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_5491: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_5492: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5493: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5494: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5495: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_5496: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5497: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5498: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5499: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_5500: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5501: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5502: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5503: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_5504: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_5505: ExGntd = true & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_5506: Cache[NODE_2].Data = AuxData & ExGntd = false -> ShrSet[NODE_2] = true
rule_5507: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_5508: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5509: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_5510: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_5511: ExGntd = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_5512: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5513: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5514: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5515: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_5516: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_5517: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_5518: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5519: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_5520: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5521: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_5522: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5523: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5524: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> MemData = AuxData
rule_5525: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5526: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_5527: Cache[NODE_1].State = S & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_5528: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5529: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_5530: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5531: ExGntd = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_5532: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_5533: ExGntd = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_5534: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5535: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_5536: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5537: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_5538: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_5539: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5540: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5541: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Cmd != Empty
rule_5542: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqE
rule_5543: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_5544: ExGntd = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_5545: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_5546: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_5547: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_5548: MemData = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_5549: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5550: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_5551: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_5552: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_5553: Cache[NODE_1].State != S & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5554: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_5555: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_5556: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != ReqS
rule_5557: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_5558: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5559: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_5560: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5561: ExGntd = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_5562: CurCmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_5563: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_5564: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_5565: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5566: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_2] = false
rule_5567: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_5568: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> InvSet[NODE_2] = false
rule_5569: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5570: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5571: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5572: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_5573: MemData = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_5574: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5575: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5576: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_5577: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_5578: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_5579: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5580: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5581: MemData = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_5582: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_5583: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_5584: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5585: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_5586: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5587: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_5588: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5589: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5590: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_5591: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5592: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5593: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5594: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5595: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5596: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_5597: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State = I
rule_5598: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5599: Chan1[NODE_1].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5600: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5601: ExGntd = true & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_5602: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5603: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_5604: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_5605: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ExGntd = true
rule_5606: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5607: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5608: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_5609: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5610: CurCmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_5611: Chan2[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_5612: ExGntd = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_5613: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5614: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5615: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_5616: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5617: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_5618: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_5619: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5620: Chan2[NODE_2].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5621: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5622: Cache[NODE_1].State = E & MemData != AuxData -> ShrSet[NODE_2] = false
rule_5623: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_5624: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_5625: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_5626: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_5627: Chan1[NODE_2].Cmd = ReqE & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_5628: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5629: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_5630: Cache[NODE_1].Data = AuxData & ExGntd = false -> ShrSet[NODE_1] = true
rule_5631: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_5632: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_5633: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5634: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5635: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_2].State != E
rule_5636: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5637: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5638: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_5639: ExGntd = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_5640: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5641: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5642: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_5643: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_5644: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5645: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_5646: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_5647: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5648: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_5649: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5650: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_2].State = I
rule_5651: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_5652: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_5653: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_5654: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5655: Cache[NODE_2].State = S & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5656: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_5657: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_5658: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5659: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5660: ExGntd = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5661: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_5662: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> CurCmd != Empty
rule_5663: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_5664: ShrSet[NODE_2] = false & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_5665: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_5666: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5667: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_5668: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5669: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5670: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5671: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5672: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_5673: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_5674: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ExGntd = false
rule_5675: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_5676: Cache[NODE_1].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5677: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_5678: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_5679: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_5680: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_5681: ExGntd = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5682: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_5683: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_5684: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd = ReqE
rule_5685: CurCmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5686: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_5687: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_5688: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_5689: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_5690: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5691: Chan1[NODE_2].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5692: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5693: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State = I
rule_5694: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5695: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_5696: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_5697: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5698: Cache[NODE_1].State = E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5699: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_5700: ExGntd = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5701: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State = I
rule_5702: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_5703: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_5704: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_5705: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_5706: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_5707: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_5708: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5709: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5710: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5711: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_5712: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_5713: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5714: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5715: Cache[NODE_2].Data = AuxData & ExGntd = true -> InvSet[NODE_1] = false
rule_5716: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_5717: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_5718: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5719: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_5720: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqE
rule_5721: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_5722: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5723: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5724: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_5725: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5726: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_5727: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_5728: Chan1[NODE_1].Cmd = ReqS & ExGntd = true -> Chan1[NODE_1].Cmd != Empty
rule_5729: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_5730: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != I
rule_5731: ExGntd = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_5732: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != S
rule_5733: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_5734: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5735: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_5736: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5737: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_5738: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_5739: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5740: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5741: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_5742: Cache[NODE_2].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5743: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_5744: ExGntd = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_5745: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_5746: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5747: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5748: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5749: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5750: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_5751: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5752: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_5753: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_5754: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_5755: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_5756: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5757: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_5758: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5759: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_5760: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5761: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_5762: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5763: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5764: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_5765: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_5766: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_5767: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5768: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_5769: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5770: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_5771: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5772: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_5773: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5774: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5775: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5776: ShrSet[NODE_1] = false & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_5777: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_5778: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5779: Cache[NODE_2].State = E & MemData != AuxData -> ShrSet[NODE_1] = false
rule_5780: ShrSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_5781: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5782: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_5783: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5784: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_1].State != E
rule_5785: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5786: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_5787: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_1] = true
rule_5788: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_5789: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_5790: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_5791: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_5792: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5793: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5794: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_5795: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_5796: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_5797: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> CurCmd != Empty
rule_5798: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_5799: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_5800: Cache[NODE_1].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5801: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_5802: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_5803: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5804: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_5805: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5806: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5807: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_5808: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5809: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_5810: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_5811: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_5812: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_5813: Cache[NODE_1].State = E & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_5814: CurCmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_5815: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_5816: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_5817: Chan1[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_5818: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5819: MemData = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_5820: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5821: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_5822: Cache[NODE_1].State = E & MemData != AuxData -> InvSet[NODE_2] = false
rule_5823: ExGntd = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_5824: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_5825: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_5826: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_5827: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_5828: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5829: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_5830: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5831: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_5832: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> MemData = AuxData
rule_5833: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_5834: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_5835: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5836: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_5837: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_5838: ExGntd = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_5839: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_5840: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_5841: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_5842: InvSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_5843: CurCmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_5844: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_5845: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5846: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_5847: CurCmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_5848: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_5849: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5850: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ExGntd = false
rule_5851: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5852: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_5853: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5854: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_5855: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_5856: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ExGntd = false
rule_5857: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> MemData = AuxData
rule_5858: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_5859: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5860: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5861: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_5862: InvSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_5863: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_5864: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = true
rule_5865: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_5866: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != S
rule_5867: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ExGntd = false
rule_5868: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> MemData = AuxData
rule_5869: ExGntd = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5870: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_5871: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_5872: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_5873: Chan2[NODE_1].Cmd != GntS & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5874: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_5875: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_5876: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_5877: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_5878: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_5879: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_5880: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5881: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_5882: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State = I
rule_5883: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5884: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> MemData = AuxData
rule_5885: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_5886: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_5887: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5888: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_5889: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_5890: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_5891: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5892: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5893: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_5894: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_5895: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_5896: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_5897: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5898: Cache[NODE_1].Data = AuxData & ExGntd = true -> ShrSet[NODE_2] = false
rule_5899: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_5900: CurCmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5901: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_5902: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_5903: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_5904: CurCmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_5905: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5906: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_5907: InvSet[NODE_1] = true & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_5908: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_5909: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_5910: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5911: CurCmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_5912: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5913: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_5914: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_5915: ExGntd = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_5916: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_5917: ExGntd = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_5918: MemData = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_5919: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_5920: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_5921: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5922: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_5923: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5924: ExGntd = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_5925: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_5926: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5927: CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_5928: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_5929: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_5930: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5931: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_5932: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_5933: MemData != AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_5934: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_5935: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != S
rule_5936: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_5937: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5938: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_5939: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_5940: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_5941: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_5942: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_5943: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_5944: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_5945: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_5946: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_5947: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_5948: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_5949: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_5950: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5951: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_5952: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_5953: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_5954: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_5955: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_5956: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_5957: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_5958: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_5959: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_5960: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_5961: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_5962: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_5963: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> MemData = AuxData
rule_5964: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_5965: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_5966: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_5967: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_5968: CurCmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_5969: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_5970: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_5971: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5972: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_5973: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_5974: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_1].State != E
rule_5975: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_5976: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_5977: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_5978: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_5979: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_5980: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_5981: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_5982: ExGntd = false & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_5983: CurCmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_5984: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_5985: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_5986: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_5987: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_5988: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_5989: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_5990: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_5991: CurCmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_5992: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_5993: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_5994: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_5995: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_5996: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_5997: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_5998: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_5999: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_6000: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6001: ShrSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6002: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_6003: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> ShrSet[NODE_2] = false
rule_6004: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6005: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6006: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_6007: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6008: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != E
rule_6009: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6010: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_6011: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6012: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6013: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_6014: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_6015: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6016: Chan1[NODE_1].Cmd != ReqE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6017: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6018: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_6019: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6020: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6021: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6022: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6023: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6024: CurCmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_6025: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_6026: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6027: ExGntd = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_6028: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6029: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6030: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_6031: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_6032: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_6033: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6034: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6035: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_1] = true
rule_6036: ExGntd = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6037: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_6038: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6039: Cache[NODE_2].State = E & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6040: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_6041: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_6042: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6043: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6044: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_6045: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6046: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6047: ShrSet[NODE_2] = false & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6048: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_6049: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_6050: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6051: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6052: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_6053: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6054: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_6055: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6056: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6057: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_6058: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_6059: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6060: Chan2[NODE_2].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6061: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan1[NODE_2].Cmd != ReqS
rule_6062: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_6063: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_6064: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != S
rule_6065: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].State != I
rule_6066: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_6067: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_6068: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6069: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_6070: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6071: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6072: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6073: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> MemData = AuxData
rule_6074: Chan2[NODE_2].Cmd != GntS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6075: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_6076: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6077: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_6078: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6079: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6080: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6081: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6082: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6083: ShrSet[NODE_1] = false & MemData = AuxData -> Cache[NODE_1].State != E
rule_6084: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6085: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6086: ExGntd = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_6087: CurCmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_6088: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ExGntd = false
rule_6089: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6090: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> MemData = AuxData
rule_6091: CurCmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_6092: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan1[NODE_1].Cmd != ReqS
rule_6093: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_6094: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_6095: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6096: CurCmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_6097: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6098: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6099: ExGntd = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_6100: Cache[NODE_2].State != S & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6101: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> MemData = AuxData
rule_6102: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_6103: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6104: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_6105: ExGntd = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6106: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_6107: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6108: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_6109: ExGntd = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_6110: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_6111: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_6112: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6113: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6114: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6115: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_6116: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_2].State != E
rule_6117: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6118: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_6119: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6120: ExGntd = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_6121: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6122: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_6123: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_6124: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_6125: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_6126: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_6127: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_6128: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_6129: Cache[NODE_2].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6130: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_6131: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6132: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_6133: ExGntd = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6134: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> MemData = AuxData
rule_6135: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_6136: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_6137: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6138: ShrSet[NODE_1] = false & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6139: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_6140: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_6141: Chan2[NODE_1].Cmd != GntE & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6142: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6143: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6144: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_6145: ExGntd = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6146: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6147: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6148: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6149: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_6150: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6151: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6152: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6153: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6154: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_6155: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_6156: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6157: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6158: Chan1[NODE_1].Cmd = ReqE & ExGntd = true -> Chan1[NODE_1].Cmd != Empty
rule_6159: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_6160: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6161: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_6162: ExGntd = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_6163: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_6164: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_6165: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_6166: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6167: ShrSet[NODE_2] = true & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_6168: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_6169: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_6170: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6171: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6172: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_6173: CurCmd = ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6174: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_6175: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd = ReqE
rule_6176: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_6177: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_6178: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6179: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6180: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6181: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ExGntd = false
rule_6182: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6183: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6184: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_6185: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6186: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6187: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6188: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6189: InvSet[NODE_2] = false & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6190: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_6191: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_6192: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6193: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Cache[NODE_1].State != E
rule_6194: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_6195: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ExGntd = false
rule_6196: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> ShrSet[NODE_2] = true
rule_6197: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6198: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_6199: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6200: CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_6201: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6202: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6203: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6204: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_6205: ExGntd = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6206: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6207: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6208: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_6209: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> CurCmd != Empty
rule_6210: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6211: Cache[NODE_2].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6212: Cache[NODE_2].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6213: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> CurCmd != Empty
rule_6214: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_6215: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_6216: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> InvSet[NODE_1] = false
rule_6217: Cache[NODE_2].Data = AuxData & ExGntd = true -> ShrSet[NODE_1] = false
rule_6218: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_6219: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6220: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6221: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_6222: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_6223: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6224: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6225: MemData != AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_6226: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6227: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != E
rule_6228: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_6229: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6230: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6231: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_6232: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_6233: InvSet[NODE_2] = true & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_6234: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6235: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_6236: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6237: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6238: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_6239: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6240: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_6241: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6242: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6243: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6244: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_6245: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6246: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6247: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_6248: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6249: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_6250: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6251: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_6252: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6253: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_6254: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6255: MemData != AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_6256: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_6257: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ExGntd = true
rule_6258: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6259: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_6260: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_1].State != E
rule_6261: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6262: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6263: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6264: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6265: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ExGntd = true
rule_6266: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_6267: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != S
rule_6268: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6269: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6270: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_6271: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_6272: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = true
rule_6273: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6274: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6275: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6276: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_6277: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6278: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_6279: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_6280: ExGntd = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_6281: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6282: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> CurCmd != Empty
rule_6283: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6284: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6285: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6286: Chan1[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6287: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6288: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Cache[NODE_2].State != E
rule_6289: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_6290: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6291: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_6292: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6293: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_6294: MemData != AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_6295: Cache[NODE_1].State = E & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6296: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_6297: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_6298: Chan1[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6299: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_6300: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6301: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ExGntd = true
rule_6302: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6303: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6304: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_6305: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6306: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6307: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_6308: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_6309: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6310: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_6311: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_6312: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_6313: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_6314: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6315: CurCmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_6316: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6317: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6318: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Cmd != Empty
rule_6319: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6320: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_6321: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6322: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6323: ExGntd = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_6324: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6325: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_6326: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_6327: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ExGntd = false
rule_6328: CurCmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6329: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6330: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6331: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_6332: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6333: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_6334: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6335: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_6336: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6337: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6338: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6339: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6340: CurCmd = ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6341: Chan1[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6342: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6343: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != E
rule_6344: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_6345: Chan2[NODE_1].Cmd != Inv & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6346: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_6347: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6348: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_6349: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6350: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6351: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6352: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6353: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_6354: CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_6355: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> CurCmd != Empty
rule_6356: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_6357: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6358: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6359: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6360: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6361: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_6362: ShrSet[NODE_1] = false & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6363: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_6364: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6365: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6366: Cache[NODE_1].State != E & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6367: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ExGntd = false
rule_6368: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_6369: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6370: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_6371: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> ShrSet[NODE_1] = false
rule_6372: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_6373: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6374: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_6375: Chan1[NODE_2].Cmd = ReqS & ExGntd = true -> Chan1[NODE_2].Cmd != Empty
rule_6376: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_6377: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6378: ExGntd = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_6379: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6380: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6381: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != E
rule_6382: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_6383: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6384: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_2] = true
rule_6385: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6386: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_6387: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_6388: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6389: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_6390: CurCmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_6391: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_6392: MemData = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_6393: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_6394: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_6395: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State = I
rule_6396: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_6397: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6398: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6399: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6400: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6401: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6402: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != E
rule_6403: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_6404: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6405: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_6406: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_6407: CurCmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_6408: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6409: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ExGntd = false
rule_6410: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_6411: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6412: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_6413: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6414: CurCmd = ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6415: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6416: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd = ReqE
rule_6417: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6418: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_6419: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_6420: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6421: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6422: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_6423: ExGntd = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_6424: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_6425: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6426: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> MemData = AuxData
rule_6427: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_6428: ExGntd = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6429: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_6430: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6431: Cache[NODE_1].State = E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6432: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6433: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_6434: CurCmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_6435: ShrSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_6436: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_6437: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6438: Cache[NODE_1].State = I & MemData != AuxData -> InvSet[NODE_1] = false
rule_6439: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6440: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6441: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_6442: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6443: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6444: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6445: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_6446: Chan1[NODE_2].Cmd != ReqS & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6447: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6448: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6449: CurCmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_6450: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_6451: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6452: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_6453: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ExGntd = false
rule_6454: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_6455: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6456: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Cache[NODE_1].State != E
rule_6457: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6458: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_6459: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6460: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6461: ExGntd = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6462: InvSet[NODE_1] = true & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6463: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_6464: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_6465: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_6466: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6467: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6468: CurCmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6469: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_6470: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6471: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6472: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6473: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6474: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ExGntd = false
rule_6475: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_6476: Cache[NODE_1].State != E & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6477: CurCmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_6478: CurCmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6479: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6480: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_1].State != S
rule_6481: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6482: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6483: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6484: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_6485: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_6486: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6487: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6488: ExGntd = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_6489: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != ReqS
rule_6490: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_6491: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_6492: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6493: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_6494: Cache[NODE_2].State = E & MemData != AuxData -> InvSet[NODE_1] = false
rule_6495: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6496: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_6497: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_6498: ExGntd = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_6499: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_6500: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6501: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_6502: CurCmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_6503: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_6504: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6505: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> CurCmd != Empty
rule_6506: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_6507: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> InvSet[NODE_1] = false
rule_6508: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6509: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_6510: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_6511: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_6512: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_6513: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ExGntd = false
rule_6514: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_6515: CurCmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6516: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6517: MemData = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_6518: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6519: CurCmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_6520: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6521: ExGntd = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6522: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6523: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_6524: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6525: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6526: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6527: Cache[NODE_2].State != I & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6528: Cache[NODE_2].State != S & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6529: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6530: ShrSet[NODE_2] = false & MemData = AuxData -> Cache[NODE_2].State != E
rule_6531: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6532: Chan2[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6533: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6534: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Cache[NODE_1].State != S
rule_6535: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_6536: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_6537: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6538: ExGntd = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_6539: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> MemData = AuxData
rule_6540: Cache[NODE_1].Data = AuxData & ExGntd = true -> InvSet[NODE_2] = false
rule_6541: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> InvSet[NODE_2] = false
rule_6542: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_6543: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6544: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6545: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_6546: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> MemData = AuxData
rule_6547: Cache[NODE_1].State = E & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6548: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_6549: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_6550: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_6551: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ExGntd = false
rule_6552: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_6553: CurCmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_6554: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_6555: Cache[NODE_2].State = E & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6556: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_6557: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6558: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd = ReqE
rule_6559: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6560: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_6561: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6562: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> CurCmd != Empty
rule_6563: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ExGntd = false
rule_6564: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_6565: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Cache[NODE_1].State != E
rule_6566: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6567: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_6568: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_6569: CurCmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_6570: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6571: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_6572: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_6573: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6574: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_6575: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_6576: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6577: MemData = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_6578: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ExGntd = false
rule_6579: ExGntd = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_6580: CurCmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_6581: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_6582: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_6583: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_6584: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_6585: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6586: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6587: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_6588: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6589: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6590: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6591: ShrSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].State != S
rule_6592: Chan2[NODE_1].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6593: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Cache[NODE_2].State != E
rule_6594: Cache[NODE_2].State = I & MemData != AuxData -> InvSet[NODE_2] = false
rule_6595: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ExGntd = true
rule_6596: Chan2[NODE_2].Cmd = Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6597: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6598: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ExGntd = true
rule_6599: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6600: CurCmd = ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6601: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_6602: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_6603: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_6604: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_6605: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_6606: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Cache[NODE_2].State != E
rule_6607: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_6608: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_6609: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Cache[NODE_2].State != S
rule_6610: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6611: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_6612: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_6613: CurCmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6614: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_6615: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_6616: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_6617: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Cache[NODE_2].State != S
rule_6618: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6619: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6620: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_6621: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_6622: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_6623: CurCmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6624: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6625: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6626: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6627: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_1] = true
rule_6628: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6629: CurCmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_6630: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6631: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_6632: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_6633: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6634: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_6635: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6636: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_6637: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_6638: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_6639: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_6640: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_6641: Chan1[NODE_1].Cmd = ReqE & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_6642: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_6643: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_6644: MemData = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_6645: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6646: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6647: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_6648: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_6649: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6650: Cache[NODE_1].State = E & CurCmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_6651: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_6652: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_6653: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_2].State != E
rule_6654: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_6655: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6656: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6657: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_6658: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_6659: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_6660: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6661: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6662: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_6663: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_6664: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_6665: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_6666: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_6667: CurCmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_6668: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6669: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_6670: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6671: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6672: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_6673: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_6674: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6675: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6676: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_6677: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_6678: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_6679: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_6680: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_6681: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6682: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_6683: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_6684: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].State != I
rule_6685: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_6686: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6687: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6688: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6689: MemData = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_6690: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> MemData = AuxData
rule_6691: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_6692: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ExGntd = true
rule_6693: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_6694: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_6695: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6696: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_6697: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6698: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6699: ExGntd = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_6700: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6701: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_6702: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6703: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> MemData = AuxData
rule_6704: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6705: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_6706: Chan1[NODE_2].Cmd = ReqE & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_6707: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_6708: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6709: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_6710: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_6711: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6712: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_6713: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> ShrSet[NODE_2] = true
rule_6714: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_6715: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_6716: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_6717: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6718: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6719: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6720: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6721: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6722: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != S
rule_6723: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_6724: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_6725: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Cmd != Empty
rule_6726: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6727: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6728: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_6729: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_6730: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_6731: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_6732: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_6733: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_6734: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Cmd != Empty
rule_6735: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_6736: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_6737: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_6738: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_6739: CurCmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6740: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_6741: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_6742: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_6743: CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_6744: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_6745: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_6746: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6747: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_6748: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6749: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_6750: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_6751: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_6752: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_6753: CurCmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_6754: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_6755: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_6756: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State = I
rule_6757: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6758: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6759: Cache[NODE_1].State != E & MemData != AuxData -> InvSet[NODE_1] = false
rule_6760: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_6761: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_6762: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_6763: Chan1[NODE_2].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6764: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_6765: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_6766: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_6767: Chan2[NODE_1].Cmd = Inv & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_6768: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_6769: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = GntS
rule_6770: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> CurCmd = Empty
rule_6771: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_6772: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_6773: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_6774: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6775: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6776: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_6777: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_6778: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_6779: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_6780: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_6781: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_6782: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6783: MemData = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_6784: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_6785: ExGntd = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_6786: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6787: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_6788: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_6789: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_6790: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6791: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_6792: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_6793: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6794: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_6795: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6796: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_6797: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_6798: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_6799: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6800: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_6801: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_6802: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6803: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_6804: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_6805: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6806: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6807: Cache[NODE_1].State = S & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_6808: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6809: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_6810: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_6811: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_6812: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_6813: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_6814: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_6815: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6816: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_6817: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6818: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_6819: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> MemData = AuxData
rule_6820: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = E
rule_6821: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6822: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_6823: Cache[NODE_2].State = E & CurCmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_6824: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_6825: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = I
rule_6826: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_6827: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_6828: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_6829: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State = E
rule_6830: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6831: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6832: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6833: Chan1[NODE_2].Cmd = ReqS & ExGntd = false -> Chan1[NODE_2].Cmd != Empty
rule_6834: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_6835: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6836: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_6837: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_6838: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6839: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6840: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6841: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6842: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_6843: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> MemData = AuxData
rule_6844: Chan1[NODE_1].Cmd = ReqS & ExGntd = false -> Chan1[NODE_1].Cmd != Empty
rule_6845: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_6846: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_6847: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6848: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_6849: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_6850: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_6851: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_6852: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_6853: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6854: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6855: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6856: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_6857: CurCmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6858: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_6859: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6860: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_6861: CurCmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_6862: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6863: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6864: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_6865: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_6866: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_6867: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_6868: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_6869: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_6870: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> MemData = AuxData
rule_6871: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_6872: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6873: ExGntd = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_6874: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_6875: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_6876: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_6877: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> MemData = AuxData
rule_6878: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_6879: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_6880: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_6881: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_6882: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_6883: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_6884: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_6885: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_6886: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6887: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_6888: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6889: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6890: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6891: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != S
rule_6892: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_6893: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6894: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_6895: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_6896: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_6897: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = GntS
rule_6898: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_6899: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_6900: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_6901: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6902: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_6903: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6904: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_6905: Chan2[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_6906: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_6907: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_6908: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_6909: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6910: Chan1[NODE_2].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_6911: Chan1[NODE_1].Cmd = ReqS & CurCmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_6912: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_6913: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_6914: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_6915: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_6916: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_6917: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_6918: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_6919: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_6920: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_6921: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_6922: CurCmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_6923: Cache[NODE_1].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_6924: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_6925: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_6926: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> MemData = AuxData
rule_6927: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_6928: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6929: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_6930: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_6931: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_6932: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_6933: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_6934: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_6935: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6936: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_6937: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_6938: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_6939: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_6940: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_1].State != E
rule_6941: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_6942: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != S
rule_6943: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_6944: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_6945: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_6946: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_6947: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_6948: Cache[NODE_2].State = S & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_6949: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_6950: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_6951: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6952: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_6953: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd = ReqE
rule_6954: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6955: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_6956: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_6957: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_6958: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_6959: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_6960: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_6961: InvSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_6962: ShrSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6963: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_1].State != E
rule_6964: CurCmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_6965: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_6966: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_6967: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6968: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_6969: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_6970: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_6971: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_6972: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_6973: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != E
rule_6974: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_6975: CurCmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_6976: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_6977: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_6978: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_6979: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_6980: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_6981: CurCmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_6982: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_6983: CurCmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_6984: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_6985: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_6986: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_6987: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_6988: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_6989: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ExGntd = false
rule_6990: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_6991: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_6992: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_6993: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_6994: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_6995: Chan1[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_6996: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_6997: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_6998: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_6999: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7000: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_7001: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_7002: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_7003: Cache[NODE_1].State != I & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7004: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_7005: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> MemData = AuxData
rule_7006: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ExGntd = true
rule_7007: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_7008: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7009: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7010: Cache[NODE_1].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7011: Cache[NODE_2].State = S & CurCmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_7012: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7013: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_7014: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7015: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> MemData = AuxData
rule_7016: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7017: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_7018: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7019: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_7020: Chan2[NODE_1].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_7021: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7022: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7023: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_7024: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7025: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = E
rule_7026: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_7027: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7028: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7029: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7030: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != ReqS
rule_7031: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != ReqS
rule_7032: CurCmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7033: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7034: InvSet[NODE_2] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7035: Chan1[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_7036: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7037: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != Empty
rule_7038: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7039: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7040: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7041: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7042: CurCmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_7043: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_7044: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7045: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_7046: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_7047: Chan1[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7048: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7049: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd = Empty
rule_7050: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7051: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7052: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_7053: Cache[NODE_1].State = E & MemData != AuxData -> Cache[NODE_2].State = I
rule_7054: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_7055: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7056: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7057: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7058: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7059: CurCmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7060: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7061: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7062: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7063: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_7064: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> MemData = AuxData
rule_7065: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7066: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_7067: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7068: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7069: Chan2[NODE_2].Cmd = Inv & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_7070: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7071: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_7072: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_7073: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7074: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_7075: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7076: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_7077: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != Inv
rule_7078: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7079: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_7080: ExGntd = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7081: ExGntd = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7082: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7083: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7084: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_7085: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7086: Cache[NODE_2].State != I & MemData != AuxData -> InvSet[NODE_1] = false
rule_7087: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_7088: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_7089: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> MemData = AuxData
rule_7090: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_7091: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7092: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7093: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_7094: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_7095: Cache[NODE_2].State = E & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7096: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7097: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7098: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_7099: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_7100: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7101: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> MemData = AuxData
rule_7102: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_7103: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_2] = false
rule_7104: CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7105: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7106: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_7107: MemData = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_7108: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7109: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7110: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_7111: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7112: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7113: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> MemData = AuxData
rule_7114: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> MemData = AuxData
rule_7115: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_7116: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7117: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7118: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_7119: Chan2[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7120: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7121: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7122: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7123: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7124: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_7125: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7126: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_7127: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_7128: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7129: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7130: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7131: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_7132: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7133: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_7134: Cache[NODE_2].State != E & MemData != AuxData -> InvSet[NODE_2] = false
rule_7135: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_7136: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_7137: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqS
rule_7138: Chan2[NODE_2].Cmd = Inv & CurCmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_7139: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7140: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7141: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7142: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_7143: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7144: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7145: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7146: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_7147: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7148: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7149: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7150: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_7151: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_7152: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7153: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> MemData = AuxData
rule_7154: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_7155: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_7156: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_7157: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7158: InvSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_7159: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_7160: CurCmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7161: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7162: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7163: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_1].State != I
rule_7164: ExGntd = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7165: CurCmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_7166: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_1].State != E
rule_7167: Cache[NODE_2].State != I & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7168: ExGntd = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_7169: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> MemData = AuxData
rule_7170: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_7171: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_7172: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_7173: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_7174: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_7175: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_7176: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7177: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7178: Chan1[NODE_1].Cmd != ReqE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7179: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_7180: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> MemData = AuxData
rule_7181: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_7182: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_7183: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != E
rule_7184: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7185: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_7186: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_7187: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_7188: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_7189: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7190: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7191: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_7192: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7193: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_7194: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_2].State != S
rule_7195: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7196: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7197: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7198: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_7199: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7200: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqE
rule_7201: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7202: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7203: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_7204: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_7205: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7206: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7207: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_7208: Chan1[NODE_2].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7209: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7210: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7211: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7212: Cache[NODE_2].State != I & MemData != AuxData -> ShrSet[NODE_1] = false
rule_7213: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7214: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7215: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7216: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_7217: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_7218: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7219: CurCmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_7220: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_7221: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7222: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7223: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> MemData = AuxData
rule_7224: ExGntd = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_7225: ExGntd = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_7226: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_7227: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_7228: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_7229: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7230: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State = I
rule_7231: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State = I
rule_7232: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7233: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_7234: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7235: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].State != I
rule_7236: MemData = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_7237: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7238: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7239: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7240: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_7241: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7242: Cache[NODE_1].State = S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7243: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7244: Cache[NODE_1].State = E & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_7245: ExGntd = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7246: Chan1[NODE_2].Cmd != ReqS & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7247: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_7248: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> CurCmd != Empty
rule_7249: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_7250: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> MemData = AuxData
rule_7251: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_7252: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_7253: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7254: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_7255: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7256: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7257: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7258: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7259: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7260: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State = I
rule_7261: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7262: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7263: Cache[NODE_2].State = E & CurCmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_7264: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7265: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_7266: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_7267: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_7268: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7269: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7270: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7271: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7272: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_7273: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7274: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_7275: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_7276: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7277: CurCmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7278: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7279: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_7280: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7281: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7282: CurCmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_7283: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7284: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7285: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_2].State != S
rule_7286: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7287: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_7288: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7289: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7290: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_1].State != S
rule_7291: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_7292: ShrSet[NODE_1] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_7293: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7294: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7295: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_7296: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7297: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> MemData = AuxData
rule_7298: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_1].State != S
rule_7299: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7300: CurCmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7301: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_7302: Cache[NODE_2].State = S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7303: CurCmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7304: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_7305: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_7306: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ExGntd = false
rule_7307: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7308: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_7309: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_7310: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7311: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_7312: Cache[NODE_1].State != I & MemData != AuxData -> ShrSet[NODE_2] = false
rule_7313: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_7314: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != I
rule_7315: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7316: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_7317: ExGntd = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7318: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7319: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7320: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7321: Chan1[NODE_1].Cmd = Empty & ExGntd = false -> Chan1[NODE_1].Cmd != ReqE
rule_7322: InvSet[NODE_2] = false & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7323: CurCmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_7324: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7325: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_7326: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7327: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_7328: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_7329: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd = ReqE
rule_7330: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_7331: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7332: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7333: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_7334: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_7335: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_7336: CurCmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_7337: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_7338: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_7339: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7340: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_7341: Cache[NODE_1].State = E & CurCmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_7342: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_7343: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_7344: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7345: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> MemData = AuxData
rule_7346: Cache[NODE_2].State = E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7347: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7348: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7349: CurCmd = ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_7350: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ExGntd = false
rule_7351: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_7352: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_7353: MemData = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_7354: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != Inv
rule_7355: ShrSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7356: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7357: Chan1[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_7358: CurCmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_7359: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_7360: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7361: CurCmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7362: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_7363: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7364: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7365: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7366: ExGntd = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_7367: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7368: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_7369: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_7370: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7371: CurCmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7372: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_7373: Chan1[NODE_1].Cmd = ReqE & CurCmd != ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7374: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_7375: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7376: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7377: Chan2[NODE_1].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7378: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> MemData = AuxData
rule_7379: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> CurCmd != Empty
rule_7380: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_7381: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_7382: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_7383: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_7384: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_1] = true
rule_7385: Cache[NODE_1].State = S & CurCmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_7386: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_7387: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != ReqS
rule_7388: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_7389: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7390: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7391: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_2].State != E
rule_7392: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_7393: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7394: CurCmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_7395: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7396: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> MemData = AuxData
rule_7397: InvSet[NODE_2] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7398: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_7399: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_7400: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7401: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7402: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_7403: CurCmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_7404: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> MemData = AuxData
rule_7405: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqE
rule_7406: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7407: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_7408: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7409: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_7410: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_7411: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_7412: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_7413: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7414: CurCmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_7415: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7416: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_7417: ExGntd = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7418: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ExGntd = true
rule_7419: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7420: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7421: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_7422: CurCmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7423: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].State != I
rule_7424: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> ShrSet[NODE_2] = true
rule_7425: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> CurCmd != Empty
rule_7426: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7427: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].State != E
rule_7428: CurCmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_7429: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_7430: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_7431: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != E
rule_7432: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = E
rule_7433: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_7434: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7435: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_7436: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7437: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_7438: CurCmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_7439: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7440: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7441: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_7442: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7443: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7444: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> MemData = AuxData
rule_7445: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_7446: Chan2[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_7447: Cache[NODE_2].State = E & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_7448: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ExGntd = true
rule_7449: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_7450: ExGntd = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_7451: CurCmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7452: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7453: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_7454: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_7455: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_7456: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> CurCmd != Empty
rule_7457: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_7458: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_7459: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7460: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_7461: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> MemData = AuxData
rule_7462: CurCmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_7463: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7464: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_7465: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7466: ShrSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7467: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_7468: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7469: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_7470: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7471: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ExGntd = false
rule_7472: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ExGntd = true
rule_7473: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7474: CurCmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7475: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_7476: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_7477: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7478: Chan1[NODE_1].Cmd != ReqS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7479: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_7480: ExGntd = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7481: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Cache[NODE_2].State != E
rule_7482: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> MemData = AuxData
rule_7483: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_7484: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7485: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_7486: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7487: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_1] = false
rule_7488: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> ShrSet[NODE_1] = false
rule_7489: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7490: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_7491: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_7492: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7493: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_7494: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7495: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_7496: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != S
rule_7497: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7498: ShrSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_7499: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_7500: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].State != I
rule_7501: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_7502: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_7503: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> MemData = AuxData
rule_7504: Chan2[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7505: CurCmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_7506: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_7507: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_7508: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_7509: Chan2[NODE_2].Cmd != GntS & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7510: Chan2[NODE_1].Cmd != GntE & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7511: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_7512: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7513: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7514: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_7515: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7516: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != ReqS
rule_7517: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State = I
rule_7518: Cache[NODE_1].State = E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7519: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_7520: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ExGntd = false
rule_7521: Cache[NODE_1].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7522: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7523: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_7524: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7525: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> MemData = AuxData
rule_7526: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_7527: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7528: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_7529: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqS
rule_7530: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7531: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7532: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_7533: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_7534: ExGntd = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7535: Cache[NODE_2].State = S & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7536: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_7537: CurCmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7538: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7539: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7540: ExGntd = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7541: MemData = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_7542: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7543: Cache[NODE_2].State = E & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7544: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_7545: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_7546: MemData = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_7547: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_7548: ExGntd = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7549: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7550: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_7551: ExGntd = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7552: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_7553: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_7554: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_7555: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_7556: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_7557: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_7558: ShrSet[NODE_2] = false & MemData != AuxData -> Cache[NODE_1].State != S
rule_7559: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7560: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7561: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7562: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Cache[NODE_1].State != E
rule_7563: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7564: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ExGntd = false
rule_7565: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7566: CurCmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7567: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7568: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_7569: ExGntd = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_7570: InvSet[NODE_1] = true & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7571: CurCmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7572: CurCmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_7573: MemData != AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_7574: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7575: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_7576: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_7577: CurCmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7578: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> CurCmd != Empty
rule_7579: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_7580: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7581: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7582: Chan1[NODE_2].Cmd = Empty & ExGntd = false -> Chan1[NODE_2].Cmd != ReqE
rule_7583: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7584: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_7585: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_7586: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_7587: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_7588: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7589: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> MemData = AuxData
rule_7590: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7591: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7592: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_7593: MemData = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_7594: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Cache[NODE_2].State != E
rule_7595: MemData != AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_7596: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_7597: Chan2[NODE_2].Cmd != GntE & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7598: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_7599: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Cache[NODE_2].State != S
rule_7600: MemData = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_7601: InvSet[NODE_1] = false & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7602: MemData = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_7603: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_7604: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> MemData = AuxData
rule_7605: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State = I
rule_7606: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7607: Cache[NODE_1].State != I & MemData != AuxData -> InvSet[NODE_2] = false
rule_7608: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_7609: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_7610: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7611: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7612: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7613: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_7614: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_7615: ExGntd = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_7616: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7617: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> InvSet[NODE_2] = false
rule_7618: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7619: Cache[NODE_1].State = S & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7620: CurCmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7621: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ExGntd = true
rule_7622: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7623: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> MemData = AuxData
rule_7624: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> InvSet[NODE_1] = false
rule_7625: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7626: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_7627: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7628: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_7629: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_7630: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_7631: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_7632: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_7633: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_7634: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7635: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7636: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7637: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7638: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_7639: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7640: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_7641: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7642: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7643: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_7644: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_7645: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_7646: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> MemData = AuxData
rule_7647: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_7648: Chan1[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_7649: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7650: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_7651: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7652: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_7653: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_7654: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_7655: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_7656: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7657: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_7658: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7659: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_7660: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntS
rule_7661: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> MemData = AuxData
rule_7662: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_7663: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_7664: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> CurCmd != Empty
rule_7665: CurCmd = ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7666: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_7667: MemData = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_7668: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7669: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_7670: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_7671: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7672: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7673: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_7674: CurCmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7675: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_2].Data = AuxData
rule_7676: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> CurCmd != Empty
rule_7677: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7678: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> CurCmd != Empty
rule_7679: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_7680: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_7681: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7682: ExGntd = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_7683: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_7684: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_7685: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7686: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7687: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7688: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_7689: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_7690: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> InvSet[NODE_2] = false
rule_7691: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7692: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_7693: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_7694: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7695: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_7696: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7697: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7698: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_7699: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_7700: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7701: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_7702: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ExGntd = false
rule_7703: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7704: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7705: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_7706: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7707: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7708: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != I
rule_7709: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_7710: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7711: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_7712: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_7713: MemData = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_7714: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7715: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_7716: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_7717: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7718: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7719: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_7720: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_7721: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7722: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_7723: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_7724: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7725: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_7726: Chan2[NODE_1].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_7727: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_7728: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_7729: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_7730: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_7731: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_7732: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_7733: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7734: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7735: CurCmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_7736: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7737: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_7738: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7739: Cache[NODE_2].State != I & ExGntd = true -> Cache[NODE_2].Data = AuxData
rule_7740: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_7741: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_7742: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ExGntd = true
rule_7743: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7744: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_7745: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ExGntd = false
rule_7746: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_7747: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7748: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7749: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7750: CurCmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_7751: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7752: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_7753: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7754: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_7755: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_7756: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_7757: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_7758: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_7759: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_7760: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_7761: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_7762: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7763: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_7764: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_7765: CurCmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_7766: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_7767: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7768: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_7769: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_7770: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> MemData = AuxData
rule_7771: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7772: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_7773: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_7774: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_7775: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7776: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_7777: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_7778: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_7779: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_7780: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_7781: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_7782: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_7783: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_7784: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> MemData = AuxData
rule_7785: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7786: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_7787: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7788: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
rule_7789: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_2].State != E
rule_7790: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7791: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_7792: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_7793: Cache[NODE_1].State = E & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_7794: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_2].State != E
rule_7795: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_7796: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7797: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_7798: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7799: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_7800: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_7801: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7802: CurCmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_7803: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_7804: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_7805: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != I
rule_7806: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> ExGntd = true
rule_7807: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_7808: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7809: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = true
rule_7810: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_7811: Cache[NODE_1].State = S & CurCmd = Empty -> Cache[NODE_1].Data = AuxData
rule_7812: CurCmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_7813: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_7814: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_7815: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_7816: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_7817: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != I
rule_7818: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7819: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7820: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_7821: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_7822: Cache[NODE_2].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_7823: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_7824: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_2].State = I
rule_7825: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_7826: ExGntd = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_7827: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_7828: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_7829: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_7830: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_7831: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7832: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_7833: CurCmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_7834: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_7835: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_7836: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_7837: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_7838: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7839: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_7840: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_7841: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7842: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> MemData = AuxData
rule_7843: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_7844: Chan2[NODE_2].Cmd = Inv & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_7845: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7846: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7847: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != I
rule_7848: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_7849: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_7850: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_7851: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ExGntd = false
rule_7852: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7853: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_7854: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_7855: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_7856: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_7857: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntS
rule_7858: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_7859: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7860: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_7861: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7862: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_7863: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_7864: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_7865: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7866: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_7867: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7868: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_7869: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7870: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_7871: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7872: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_7873: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_7874: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7875: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_7876: CurCmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_7877: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_7878: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_7879: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_7880: Cache[NODE_2].State = E & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_7881: Chan2[NODE_2].Cmd = Inv & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_7882: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State = I
rule_7883: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_7884: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7885: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_7886: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_7887: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_7888: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_7889: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_7890: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_7891: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_7892: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_7893: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_7894: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_7895: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7896: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_7897: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_7898: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_7899: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_7900: CurCmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_7901: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_7902: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7903: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_7904: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7905: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_7906: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_2].State != E
rule_7907: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7908: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7909: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_7910: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_7911: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7912: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != E
rule_7913: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_7914: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_7915: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_7916: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_7917: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_7918: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_7919: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7920: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_7921: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_7922: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_7923: CurCmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7924: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_7925: Chan3[NODE_2].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_7926: CurCmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7927: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> CurCmd != Empty
rule_7928: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_7929: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_7930: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> InvSet[NODE_2] = true
rule_7931: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_7932: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_7933: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_7934: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_7935: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_7936: InvSet[NODE_2] = true & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_7937: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_7938: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_7939: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_7940: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_7941: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7942: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_7943: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> MemData = AuxData
rule_7944: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_7945: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_7946: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State = S
rule_7947: Chan2[NODE_2].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_2].Data = AuxData
rule_7948: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> MemData = AuxData
rule_7949: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_7950: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_7951: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_7952: CurCmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_7953: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != E
rule_7954: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_7955: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_7956: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_7957: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_7958: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_7959: Chan2[NODE_1].Cmd = GntE & ExGntd = true -> Chan2[NODE_1].Data = AuxData
rule_7960: CurCmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_7961: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_7962: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_7963: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_7964: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_7965: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_7966: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_7967: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_7968: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_7969: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_7970: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_7971: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_7972: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_7973: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].State != I
rule_7974: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> CurCmd != Empty
rule_7975: CurCmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_7976: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_7977: CurCmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_7978: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7979: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_7980: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_7981: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_7982: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State != E
rule_7983: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_7984: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_7985: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_7986: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_7987: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_7988: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_7989: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_7990: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_7991: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_7992: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_1].State != E
rule_7993: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_7994: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_7995: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_7996: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_7997: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_2].State != E
rule_7998: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> MemData = AuxData
rule_7999: Chan2[NODE_1].Cmd = Inv & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_8000: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_8001: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8002: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8003: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_8004: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_8005: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> MemData = AuxData
rule_8006: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_8007: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8008: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8009: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8010: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_8011: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8012: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_8013: Cache[NODE_2].State = S & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
rule_8014: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> CurCmd != Empty
rule_8015: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8016: Cache[NODE_1].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8017: Cache[NODE_2].State = E & CurCmd = Empty -> Cache[NODE_2].Data = AuxData
rule_8018: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8019: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State = E
rule_8020: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_8021: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8022: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_8023: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_8024: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_8025: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8026: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8027: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ExGntd = false
rule_8028: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_8029: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8030: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8031: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8032: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8033: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_8034: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8035: MemData = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_8036: MemData = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_8037: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8038: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_8039: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8040: ExGntd = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_8041: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_8042: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8043: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8044: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8045: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_8046: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> MemData = AuxData
rule_8047: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8048: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_8049: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_8050: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8051: InvSet[NODE_1] = true & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_8052: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> MemData = AuxData
rule_8053: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8054: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_8055: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8056: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8057: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8058: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_8059: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_8060: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_8061: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_8062: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_8063: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_8064: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8065: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8066: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_8067: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != ReqS
rule_8068: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_8069: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8070: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8071: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8072: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8073: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8074: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_8075: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != E
rule_8076: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8077: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8078: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_8079: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_8080: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_8081: Cache[NODE_1].State != I & ExGntd = true -> Cache[NODE_1].Data = AuxData
rule_8082: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != E
rule_8083: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].State != S
rule_8084: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8085: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8086: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8087: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8088: CurCmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_8089: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_8090: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8091: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8092: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8093: Chan3[NODE_1].Cmd != InvAck & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_8094: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_8095: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_8096: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_8097: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_8098: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8099: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_8100: CurCmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8101: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_8102: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8103: Cache[NODE_1].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8104: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8105: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_8106: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_8107: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd = InvAck
rule_8108: Chan1[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8109: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_8110: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_8111: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> InvSet[NODE_1] = false
rule_8112: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != I
rule_8113: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8114: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_8115: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8116: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8117: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_8118: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != I
rule_8119: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8120: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> MemData = AuxData
rule_8121: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8122: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_8123: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8124: Cache[NODE_1].State = S & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_8125: CurCmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_8126: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> MemData = AuxData
rule_8127: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != E
rule_8128: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8129: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_8130: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_8131: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_8132: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_8133: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8134: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_8135: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8136: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8137: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8138: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_8139: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_8140: Cache[NODE_1].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8141: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8142: CurCmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_8143: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8144: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_8145: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_8146: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8147: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8148: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
rule_8149: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8150: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8151: CurCmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8152: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8153: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8154: Cache[NODE_2].State = S & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_8155: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8156: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8157: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != ReqS
rule_8158: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_8159: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_8160: Cache[NODE_1].State = E & MemData != AuxData -> Cache[NODE_2].State != S
rule_8161: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8162: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_8163: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_8164: Cache[NODE_1].State = E & MemData != AuxData -> Cache[NODE_1].State != S
rule_8165: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_8166: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_8167: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Cache[NODE_1].State != I
rule_8168: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_8169: CurCmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_8170: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> MemData = AuxData
rule_8171: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8172: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8173: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> InvSet[NODE_1] = true
rule_8174: Chan2[NODE_2].Cmd = GntE & ExGntd = true -> Chan2[NODE_2].Data = AuxData
rule_8175: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8176: Cache[NODE_2].State != E & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8177: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8178: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8179: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != E
rule_8180: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8181: CurCmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8182: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8183: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_8184: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8185: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8186: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd = InvAck
rule_8187: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_8188: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_8189: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_8190: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ExGntd = true
rule_8191: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8192: ExGntd = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_8193: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8194: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = true
rule_8195: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8196: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> CurCmd != Empty
rule_8197: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8198: MemData = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8199: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8200: CurCmd = ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_8201: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_8202: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8203: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8204: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_8205: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_8206: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8207: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8208: InvSet[NODE_2] = false & ShrSet[NODE_2] = true -> InvSet[NODE_2] = false
rule_8209: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State = E
rule_8210: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8211: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_8212: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_8213: MemData = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_8214: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8215: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8216: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8217: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_8218: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8219: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_8220: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8221: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8222: MemData = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_8223: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8224: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8225: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != Inv
rule_8226: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8227: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8228: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_8229: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_8230: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_1].State != S
rule_8231: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8232: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd = Empty
rule_8233: Cache[NODE_2].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8234: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8235: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8236: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8237: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8238: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ExGntd = true
rule_8239: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_8240: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_8241: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_8242: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> MemData = AuxData
rule_8243: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_8244: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != S
rule_8245: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_8246: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_8247: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_8248: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8249: Chan2[NODE_2].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8250: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_8251: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8252: ExGntd = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_8253: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8254: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8255: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8256: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8257: CurCmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8258: CurCmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8259: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_8260: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8261: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8262: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8263: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_8264: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8265: Chan3[NODE_2].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_8266: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_8267: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8268: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_8269: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> MemData = AuxData
rule_8270: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_8271: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_1].State != S
rule_8272: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_8273: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8274: ShrSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8275: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8276: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_8277: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8278: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_8279: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_8280: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_8281: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_8282: Cache[NODE_2].State = S & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_8283: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8284: CurCmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8285: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8286: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_8287: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_8288: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> CurCmd != Empty
rule_8289: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_8290: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> CurCmd != Empty
rule_8291: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8292: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_8293: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != S
rule_8294: CurCmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_8295: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> MemData = AuxData
rule_8296: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_1].State != E
rule_8297: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8298: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_8299: Cache[NODE_1].State != I & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_8300: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8301: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8302: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_8303: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_8304: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8305: Cache[NODE_1].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8306: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8307: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_8308: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8309: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_8310: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_8311: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8312: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8313: Cache[NODE_2].State = I & MemData != AuxData -> Cache[NODE_1].State != S
rule_8314: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State = I
rule_8315: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8316: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8317: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8318: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8319: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Cache[NODE_2].State != E
rule_8320: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8321: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_8322: Cache[NODE_1].State = S & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_8323: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8324: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8325: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8326: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_8327: CurCmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_8328: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> CurCmd != Empty
rule_8329: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8330: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8331: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_8332: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_8333: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_8334: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8335: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8336: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_8337: InvSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8338: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_8339: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8340: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_8341: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_8342: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8343: CurCmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_8344: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8345: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8346: Cache[NODE_1].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8347: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8348: ExGntd = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_8349: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State = I
rule_8350: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8351: Cache[NODE_1].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_8352: Cache[NODE_2].State = E & CurCmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_8353: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8354: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8355: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8356: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_8357: CurCmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_8358: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8359: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> InvSet[NODE_2] = true
rule_8360: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_1].State != E
rule_8361: Cache[NODE_1].State = E & MemData != AuxData -> Cache[NODE_2].State != E
rule_8362: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8363: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8364: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8365: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8366: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8367: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_8368: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_8369: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8370: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8371: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_8372: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_8373: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_8374: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_8375: ExGntd = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_8376: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_8377: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8378: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_1].State != E
rule_8379: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_8380: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_8381: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_8382: MemData = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_8383: Chan3[NODE_1].Cmd != InvAck & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8384: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_8385: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Cache[NODE_1].State != E
rule_8386: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8387: CurCmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_8388: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8389: Cache[NODE_2].State != S & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8390: CurCmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_8391: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8392: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_8393: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8394: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8395: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> MemData = AuxData
rule_8396: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != Inv
rule_8397: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8398: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_8399: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_8400: CurCmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_8401: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8402: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ExGntd = true
rule_8403: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_8404: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_8405: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_8406: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8407: MemData = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_8408: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8409: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8410: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_8411: CurCmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_8412: Cache[NODE_1].State = E & CurCmd = Empty -> Cache[NODE_1].Data = AuxData
rule_8413: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8414: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_8415: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].State != I
rule_8416: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_8417: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_8418: ShrSet[NODE_2] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8419: Cache[NODE_1].State = E & MemData != AuxData -> Cache[NODE_1].State != I
rule_8420: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_8421: Chan3[NODE_1].Cmd != Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_8422: Chan3[NODE_1].Cmd = Empty & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8423: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8424: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8425: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_8426: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_8427: Cache[NODE_2].State != I & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8428: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_8429: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8430: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8431: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8432: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Cache[NODE_1].State != E
rule_8433: CurCmd = ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8434: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8435: CurCmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_8436: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8437: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_8438: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8439: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_8440: Chan3[NODE_2].Cmd != InvAck & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_8441: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8442: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8443: Chan3[NODE_1].Cmd = Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8444: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_8445: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_8446: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_8447: ExGntd = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_8448: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8449: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd = Empty
rule_8450: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_8451: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_8452: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8453: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8454: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_8455: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8456: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_8457: Cache[NODE_2].State != I & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8458: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_8459: CurCmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8460: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_8461: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8462: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_8463: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_8464: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8465: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_8466: Chan2[NODE_1].Cmd = GntE & CurCmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_8467: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_8468: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8469: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8470: MemData = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_8471: Cache[NODE_1].State = S & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8472: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> MemData = AuxData
rule_8473: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_8474: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ExGntd = true
rule_8475: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Cache[NODE_2].State != E
rule_8476: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8477: Chan3[NODE_2].Cmd != InvAck & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8478: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_8479: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_8480: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_8481: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8482: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8483: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_8484: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_8485: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_8486: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_8487: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8488: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_8489: CurCmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_8490: CurCmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8491: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_8492: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_8493: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_8494: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_8495: CurCmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_8496: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_8497: InvSet[NODE_1] = false & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8498: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8499: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_8500: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_8501: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_8502: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_8503: Chan3[NODE_2].Cmd = Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8504: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_8505: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_8506: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_8507: CurCmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_8508: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_8509: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8510: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_2].Data = AuxData
rule_8511: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8512: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> CurCmd != Empty
rule_8513: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8514: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ExGntd = true
rule_8515: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8516: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_8517: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8518: Chan2[NODE_2].Cmd = GntS & CurCmd = ReqS -> Chan2[NODE_2].Data = AuxData
rule_8519: CurCmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_8520: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_8521: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_8522: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State = I
rule_8523: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8524: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8525: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_8526: ExGntd = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_8527: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8528: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_8529: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8530: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_8531: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ExGntd = false
rule_8532: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> CurCmd != Empty
rule_8533: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ExGntd = true
rule_8534: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8535: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_8536: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_8537: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_8538: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> MemData = AuxData
rule_8539: CurCmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_8540: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_8541: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_8542: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_8543: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_8544: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ExGntd = false
rule_8545: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8546: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Cache[NODE_2].State != E
rule_8547: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_8548: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_8549: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_8550: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8551: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_8552: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_8553: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_8554: Cache[NODE_1].State = E & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8555: Cache[NODE_1].State = E & CurCmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_8556: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8557: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_8558: CurCmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8559: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> CurCmd != Empty
rule_8560: Chan2[NODE_1].Cmd != Inv & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8561: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_8562: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_8563: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8564: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8565: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> InvSet[NODE_2] = true
rule_8566: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_8567: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> MemData = AuxData
rule_8568: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_8569: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8570: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_8571: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_8572: Chan2[NODE_1].Cmd = GntS & CurCmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_8573: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntE
rule_8574: Cache[NODE_2].Data = AuxData & ExGntd = true -> Cache[NODE_2].State != S
rule_8575: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8576: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8577: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8578: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_8579: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8580: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State = I
rule_8581: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_8582: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_8583: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_8584: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> CurCmd != Empty
rule_8585: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_8586: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8587: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_8588: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8589: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_8590: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_8591: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
rule_8592: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_8593: MemData = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_8594: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8595: CurCmd = ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8596: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> CurCmd != Empty
rule_8597: Cache[NODE_1].State = I & MemData != AuxData -> Cache[NODE_2].State != S
rule_8598: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State = S
rule_8599: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_8600: MemData = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_8601: Cache[NODE_2].State = E & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8602: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_8603: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8604: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ExGntd = true
rule_8605: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_8606: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> MemData = AuxData
rule_8607: ExGntd = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_8608: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_8609: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8610: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8611: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8612: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8613: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_8614: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8615: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_8616: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8617: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_8618: MemData = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_8619: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_8620: ShrSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_8621: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8622: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8623: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_8624: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8625: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8626: ShrSet[NODE_1] = true & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_8627: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_8628: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_8629: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8630: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_8631: MemData = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_8632: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8633: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_8634: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8635: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8636: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8637: Cache[NODE_2].State != I & ExGntd = false -> Cache[NODE_2].Data = AuxData
rule_8638: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_8639: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_8640: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8641: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_8642: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8643: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_8644: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_8645: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_8646: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_8647: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8648: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_8649: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8650: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> MemData = AuxData
rule_8651: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8652: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> MemData = AuxData
rule_8653: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_8654: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_8655: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_8656: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8657: CurCmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_8658: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_8659: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_8660: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8661: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_8662: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_8663: Cache[NODE_1].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8664: CurCmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8665: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8666: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd = Empty
rule_8667: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_8668: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_8669: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_8670: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8671: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_8672: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_8673: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8674: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_8675: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_8676: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8677: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_8678: CurCmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_8679: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8680: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8681: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_8682: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_8683: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_8684: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_8685: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8686: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8687: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_8688: Cache[NODE_1].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8689: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_8690: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8691: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8692: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_8693: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_8694: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8695: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8696: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_8697: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_8698: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8699: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_8700: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8701: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_8702: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8703: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_8704: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_8705: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_8706: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_8707: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8708: CurCmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_8709: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8710: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8711: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_8712: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_8713: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_8714: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_8715: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8716: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8717: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8718: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_8719: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_8720: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8721: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8722: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_8723: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_8724: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_8725: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_8726: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8727: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8728: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8729: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8730: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_8731: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8732: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_8733: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_8734: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8735: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8736: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8737: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_8738: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8739: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8740: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_8741: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8742: Chan3[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd = InvAck
rule_8743: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ExGntd = false
rule_8744: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_8745: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_8746: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_8747: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_8748: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_8749: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8750: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_8751: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> CurCmd != Empty
rule_8752: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8753: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ExGntd = true
rule_8754: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_8755: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8756: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8757: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8758: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_8759: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8760: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_8761: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_8762: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8763: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8764: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_8765: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_8766: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8767: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_8768: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_8769: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8770: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_8771: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_8772: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_8773: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_8774: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_8775: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_8776: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8777: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8778: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_8779: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8780: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8781: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_8782: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_8783: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_8784: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8785: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_8786: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_8787: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_8788: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_8789: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_8790: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_8791: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_8792: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_8793: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_8794: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_8795: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8796: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8797: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8798: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> InvSet[NODE_1] = true
rule_8799: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_8800: CurCmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8801: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8802: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_8803: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = true
rule_8804: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_8805: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_8806: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_8807: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_8808: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8809: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8810: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_8811: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_8812: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_8813: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8814: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_8815: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_8816: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8817: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_8818: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8819: Cache[NODE_1].State != I & CurCmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_8820: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8821: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_8822: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8823: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_8824: CurCmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8825: Cache[NODE_2].State != I & CurCmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_8826: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8827: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8828: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_8829: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_8830: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_8831: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_8832: CurCmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8833: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_8834: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8835: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8836: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_8837: CurCmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_8838: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_8839: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_8840: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_8841: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_8842: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_8843: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8844: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_8845: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8846: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_8847: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_8848: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_8849: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8850: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8851: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_8852: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8853: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_8854: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8855: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8856: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_8857: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8858: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_8859: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_8860: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8861: MemData = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_8862: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8863: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ExGntd = false
rule_8864: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_8865: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_8866: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_8867: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8868: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_8869: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_8870: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_8871: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_8872: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_8873: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8874: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> ExGntd = true
rule_8875: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_8876: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_8877: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8878: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8879: ShrSet[NODE_2] = false & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_8880: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_8881: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8882: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_8883: Chan2[NODE_2].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_8884: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_8885: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_8886: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_8887: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8888: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_8889: CurCmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8890: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8891: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_8892: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8893: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8894: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_8895: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8896: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8897: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_8898: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_8899: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_8900: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_8901: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_8902: Chan1[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8903: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8904: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8905: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_8906: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_8907: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_8908: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8909: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_8910: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_8911: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_8912: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8913: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_8914: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8915: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_8916: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_8917: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> CurCmd != Empty
rule_8918: CurCmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_8919: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_8920: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_8921: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8922: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_8923: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_8924: CurCmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_8925: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_8926: CurCmd = ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8927: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_8928: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8929: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8930: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_8931: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = true
rule_8932: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != I
rule_8933: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8934: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_8935: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_8936: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_8937: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_8938: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_8939: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_8940: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8941: CurCmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_8942: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8943: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_8944: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8945: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_8946: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_8947: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_8948: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_8949: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd = Empty
rule_8950: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_8951: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_8952: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_8953: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_8954: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8955: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8956: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != I
rule_8957: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_8958: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8959: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8960: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_8961: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_8962: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_8963: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_8964: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_8965: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_8966: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_8967: CurCmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_8968: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_8969: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_8970: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8971: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != E
rule_8972: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_8973: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_8974: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_8975: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_8976: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_8977: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8978: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_8979: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_8980: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_8981: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != E
rule_8982: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_8983: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_8984: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_8985: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_8986: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> MemData = AuxData
rule_8987: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_8988: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_8989: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ExGntd = false
rule_8990: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_8991: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_8992: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_8993: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_8994: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_8995: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_8996: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_8997: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_8998: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_8999: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9000: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9001: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_9002: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9003: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_9004: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9005: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9006: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_9007: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9008: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9009: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9010: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9011: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> CurCmd != Empty
rule_9012: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9013: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9014: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9015: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9016: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9017: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9018: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9019: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9020: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_9021: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9022: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_9023: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_9024: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9025: Cache[NODE_1].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9026: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9027: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_9028: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_9029: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_9030: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9031: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9032: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9033: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9034: MemData = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_9035: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9036: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9037: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9038: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_9039: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9040: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9041: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9042: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9043: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9044: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9045: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_9046: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_2].Data = AuxData
rule_9047: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9048: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_9049: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_9050: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9051: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9052: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_9053: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_9054: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9055: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9056: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9057: Cache[NODE_1].State = E & CurCmd != Empty -> Cache[NODE_1].Data = AuxData
rule_9058: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9059: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_9060: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> CurCmd != Empty
rule_9061: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9062: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9063: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> MemData = AuxData
rule_9064: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_9065: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9066: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ExGntd = false
rule_9067: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9068: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> MemData = AuxData
rule_9069: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9070: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_9071: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntE
rule_9072: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9073: MemData = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9074: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9075: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> MemData = AuxData
rule_9076: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9077: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9078: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_9079: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_9080: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9081: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_9082: Cache[NODE_1].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9083: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_9084: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9085: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9086: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9087: Cache[NODE_2].State != S & MemData != AuxData -> Cache[NODE_1].State != S
rule_9088: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_9089: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9090: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_9091: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9092: CurCmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9093: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_9094: MemData != AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_9095: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9096: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9097: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_9098: Cache[NODE_1].State != I & ExGntd = false -> Cache[NODE_1].Data = AuxData
rule_9099: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9100: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9101: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9102: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9103: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9104: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9105: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9106: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9107: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9108: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9109: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9110: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9111: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9112: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9113: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9114: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_9115: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_1] = true
rule_9116: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_9117: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9118: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9119: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9120: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9121: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9122: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9123: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9124: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9125: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_9126: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9127: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9128: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9129: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9130: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_9131: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9132: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9133: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9134: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9135: ExGntd = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9136: Cache[NODE_1].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_9137: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_9138: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9139: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9140: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_9141: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9142: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != I
rule_9143: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9144: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9145: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9146: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_9147: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd = Empty
rule_9148: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_9149: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9150: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9151: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9152: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9153: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9154: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_9155: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9156: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9157: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9158: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9159: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_9160: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9161: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9162: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9163: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9164: MemData != AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_9165: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_9166: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9167: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_1].State != S
rule_9168: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9169: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9170: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9171: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9172: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9173: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9174: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9175: Chan3[NODE_2].Cmd != InvAck & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_9176: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_9177: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_9178: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9179: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_9180: Cache[NODE_1].State != S & MemData != AuxData -> Cache[NODE_2].State != S
rule_9181: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9182: ShrSet[NODE_1] = false & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9183: CurCmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_9184: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ExGntd = false
rule_9185: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_9186: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9187: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_9188: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9189: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_9190: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9191: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9192: Chan3[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd = InvAck
rule_9193: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9194: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9195: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_9196: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9197: Cache[NODE_1].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9198: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9199: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_9200: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9201: Cache[NODE_2].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != I
rule_9202: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_9203: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9204: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9205: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> InvSet[NODE_2] = true
rule_9206: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9207: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9208: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9209: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9210: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9211: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9212: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9213: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_9214: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_9215: MemData = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_9216: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_9217: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_9218: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_2] = false
rule_9219: ExGntd = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9220: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9221: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9222: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9223: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9224: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9225: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9226: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_9227: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_9228: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_9229: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_9230: Cache[NODE_1].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9231: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_9232: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9233: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9234: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9235: CurCmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_9236: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_9237: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9238: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9239: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9240: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9241: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_9242: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9243: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9244: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_9245: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9246: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_1].State != E
rule_9247: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9248: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9249: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9250: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9251: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ExGntd = true
rule_9252: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_9253: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_9254: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9255: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_9256: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_9257: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9258: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9259: CurCmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_9260: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_9261: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9262: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_9263: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9264: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_9265: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9266: Chan1[NODE_1].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9267: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9268: MemData != AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_9269: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_9270: MemData = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_9271: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_9272: CurCmd = ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9273: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_9274: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_9275: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_9276: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9277: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9278: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9279: MemData != AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_9280: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9281: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_9282: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_9283: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_9284: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Cache[NODE_1].State != S
rule_9285: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> CurCmd != Empty
rule_9286: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_9287: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9288: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9289: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != S
rule_9290: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9291: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9292: Cache[NODE_2].Data = AuxData & MemData = AuxData -> ShrSet[NODE_2] = true
rule_9293: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9294: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9295: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9296: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9297: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9298: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_9299: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ExGntd = false
rule_9300: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9301: CurCmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_9302: CurCmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_9303: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_1].Cmd != GntS
rule_9304: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9305: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9306: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_9307: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_9308: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9309: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_9310: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9311: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_9312: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9313: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9314: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9315: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9316: Chan2[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9317: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9318: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9319: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_9320: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9321: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9322: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9323: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_9324: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_9325: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9326: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9327: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9328: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9329: MemData != AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_9330: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9331: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9332: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_9333: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9334: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9335: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> MemData = AuxData
rule_9336: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9337: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9338: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_9339: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_9340: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9341: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_9342: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9343: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9344: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9345: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_9346: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_9347: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9348: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9349: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = true
rule_9350: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9351: Chan2[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9352: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_9353: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9354: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Cache[NODE_1].State != E
rule_9355: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9356: Chan2[NODE_2].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9357: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_9358: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9359: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_9360: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9361: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9362: MemData = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9363: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_9364: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_9365: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9366: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_9367: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9368: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].State != S
rule_9369: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_9370: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9371: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_9372: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_9373: Chan2[NODE_1].Cmd = GntS & CurCmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_9374: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_9375: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_9376: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_9377: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9378: CurCmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_9379: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_9380: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9381: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = true
rule_9382: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State = I
rule_9383: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_9384: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_9385: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9386: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9387: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_9388: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_9389: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_9390: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9391: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9392: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_9393: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_9394: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_9395: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9396: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_9397: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9398: MemData = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_9399: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_9400: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_9401: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_9402: Cache[NODE_1].Data = AuxData & MemData = AuxData -> ShrSet[NODE_1] = true
rule_9403: Cache[NODE_2].State = E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9404: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9405: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_9406: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9407: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_9408: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_9409: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9410: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9411: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9412: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9413: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9414: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9415: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_9416: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_9417: InvSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9418: Chan3[NODE_1].Cmd != InvAck & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_9419: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> InvSet[NODE_1] = true
rule_9420: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_9421: CurCmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_9422: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_9423: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9424: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_9425: CurCmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9426: CurCmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9427: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_9428: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9429: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> CurCmd != Empty
rule_9430: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9431: ExGntd = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9432: Chan3[NODE_2].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_9433: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9434: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_9435: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9436: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_9437: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9438: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_9439: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9440: Chan2[NODE_2].Cmd = GntS & CurCmd != ReqS -> Chan2[NODE_2].Data = AuxData
rule_9441: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9442: Chan2[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_9443: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9444: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State = I
rule_9445: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_9446: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_9447: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_9448: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9449: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9450: CurCmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_9451: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9452: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9453: Chan2[NODE_1].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_9454: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9455: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> InvSet[NODE_2] = true
rule_9456: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_9457: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9458: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = true
rule_9459: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_9460: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9461: CurCmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_9462: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9463: Cache[NODE_2].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9464: Chan2[NODE_1].Cmd != GntE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9465: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_9466: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9467: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_9468: CurCmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_9469: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9470: Chan2[NODE_1].Cmd = GntS & CurCmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_9471: MemData = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_9472: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_9473: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9474: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9475: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_9476: Cache[NODE_1].Data = AuxData & ExGntd = false -> Cache[NODE_2].State != E
rule_9477: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9478: Chan2[NODE_1].Cmd = GntS & ExGntd = false -> Chan2[NODE_1].Data = AuxData
rule_9479: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9480: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != E
rule_9481: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9482: Chan1[NODE_1].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9483: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_9484: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9485: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9486: Cache[NODE_2].State != E & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9487: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_9488: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9489: Chan2[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_9490: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_9491: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9492: MemData != AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_9493: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9494: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9495: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntE
rule_9496: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9497: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_9498: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9499: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9500: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9501: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_9502: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9503: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9504: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9505: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_9506: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9507: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9508: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_9509: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9510: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Cache[NODE_2].State != I
rule_9511: CurCmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_9512: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9513: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9514: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9515: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9516: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_9517: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9518: Chan2[NODE_2].Cmd = GntE & CurCmd != ReqE -> Chan2[NODE_2].Data = AuxData
rule_9519: Chan3[NODE_1].Cmd = Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_9520: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9521: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_9522: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9523: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_9524: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9525: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_9526: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9527: CurCmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9528: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9529: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9530: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_9531: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9532: CurCmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9533: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9534: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_9535: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_9536: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_9537: CurCmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_9538: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9539: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_9540: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_9541: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_9542: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9543: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> CurCmd != Empty
rule_9544: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9545: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9546: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9547: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9548: MemData = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_9549: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9550: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> MemData = AuxData
rule_9551: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_9552: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9553: Chan3[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9554: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9555: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9556: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9557: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9558: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9559: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan2[NODE_2].Cmd != GntS
rule_9560: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_9561: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9562: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9563: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9564: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9565: ShrSet[NODE_1] = true & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_9566: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != E
rule_9567: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_9568: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_9569: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9570: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> MemData = AuxData
rule_9571: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_9572: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_2].State != S
rule_9573: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_9574: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9575: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_9576: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9577: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9578: CurCmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9579: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9580: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_9581: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_9582: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9583: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9584: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != S
rule_9585: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Cache[NODE_2].State != I
rule_9586: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9587: Chan3[NODE_2].Cmd = Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_9588: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9589: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_9590: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_9591: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_9592: CurCmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_9593: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9594: CurCmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9595: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9596: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9597: Cache[NODE_2].State = E & CurCmd != Empty -> Cache[NODE_2].Data = AuxData
rule_9598: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ExGntd = true
rule_9599: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9600: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9601: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_9602: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9603: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9604: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9605: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_9606: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9607: Chan3[NODE_1].Cmd = Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9608: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9609: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9610: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd = Empty
rule_9611: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_9612: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9613: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9614: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9615: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9616: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_9617: MemData = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_9618: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9619: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9620: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> InvSet[NODE_2] = true
rule_9621: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9622: CurCmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_9623: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9624: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9625: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> MemData = AuxData
rule_9626: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_9627: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_9628: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_1] = false
rule_9629: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_9630: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_9631: Chan2[NODE_2].Cmd = GntS & ExGntd = false -> Chan2[NODE_2].Data = AuxData
rule_9632: MemData = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_9633: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Cache[NODE_1].State != E
rule_9634: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_9635: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_9636: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9637: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_9638: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9639: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9640: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9641: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9642: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9643: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_9644: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9645: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_9646: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9647: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_9648: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9649: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_9650: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9651: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_9652: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_9653: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9654: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_9655: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_9656: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9657: Chan1[NODE_1].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9658: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9659: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9660: CurCmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9661: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_9662: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_9663: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_9664: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9665: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_9666: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_9667: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_9668: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> MemData = AuxData
rule_9669: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_9670: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9671: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_9672: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9673: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_9674: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9675: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> InvSet[NODE_2] = false
rule_9676: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9677: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9678: Cache[NODE_1].State = I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9679: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_9680: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9681: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_9682: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_9683: ExGntd = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_9684: ExGntd = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_9685: InvSet[NODE_2] = true & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9686: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_9687: Chan1[NODE_2].Cmd != ReqE & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9688: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9689: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9690: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_9691: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9692: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> CurCmd != Empty
rule_9693: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_9694: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_9695: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_9696: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_9697: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Cache[NODE_2].State != S
rule_9698: CurCmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9699: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_9700: Chan3[NODE_2].Cmd != InvAck & CurCmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_9701: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9702: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9703: Chan1[NODE_2].Cmd != ReqS & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9704: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_9705: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9706: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_9707: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_9708: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9709: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> MemData = AuxData
rule_9710: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9711: Chan3[NODE_2].Cmd = Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9712: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9713: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9714: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9715: CurCmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_9716: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9717: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_9718: Cache[NODE_1].State = E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9719: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9720: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_9721: MemData = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_9722: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_9723: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> CurCmd != Empty
rule_9724: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_9725: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_9726: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_9727: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9728: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_9729: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_9730: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ExGntd = true
rule_9731: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_9732: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9733: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> ShrSet[NODE_1] = false
rule_9734: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9735: CurCmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_9736: Chan3[NODE_1].Cmd != InvAck & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9737: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_9738: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9739: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9740: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_9741: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9742: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_9743: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_9744: Cache[NODE_2].State != E & MemData != AuxData -> Cache[NODE_2].State != S
rule_9745: MemData = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_9746: ExGntd = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_9747: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_9748: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_9749: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_9750: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = true
rule_9751: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_9752: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_9753: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> MemData = AuxData
rule_9754: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> CurCmd != Empty
rule_9755: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9756: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_9757: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> MemData = AuxData
rule_9758: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9759: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_9760: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9761: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9762: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9763: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_9764: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9765: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9766: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_9767: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9768: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9769: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = true
rule_9770: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9771: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9772: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9773: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_9774: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9775: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_9776: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_9777: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_9778: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_9779: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9780: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_9781: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_9782: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9783: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> CurCmd != Empty
rule_9784: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9785: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_9786: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9787: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9788: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9789: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_9790: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9791: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9792: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_9793: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9794: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9795: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_9796: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd = ReqE
rule_9797: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_9798: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9799: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_9800: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_9801: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9802: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_9803: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Inv
rule_9804: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9805: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_9806: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_9807: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_9808: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_9809: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_9810: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_9811: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9812: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_9813: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_9814: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9815: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9816: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9817: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_9818: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_9819: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_9820: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = true
rule_9821: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9822: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9823: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9824: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_9825: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9826: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_9827: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9828: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9829: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_9830: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9831: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9832: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_9833: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_9834: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9835: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_9836: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_9837: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9838: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9839: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9840: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9841: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9842: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9843: Chan2[NODE_2].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_9844: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_9845: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9846: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_9847: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_9848: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9849: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_9850: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_9851: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_9852: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_9853: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_9854: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_9855: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9856: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9857: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> MemData = AuxData
rule_9858: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_9859: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9860: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_9861: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9862: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9863: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9864: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_9865: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_9866: MemData = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_9867: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9868: MemData != AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_9869: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_9870: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9871: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_9872: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_9873: Chan3[NODE_1].Cmd != Empty & ExGntd = true -> Chan3[NODE_1].Data = AuxData
rule_9874: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9875: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> CurCmd != Empty
rule_9876: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_9877: CurCmd = ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Data = AuxData
rule_9878: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_9879: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_9880: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_9881: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9882: MemData = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_9883: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_9884: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_9885: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_9886: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_9887: MemData = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_9888: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_9889: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_9890: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_9891: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_9892: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_9893: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_9894: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_9895: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_9896: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> CurCmd != Empty
rule_9897: CurCmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_9898: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_9899: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9900: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_9901: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_9902: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_9903: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_9904: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9905: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9906: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9907: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_9908: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_9909: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9910: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9911: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != S
rule_9912: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9913: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_9914: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_9915: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_9916: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9917: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_9918: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_9919: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9920: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_9921: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_9922: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9923: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = true
rule_9924: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_9925: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_9926: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_9927: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_9928: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_9929: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9930: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_9931: InvSet[NODE_2] = true & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_9932: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_9933: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_9934: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9935: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_9936: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9937: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd = ReqE
rule_9938: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9939: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_9940: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9941: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_9942: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_9943: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_9944: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_9945: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_9946: Chan3[NODE_1].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_9947: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_9948: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_9949: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_9950: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> CurCmd != Empty
rule_9951: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_9952: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != E
rule_9953: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_9954: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_9955: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9956: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_9957: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_9958: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_9959: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_9960: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9961: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_9962: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_9963: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_9964: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9965: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_9966: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9967: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_9968: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9969: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = true
rule_9970: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_9971: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_9972: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_9973: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_9974: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_9975: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_9976: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_9977: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_9978: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_9979: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_9980: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9981: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_9982: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_9983: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_9984: Chan2[NODE_2].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_9985: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_9986: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_9987: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_9988: MemData = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_9989: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_9990: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_9991: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_9992: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_9993: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_9994: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_9995: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_9996: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_9997: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> ShrSet[NODE_2] = false
rule_9998: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_9999: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_10000: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10001: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10002: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10003: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10004: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10005: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_10006: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10007: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10008: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10009: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10010: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd = ReqE
rule_10011: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10012: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10013: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != S
rule_10014: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_10015: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10016: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10017: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10018: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10019: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10020: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10021: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10022: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10023: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_10024: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10025: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_10026: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10027: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10028: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10029: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10030: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10031: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10032: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_10033: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_10034: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10035: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10036: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10037: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_10038: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_10039: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_10040: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_10041: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10042: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10043: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10044: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10045: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_10046: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10047: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10048: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10049: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = true
rule_10050: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10051: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10052: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_10053: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_10054: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_10055: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10056: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10057: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10058: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10059: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10060: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10061: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10062: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10063: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10064: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_10065: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10066: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_10067: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10068: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10069: CurCmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_10070: MemData != AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_10071: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10072: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10073: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_10074: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10075: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10076: InvSet[NODE_1] = true & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_10077: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10078: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_10079: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = true
rule_10080: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10081: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10082: Chan3[NODE_2].Cmd != Empty & ExGntd = true -> Chan3[NODE_2].Data = AuxData
rule_10083: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_10084: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_10085: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10086: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_10087: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_10088: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10089: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> MemData = AuxData
rule_10090: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10091: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_10092: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_10093: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10094: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_10095: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10096: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10097: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10098: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10099: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10100: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10101: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_10102: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10103: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_10104: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10105: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10106: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10107: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10108: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10109: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10110: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10111: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10112: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_10113: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10114: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_10115: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10116: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_10117: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_10118: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10119: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10120: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10121: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10122: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_10123: CurCmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_10124: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_10125: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_10126: MemData = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_10127: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10128: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_10129: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_10130: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_10131: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_10132: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10133: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_10134: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_10135: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10136: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_10137: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_10138: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10139: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10140: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_10141: ExGntd = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_10142: MemData != AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_10143: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_10144: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> CurCmd != Empty
rule_10145: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_10146: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10147: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10148: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10149: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_10150: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10151: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10152: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_10153: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10154: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_10155: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_10156: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_10157: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10158: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10159: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10160: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10161: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10162: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_10163: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_10164: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10165: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> MemData = AuxData
rule_10166: CurCmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_10167: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> CurCmd != Empty
rule_10168: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10169: ShrSet[NODE_1] = false & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10170: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10171: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10172: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10173: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10174: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10175: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10176: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10177: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10178: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_10179: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10180: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10181: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_10182: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10183: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_10184: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10185: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_10186: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_10187: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_10188: CurCmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10189: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10190: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_10191: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_10192: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10193: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10194: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10195: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_10196: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10197: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_10198: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = true
rule_10199: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10200: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10201: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_10202: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10203: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_10204: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10205: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10206: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> ShrSet[NODE_1] = false
rule_10207: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10208: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_10209: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10210: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_10211: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_10212: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10213: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_10214: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_10215: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10216: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10217: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10218: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_10219: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_10220: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10221: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10222: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10223: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10224: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10225: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_10226: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = true
rule_10227: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10228: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_10229: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_10230: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10231: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10232: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10233: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ExGntd = false
rule_10234: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> CurCmd = ReqE
rule_10235: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10236: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> MemData = AuxData
rule_10237: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_10238: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_10239: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_10240: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10241: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_10242: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10243: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_10244: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10245: MemData = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_10246: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10247: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_10248: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_10249: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10250: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10251: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10252: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10253: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_10254: CurCmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_10255: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10256: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_10257: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10258: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_10259: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10260: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_10261: ExGntd = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_10262: Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_10263: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10264: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10265: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_10266: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10267: CurCmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_10268: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10269: MemData != AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_10270: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_10271: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10272: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10273: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ExGntd = false
rule_10274: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10275: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_10276: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10277: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_10278: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10279: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_10280: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10281: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10282: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10283: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10284: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10285: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10286: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10287: Chan2[NODE_2].Cmd = Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10288: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10289: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10290: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10291: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_10292: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_10293: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10294: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10295: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_10296: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = E
rule_10297: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10298: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10299: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10300: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_10301: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10302: Cache[NODE_1].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10303: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10304: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_10305: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> ShrSet[NODE_2] = false
rule_10306: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_10307: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_10308: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_10309: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10310: MemData != AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_10311: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10312: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10313: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_2].Cmd != GntE
rule_10314: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10315: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10316: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_10317: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10318: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10319: MemData != AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_10320: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10321: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_10322: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_10323: MemData = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_10324: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = true
rule_10325: Chan1[NODE_1].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10326: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10327: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_10328: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_10329: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10330: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10331: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_10332: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_10333: CurCmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_10334: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10335: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10336: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_10337: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_10338: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10339: Chan2[NODE_2].Cmd != Empty & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_10340: Chan1[NODE_2].Cmd != Empty & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10341: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10342: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10343: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10344: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10345: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10346: MemData = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10347: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_10348: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Cache[NODE_1].State != S
rule_10349: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10350: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_10351: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10352: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_10353: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_10354: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> ShrSet[NODE_1] = false
rule_10355: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10356: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_10357: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10358: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_10359: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_10360: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_10361: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10362: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_10363: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10364: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10365: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10366: Chan2[NODE_1].Cmd = GntS & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_10367: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_10368: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_10369: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10370: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_10371: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10372: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10373: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10374: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10375: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10376: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10377: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10378: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10379: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_10380: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10381: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_10382: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10383: Chan1[NODE_1].Cmd = Empty & MemData = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_10384: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != Empty
rule_10385: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10386: Chan2[NODE_1].Cmd = GntE & CurCmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_10387: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10388: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_10389: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_10390: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_10391: CurCmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_10392: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10393: CurCmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_10394: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10395: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10396: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_10397: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10398: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10399: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_10400: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10401: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_10402: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_10403: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_10404: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_10405: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_10406: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10407: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10408: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10409: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_10410: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10411: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> MemData = AuxData
rule_10412: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10413: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_10414: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = true
rule_10415: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10416: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != E
rule_10417: MemData = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_10418: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10419: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10420: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10421: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10422: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_10423: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10424: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10425: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_10426: MemData = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_10427: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10428: Chan2[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10429: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10430: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10431: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10432: CurCmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10433: MemData = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_10434: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_10435: Chan2[NODE_2].Cmd != Inv & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10436: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_10437: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Cache[NODE_2].State != I
rule_10438: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_1].State != S
rule_10439: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10440: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_10441: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = true
rule_10442: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10443: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10444: ShrSet[NODE_2] = false & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10445: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = true
rule_10446: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_10447: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_10448: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Cache[NODE_1].State != S
rule_10449: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10450: Cache[NODE_2].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10451: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10452: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_10453: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10454: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_10455: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_10456: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10457: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_10458: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10459: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_10460: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10461: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_10462: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Cache[NODE_2].State != S
rule_10463: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_10464: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Cache[NODE_1].State != I
rule_10465: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_10466: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10467: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10468: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_10469: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = I
rule_10470: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_10471: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10472: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10473: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10474: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_10475: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10476: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Cache[NODE_2].State != S
rule_10477: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10478: Chan1[NODE_2].Cmd = Empty & MemData = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_10479: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10480: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_10481: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_10482: Chan2[NODE_1].Cmd = Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10483: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10484: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_10485: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_10486: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10487: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_10488: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10489: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10490: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10491: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10492: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_10493: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10494: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10495: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10496: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = true
rule_10497: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_10498: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_10499: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_10500: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_10501: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_10502: Cache[NODE_2].State = E & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10503: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State = E
rule_10504: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_10505: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Inv
rule_10506: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10507: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10508: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10509: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10510: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10511: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_10512: CurCmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_10513: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_10514: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10515: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_10516: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10517: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_10518: MemData != AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_10519: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10520: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_10521: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_10522: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10523: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10524: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Cache[NODE_2].State != S
rule_10525: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_10526: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_10527: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_10528: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10529: InvSet[NODE_2] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10530: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10531: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_10532: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = true
rule_10533: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_10534: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10535: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd = Empty
rule_10536: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_10537: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_10538: Cache[NODE_1].State != E & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10539: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10540: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10541: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = true
rule_10542: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10543: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10544: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_10545: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_10546: MemData = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_10547: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_10548: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_10549: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10550: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10551: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_10552: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd = Empty
rule_10553: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_10554: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_10555: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10556: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10557: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10558: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_10559: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_1] = true
rule_10560: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_10561: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10562: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> ShrSet[NODE_2] = false
rule_10563: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10564: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10565: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10566: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10567: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10568: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> ShrSet[NODE_1] = false
rule_10569: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10570: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_10571: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10572: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_10573: MemData = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_10574: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> MemData = AuxData
rule_10575: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10576: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10577: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = true
rule_10578: CurCmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_10579: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_10580: Chan2[NODE_1].Cmd != Inv & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10581: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10582: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10583: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_10584: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10585: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10586: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_10587: ShrSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_10588: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_10589: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10590: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10591: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_10592: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10593: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_10594: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10595: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10596: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_10597: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10598: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_10599: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10600: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan2[NODE_1].Cmd != GntE
rule_10601: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10602: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_10603: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10604: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10605: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10606: CurCmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10607: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10608: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10609: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_10610: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_10611: Chan2[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_10612: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10613: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10614: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_10615: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_2].State != E
rule_10616: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10617: Cache[NODE_2].State != E & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10618: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_10619: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_10620: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_10621: Cache[NODE_1].State != S & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10622: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_10623: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_10624: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10625: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10626: Chan3[NODE_2].Cmd != InvAck & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10627: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10628: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_10629: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Cache[NODE_1].State != S
rule_10630: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_10631: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10632: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Cache[NODE_2].State != S
rule_10633: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10634: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_10635: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_10636: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10637: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10638: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_10639: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10640: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_10641: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_10642: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10643: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10644: Cache[NODE_1].State != I & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10645: MemData = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_10646: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_10647: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_10648: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10649: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> InvSet[NODE_2] = true
rule_10650: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10651: ShrSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10652: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_10653: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_10654: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> MemData = AuxData
rule_10655: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10656: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10657: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10658: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_10659: CurCmd = ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Data = AuxData
rule_10660: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State = I
rule_10661: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10662: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_10663: Cache[NODE_1].State = S & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10664: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_10665: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_10666: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Cache[NODE_1].State != E
rule_10667: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_10668: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = true
rule_10669: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> InvSet[NODE_1] = false
rule_10670: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10671: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10672: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = true
rule_10673: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_10674: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_10675: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10676: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10677: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10678: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10679: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_10680: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_10681: MemData = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_10682: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_10683: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10684: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_10685: Cache[NODE_2].State = S & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10686: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_10687: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10688: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10689: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> MemData = AuxData
rule_10690: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_10691: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10692: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_10693: Cache[NODE_2].State != I & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10694: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_10695: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = true
rule_10696: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd = ReqE
rule_10697: MemData != AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_10698: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10699: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_10700: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd = ReqE
rule_10701: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_10702: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_10703: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10704: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10705: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10706: Chan2[NODE_1].Cmd != Empty & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_10707: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_10708: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10709: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_10710: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_10711: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10712: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_10713: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10714: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_10715: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10716: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_10717: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10718: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_10719: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10720: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10721: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10722: Cache[NODE_2].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10723: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_10724: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_10725: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10726: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10727: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10728: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_1] = true
rule_10729: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_10730: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> MemData = AuxData
rule_10731: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_10732: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_10733: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10734: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_10735: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_10736: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_10737: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_10738: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10739: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_10740: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_10741: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_10742: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_10743: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_10744: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_10745: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10746: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10747: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_10748: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_10749: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10750: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10751: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_10752: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_10753: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_10754: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_10755: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10756: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> CurCmd != Empty
rule_10757: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = false
rule_10758: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10759: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10760: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_10761: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10762: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_10763: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10764: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_10765: MemData = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_10766: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_10767: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_10768: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_10769: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != ReqS
rule_10770: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_10771: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> CurCmd != Empty
rule_10772: InvSet[NODE_1] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_10773: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10774: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10775: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_10776: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10777: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10778: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_10779: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_10780: Chan3[NODE_2].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_10781: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10782: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_10783: Cache[NODE_2].State = S & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_10784: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_10785: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_10786: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_10787: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_10788: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_10789: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_10790: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10791: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_10792: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10793: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_10794: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_10795: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_10796: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10797: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10798: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_10799: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10800: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10801: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10802: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_10803: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_10804: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10805: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_10806: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_10807: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_10808: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_10809: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_10810: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_10811: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_10812: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_10813: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> MemData = AuxData
rule_10814: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_10815: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10816: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10817: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_10818: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_10819: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_10820: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10821: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_10822: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10823: Cache[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_10824: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_10825: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_10826: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_10827: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_10828: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10829: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_10830: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10831: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_10832: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_10833: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_10834: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_10835: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_10836: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = true
rule_10837: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_10838: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> MemData = AuxData
rule_10839: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10840: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_10841: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_10842: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10843: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = false
rule_10844: MemData != AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_10845: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_10846: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10847: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_10848: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_10849: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_10850: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ExGntd = true
rule_10851: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_10852: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10853: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10854: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_10855: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_10856: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_10857: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_10858: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_10859: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_10860: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_10861: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_10862: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_10863: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10864: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_10865: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_10866: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_10867: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_10868: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_10869: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_10870: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10871: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10872: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10873: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_10874: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10875: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_10876: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_10877: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_10878: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10879: InvSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_10880: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_10881: MemData != AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_10882: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10883: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10884: MemData = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_10885: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_10886: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10887: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10888: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_10889: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_10890: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_10891: MemData = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_10892: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_10893: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_10894: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10895: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10896: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_10897: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_10898: Chan1[NODE_1].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
rule_10899: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_10900: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10901: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_10902: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_10903: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_10904: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_10905: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_10906: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10907: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_10908: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_10909: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_10910: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10911: MemData = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_10912: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_10913: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_10914: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_10915: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10916: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_10917: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10918: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10919: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10920: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_10921: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_10922: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != I
rule_10923: CurCmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_10924: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_10925: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10926: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_10927: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_10928: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_10929: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_10930: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_10931: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_10932: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_10933: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_10934: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_10935: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_10936: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_10937: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_10938: MemData != AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_10939: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_10940: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_10941: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_10942: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = true
rule_10943: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_10944: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_10945: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10946: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_10947: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10948: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_10949: InvSet[NODE_2] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_10950: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_10951: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_10952: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_10953: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_10954: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10955: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_10956: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_10957: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_10958: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_2] = true
rule_10959: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10960: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10961: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_10962: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_10963: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_10964: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_10965: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_10966: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_10967: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_10968: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_10969: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_10970: Cache[NODE_1].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10971: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_10972: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ExGntd = true
rule_10973: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_10974: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_10975: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_10976: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_10977: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_10978: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_10979: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_10980: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != ReqS
rule_10981: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_10982: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != Empty
rule_10983: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_10984: MemData != AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_10985: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_10986: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_10987: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_10988: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_10989: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_10990: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_10991: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_10992: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_10993: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_10994: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_10995: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_10996: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_10997: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_10998: MemData = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_10999: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11000: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_11001: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_11002: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_11003: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11004: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11005: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11006: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11007: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_11008: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_11009: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11010: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_11011: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11012: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> InvSet[NODE_1] = false
rule_11013: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_11014: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_11015: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11016: Cache[NODE_2].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_11017: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11018: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11019: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_11020: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != Empty
rule_11021: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_11022: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_11023: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11024: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11025: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11026: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_11027: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_11028: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11029: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_11030: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11031: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_11032: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11033: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_11034: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11035: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ExGntd = false
rule_11036: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11037: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> CurCmd != Empty
rule_11038: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11039: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_11040: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11041: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11042: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_11043: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_11044: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = true
rule_11045: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_11046: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11047: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11048: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11049: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_11050: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_11051: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11052: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11053: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11054: Cache[NODE_1].State = E & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_11055: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11056: ShrSet[NODE_1] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_11057: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_11058: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11059: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11060: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_11061: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_11062: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_11063: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_11064: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11065: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11066: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_11067: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11068: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_11069: MemData != AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_11070: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11071: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_11072: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11073: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_11074: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11075: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_11076: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_11077: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11078: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> MemData = AuxData
rule_11079: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11080: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_11081: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11082: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_11083: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11084: Cache[NODE_1].Data = AuxData & CurCmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_11085: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_11086: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11087: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> MemData = AuxData
rule_11088: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11089: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_11090: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11091: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_11092: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_11093: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_11094: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_11095: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11096: ExGntd = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11097: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_11098: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_11099: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_11100: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_11101: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11102: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11103: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11104: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_11105: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_11106: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> InvSet[NODE_2] = true
rule_11107: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11108: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_11109: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> InvSet[NODE_1] = false
rule_11110: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_11111: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11112: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_11113: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11114: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11115: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_11116: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11117: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11118: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11119: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_11120: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11121: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_11122: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_11123: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = false
rule_11124: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_11125: Cache[NODE_2].Data = AuxData & MemData != AuxData -> ShrSet[NODE_1] = false
rule_11126: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_11127: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_11128: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State = I
rule_11129: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11130: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_11131: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_11132: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_11133: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11134: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11135: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11136: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11137: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11138: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_11139: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_11140: InvSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_11141: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11142: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_11143: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11144: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_11145: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_11146: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11147: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_11148: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11149: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_11150: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11151: CurCmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11152: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_11153: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11154: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_11155: MemData = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_11156: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ExGntd = false
rule_11157: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_11158: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11159: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_11160: ExGntd = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11161: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11162: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11163: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11164: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_11165: Chan2[NODE_2].Cmd = Inv & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_11166: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_11167: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11168: Cache[NODE_1].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_11169: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_11170: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_11171: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11172: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_11173: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11174: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11175: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11176: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11177: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11178: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11179: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_11180: MemData != AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_11181: MemData != AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_11182: MemData = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_11183: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11184: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_11185: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11186: CurCmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11187: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_11188: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11189: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_11190: MemData != AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_11191: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11192: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_11193: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_11194: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11195: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_11196: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd != ReqS
rule_11197: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11198: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11199: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_11200: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_11201: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11202: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11203: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11204: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> CurCmd != Empty
rule_11205: CurCmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_11206: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != ReqS
rule_11207: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_11208: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11209: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11210: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11211: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_11212: CurCmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11213: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11214: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11215: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11216: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11217: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_11218: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11219: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11220: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11221: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11222: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11223: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_11224: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11225: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_11226: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11227: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_11228: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11229: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_11230: Chan1[NODE_2].Cmd = ReqS & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_11231: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_11232: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11233: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_11234: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_11235: MemData = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_11236: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_11237: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_11238: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11239: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11240: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11241: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_11242: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_11243: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11244: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11245: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11246: ExGntd = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11247: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11248: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_11249: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_11250: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_11251: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_11252: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11253: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11254: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_11255: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_11256: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11257: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_11258: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11259: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11260: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11261: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11262: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11263: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11264: Cache[NODE_2].Data = AuxData & CurCmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_11265: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11266: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11267: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_11268: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_11269: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11270: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11271: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_11272: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11273: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_11274: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_11275: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11276: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_11277: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = false
rule_11278: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_11279: ShrSet[NODE_2] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11280: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_11281: ShrSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11282: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11283: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11284: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_11285: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = false
rule_11286: MemData != AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_11287: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_11288: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11289: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_11290: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11291: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11292: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_11293: MemData != AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_11294: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11295: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11296: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_11297: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_11298: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_11299: Chan3[NODE_1].Cmd != InvAck & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_11300: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11301: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_11302: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_11303: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11304: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_2].Cmd != InvAck
rule_11305: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11306: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_11307: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_11308: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11309: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_11310: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11311: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11312: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11313: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11314: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_11315: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_11316: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_11317: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_11318: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != I
rule_11319: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_11320: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11321: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11322: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11323: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_11324: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_11325: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != E
rule_11326: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11327: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_11328: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_11329: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_11330: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11331: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11332: ShrSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_11333: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11334: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11335: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_11336: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> CurCmd != Empty
rule_11337: Chan1[NODE_1].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11338: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11339: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_11340: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_11341: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11342: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_11343: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_11344: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_11345: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_11346: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_11347: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11348: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_11349: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_11350: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_11351: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_11352: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11353: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11354: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11355: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11356: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_11357: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11358: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11359: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11360: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11361: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_11362: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11363: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11364: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11365: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_11366: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_11367: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11368: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_11369: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_11370: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_11371: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = true
rule_11372: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11373: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11374: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11375: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11376: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11377: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11378: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11379: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11380: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_11381: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_11382: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_11383: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11384: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_11385: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11386: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> MemData = AuxData
rule_11387: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> MemData = AuxData
rule_11388: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11389: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11390: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11391: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_11392: Chan2[NODE_2].Cmd != GntS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11393: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11394: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_11395: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11396: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_11397: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_11398: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11399: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_11400: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_11401: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_11402: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11403: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11404: Chan1[NODE_2].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_2].Cmd != Empty
rule_11405: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11406: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Inv
rule_11407: CurCmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11408: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_11409: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_11410: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11411: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_11412: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_11413: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11414: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11415: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11416: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_11417: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11418: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11419: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11420: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_11421: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11422: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11423: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_11424: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> InvSet[NODE_1] = false
rule_11425: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_11426: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_11427: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11428: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11429: CurCmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11430: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_11431: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_11432: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> CurCmd != Empty
rule_11433: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_11434: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11435: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11436: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ExGntd = false
rule_11437: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_11438: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11439: Chan2[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11440: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11441: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11442: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11443: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_11444: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11445: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11446: InvSet[NODE_1] = false & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_11447: CurCmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11448: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_11449: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11450: Chan1[NODE_1].Cmd = ReqE & MemData != AuxData -> Chan1[NODE_1].Cmd != Empty
rule_11451: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_11452: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11453: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_11454: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_11455: CurCmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11456: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_11457: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_11458: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_11459: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_11460: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11461: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_11462: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_11463: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11464: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11465: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_11466: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11467: Cache[NODE_2].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11468: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11469: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> MemData = AuxData
rule_11470: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_11471: MemData = AuxData & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_11472: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_11473: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11474: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11475: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_11476: CurCmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11477: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_11478: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_11479: Cache[NODE_2].State = E & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11480: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11481: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_11482: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11483: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11484: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11485: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_11486: InvSet[NODE_2] = false & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11487: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_11488: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_11489: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_11490: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11491: MemData != AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_11492: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_11493: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11494: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11495: MemData != AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_11496: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_11497: Chan1[NODE_1].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11498: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_11499: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11500: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_11501: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_11502: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11503: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11504: MemData = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_11505: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11506: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11507: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> InvSet[NODE_1] = true
rule_11508: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11509: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11510: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_11511: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_11512: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11513: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11514: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_11515: Cache[NODE_1].Data = AuxData & ExGntd = true -> Chan3[NODE_1].Cmd != InvAck
rule_11516: ExGntd = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11517: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11518: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11519: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_11520: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_11521: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_11522: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_11523: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11524: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11525: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11526: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_11527: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11528: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11529: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_11530: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_11531: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11532: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11533: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_11534: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11535: Chan2[NODE_2].Cmd != GntE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11536: CurCmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11537: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_11538: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11539: MemData != AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_11540: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11541: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11542: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State = I
rule_11543: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11544: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_11545: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_11546: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_11547: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11548: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11549: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11550: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11551: Cache[NODE_1].State = E & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11552: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ExGntd = false
rule_11553: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11554: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].State != S
rule_11555: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_11556: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11557: MemData = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_11558: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_11559: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_11560: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_11561: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11562: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11563: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11564: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> MemData = AuxData
rule_11565: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11566: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_11567: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_11568: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_11569: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11570: CurCmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11571: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11572: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11573: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11574: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_11575: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_11576: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_11577: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11578: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11579: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11580: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11581: Chan1[NODE_2].Cmd != ReqE & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11582: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_11583: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_11584: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_11585: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_11586: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_11587: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_11588: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_11589: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_11590: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11591: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11592: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11593: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_11594: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_11595: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_11596: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_11597: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_11598: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd != ReqS
rule_11599: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_11600: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_11601: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11602: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11603: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11604: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_11605: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11606: CurCmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_11607: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11608: ExGntd = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11609: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_11610: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11611: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_11612: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_11613: MemData = AuxData & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_11614: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_11615: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_11616: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11617: MemData != AuxData & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_11618: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11619: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11620: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_11621: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_11622: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_11623: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11624: Chan2[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11625: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_11626: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11627: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_11628: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != S
rule_11629: Chan2[NODE_1].Cmd = Inv & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_11630: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_11631: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_11632: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_11633: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = false
rule_11634: CurCmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11635: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_11636: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_11637: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_11638: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_11639: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_11640: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_11641: Cache[NODE_1].State = S & MemData = AuxData -> Cache[NODE_1].Data = AuxData
rule_11642: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_11643: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11644: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11645: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11646: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11647: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_11648: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].State != E
rule_11649: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11650: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11651: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_11652: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11653: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_11654: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11655: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11656: InvSet[NODE_2] = false & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11657: Cache[NODE_2].State = E & MemData = AuxData -> Cache[NODE_2].Data = AuxData
rule_11658: Chan3[NODE_1].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_1].Data = AuxData
rule_11659: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11660: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_11661: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11662: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_11663: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_11664: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_11665: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11666: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_11667: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11668: InvSet[NODE_1] = false & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_11669: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11670: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> InvSet[NODE_1] = false
rule_11671: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11672: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11673: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11674: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_11675: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_11676: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != ReqS
rule_11677: ExGntd = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11678: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_11679: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11680: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_11681: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11682: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_11683: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_11684: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11685: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_11686: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11687: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_11688: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_11689: CurCmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_11690: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_11691: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11692: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_11693: MemData != AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_11694: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_11695: InvSet[NODE_2] = false & Cache[NODE_1].State != E -> InvSet[NODE_2] = false
rule_11696: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11697: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_11698: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_11699: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_11700: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_11701: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ExGntd = false
rule_11702: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_11703: Chan1[NODE_2].Cmd != ReqS & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11704: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_11705: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11706: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11707: Cache[NODE_1].Data = AuxData & MemData != AuxData -> ShrSet[NODE_2] = false
rule_11708: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_11709: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_11710: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11711: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_11712: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11713: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11714: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_11715: CurCmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_11716: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_11717: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_11718: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11719: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_11720: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11721: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11722: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_11723: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11724: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_11725: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_11726: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11727: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_11728: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11729: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_11730: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11731: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11732: Chan3[NODE_2].Cmd != Empty & CurCmd != ReqE -> Chan3[NODE_2].Data = AuxData
rule_11733: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11734: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11735: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11736: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_11737: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_11738: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_11739: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11740: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_11741: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_11742: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_11743: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11744: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> InvSet[NODE_2] = false
rule_11745: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11746: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_11747: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11748: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11749: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_11750: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11751: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11752: Cache[NODE_1].State != E & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11753: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_11754: InvSet[NODE_2] = false & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_11755: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_11756: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_11757: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_11758: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_11759: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11760: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_11761: CurCmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11762: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_11763: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_11764: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_11765: CurCmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_11766: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11767: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_11768: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_11769: Chan2[NODE_1].Cmd != GntE & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11770: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11771: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_11772: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_11773: Chan1[NODE_1].Cmd = Empty & MemData != AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_11774: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_11775: Chan1[NODE_2].Cmd = Empty & MemData != AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_11776: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_11777: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_11778: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11779: Cache[NODE_1].Data = AuxData & MemData != AuxData -> InvSet[NODE_2] = false
rule_11780: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_11781: Chan2[NODE_1].Cmd != GntS & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11782: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_11783: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_11784: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11785: MemData != AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_11786: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11787: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11788: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_11789: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_11790: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_11791: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ExGntd = false
rule_11792: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_11793: Chan2[NODE_2].Cmd = GntE & MemData = AuxData -> Chan2[NODE_2].Data = AuxData
rule_11794: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_11795: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11796: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11797: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11798: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_11799: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11800: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_11801: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_11802: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_11803: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_11804: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11805: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_11806: MemData = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_11807: Chan3[NODE_2].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11808: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_11809: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11810: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_11811: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11812: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_11813: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11814: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11815: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_11816: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11817: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_11818: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_11819: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_11820: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_11821: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11822: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11823: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_11824: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_11825: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_11826: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_11827: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_11828: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_11829: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_11830: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_11831: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_11832: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_11833: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_11834: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_11835: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_11836: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11837: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_11838: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_11839: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_11840: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11841: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11842: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_11843: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_11844: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_11845: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11846: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11847: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_11848: CurCmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11849: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_11850: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != S
rule_11851: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_11852: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_11853: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = I
rule_11854: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_11855: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11856: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_11857: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_11858: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_11859: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_11860: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11861: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_11862: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_11863: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_11864: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_11865: ExGntd = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11866: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_11867: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11868: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_11869: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11870: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State = S
rule_11871: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11872: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11873: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_11874: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11875: InvSet[NODE_2] = true & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_11876: ShrSet[NODE_1] = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_11877: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11878: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_11879: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_11880: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_11881: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_11882: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_11883: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11884: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_11885: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = false
rule_11886: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11887: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_11888: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11889: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_11890: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_11891: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11892: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_11893: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_11894: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_11895: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_11896: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11897: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_11898: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11899: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = true
rule_11900: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_11901: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_11902: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_11903: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11904: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_11905: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_11906: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11907: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_11908: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_11909: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_11910: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11911: CurCmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11912: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_11913: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_11914: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_11915: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_11916: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_11917: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_11918: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_11919: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> CurCmd != Empty
rule_11920: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_2] = true
rule_11921: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11922: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_11923: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_11924: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_11925: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_11926: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_11927: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_11928: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11929: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_11930: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_11931: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_11932: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_11933: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11934: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_11935: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_11936: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_11937: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> MemData = AuxData
rule_11938: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_11939: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_11940: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_11941: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_11942: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_11943: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_11944: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11945: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_11946: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_11947: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_11948: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_11949: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_11950: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_1] = false
rule_11951: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_11952: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_11953: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_11954: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_11955: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_11956: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_11957: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_11958: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11959: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_2] = true
rule_11960: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_11961: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_11962: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_11963: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_11964: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11965: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_11966: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_11967: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_11968: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_11969: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_11970: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_11971: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_11972: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_11973: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> InvSet[NODE_1] = true
rule_11974: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11975: Chan2[NODE_1].Cmd = GntE & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_11976: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_11977: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11978: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_11979: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_11980: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_11981: Cache[NODE_1].State = E & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_11982: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_11983: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_11984: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_11985: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_11986: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_11987: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_11988: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_11989: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_11990: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_11991: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_11992: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_11993: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_11994: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_11995: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_11996: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_11997: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_11998: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_11999: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12000: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12001: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12002: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12003: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_12004: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_12005: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_12006: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_12007: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_12008: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12009: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12010: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12011: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_12012: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12013: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12014: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12015: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_12016: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12017: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12018: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12019: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_12020: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_12021: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_12022: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_12023: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12024: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12025: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_12026: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_12027: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_12028: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12029: InvSet[NODE_1] = true & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_12030: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_12031: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_12032: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12033: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12034: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12035: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12036: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = true
rule_12037: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_12038: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_12039: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12040: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12041: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_12042: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_12043: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_12044: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_12045: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_12046: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> MemData = AuxData
rule_12047: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12048: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12049: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_12050: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_12051: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_12052: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_12053: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12054: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_12055: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_12056: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12057: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12058: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = true
rule_12059: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_12060: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_12061: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_12062: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_12063: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_12064: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_12065: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_12066: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12067: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12068: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12069: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_12070: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12071: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12072: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_12073: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_12074: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd = Empty
rule_12075: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12076: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12077: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12078: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12079: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12080: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12081: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_12082: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12083: ExGntd = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12084: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12085: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12086: ShrSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_12087: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12088: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12089: InvSet[NODE_2] = true & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_12090: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_12091: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12092: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12093: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_12094: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12095: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_12096: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12097: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12098: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12099: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12100: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12101: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_12102: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12103: Cache[NODE_2].State != E & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12104: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12105: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12106: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12107: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12108: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_12109: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = true
rule_12110: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12111: ShrSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_12112: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12113: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_12114: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_12115: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12116: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12117: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_12118: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_12119: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_12120: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12121: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12122: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12123: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = true
rule_12124: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_12125: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_12126: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12127: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12128: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_12129: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12130: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_12131: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12132: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12133: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_2].State != S
rule_12134: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12135: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_12136: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_12137: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12138: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12139: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_12140: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_12141: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_12142: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_12143: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12144: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12145: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12146: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12147: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_12148: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12149: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_12150: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_12151: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_12152: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_12153: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12154: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12155: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12156: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12157: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12158: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_12159: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12160: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_12161: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_12162: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_12163: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_12164: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_12165: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_12166: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_2] = false
rule_12167: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_12168: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12169: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12170: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_12171: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_12172: CurCmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12173: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_12174: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12175: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_12176: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_12177: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_1] = true
rule_12178: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_12179: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12180: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12181: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12182: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12183: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_12184: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12185: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12186: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_12187: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12188: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12189: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12190: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_12191: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_12192: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_12193: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_12194: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_12195: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_12196: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12197: Chan3[NODE_1].Cmd != InvAck & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12198: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12199: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_12200: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12201: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> MemData = AuxData
rule_12202: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_12203: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12204: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = S
rule_12205: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_12206: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_12207: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12208: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12209: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12210: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_12211: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_1].State != S
rule_12212: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12213: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12214: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12215: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12216: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12217: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12218: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12219: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_12220: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12221: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12222: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_12223: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_12224: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12225: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_12226: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_12227: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12228: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_12229: CurCmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12230: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> MemData = AuxData
rule_12231: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_12232: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12233: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12234: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12235: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12236: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12237: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_12238: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12239: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12240: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12241: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_12242: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12243: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12244: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12245: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12246: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12247: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12248: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12249: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = true
rule_12250: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_12251: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_12252: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12253: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12254: CurCmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12255: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_12256: MemData = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_12257: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_12258: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_12259: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12260: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != I
rule_12261: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12262: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12263: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12264: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12265: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_12266: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_12267: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12268: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_2] = true
rule_12269: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_12270: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12271: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_12272: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12273: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_12274: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12275: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12276: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_12277: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_12278: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_12279: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12280: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12281: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12282: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12283: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12284: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12285: CurCmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12286: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12287: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12288: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12289: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_12290: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12291: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_12292: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12293: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_12294: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12295: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_12296: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != I
rule_12297: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12298: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12299: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12300: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12301: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12302: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_12303: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12304: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12305: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_12306: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_12307: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_12308: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12309: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12310: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12311: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_12312: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12313: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12314: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12315: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12316: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12317: InvSet[NODE_1] = true & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_12318: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12319: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_12320: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_12321: ExGntd = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12322: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12323: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12324: Chan3[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12325: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_12326: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12327: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_12328: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12329: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_12330: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12331: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12332: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_12333: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_12334: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12335: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12336: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_12337: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = true
rule_12338: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12339: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12340: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_12341: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_12342: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_12343: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_12344: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_12345: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12346: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_12347: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_12348: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12349: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12350: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12351: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12352: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12353: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12354: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_12355: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_12356: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_12357: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12358: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12359: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_12360: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_12361: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12362: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_12363: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_12364: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12365: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12366: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12367: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_12368: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_12369: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = true
rule_12370: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12371: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_12372: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_12373: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_12374: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_12375: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_12376: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_12377: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_12378: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_12379: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_12380: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12381: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12382: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12383: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_12384: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_12385: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12386: Chan3[NODE_2].Cmd != Empty & MemData = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_12387: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12388: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_12389: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_12390: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_12391: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12392: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_1] = false
rule_12393: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_12394: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_12395: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12396: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12397: Chan3[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12398: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_12399: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_12400: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_12401: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12402: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_12403: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12404: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12405: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_12406: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_12407: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12408: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_12409: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_12410: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12411: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12412: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12413: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_12414: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12415: CurCmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12416: Chan3[NODE_1].Cmd = Empty & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12417: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_12418: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_12419: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12420: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12421: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> MemData = AuxData
rule_12422: CurCmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12423: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12424: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_12425: Chan2[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12426: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12427: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_12428: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12429: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12430: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12431: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_12432: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_12433: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_12434: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_12435: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12436: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12437: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12438: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12439: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_12440: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_12441: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12442: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12443: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12444: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12445: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_12446: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_12447: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_12448: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_12449: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12450: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12451: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_12452: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12453: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_12454: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12455: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12456: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12457: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12458: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_12459: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12460: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_12461: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_12462: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12463: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_12464: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12465: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_12466: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_12467: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12468: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12469: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_12470: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = true
rule_12471: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12472: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_12473: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_12474: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12475: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12476: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_12477: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12478: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12479: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12480: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_2] = false
rule_12481: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12482: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = true
rule_12483: Chan2[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12484: Cache[NODE_2].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12485: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12486: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12487: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_12488: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_12489: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_12490: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_12491: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_12492: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_12493: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12494: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12495: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_12496: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12497: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_12498: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12499: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12500: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_12501: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12502: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12503: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12504: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12505: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_12506: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_12507: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12508: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_12509: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12510: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12511: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12512: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_12513: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_12514: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12515: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12516: Cache[NODE_2].State = E & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_12517: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_12518: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_12519: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_12520: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_12521: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12522: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12523: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12524: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12525: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_12526: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_12527: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12528: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_12529: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_12530: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12531: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_12532: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_12533: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_12534: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_12535: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_12536: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12537: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12538: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_12539: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12540: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12541: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_12542: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_12543: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_12544: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12545: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12546: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12547: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_12548: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_12549: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = false
rule_12550: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_12551: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> MemData = AuxData
rule_12552: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_12553: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12554: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Cache[NODE_1].State != E
rule_12555: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12556: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12557: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12558: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12559: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12560: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12561: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12562: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12563: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_12564: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = true
rule_12565: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_12566: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12567: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_12568: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_12569: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_12570: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12571: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_12572: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12573: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_12574: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12575: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12576: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = true
rule_12577: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12578: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12579: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12580: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12581: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_12582: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_12583: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12584: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_2] = false
rule_12585: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12586: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_12587: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_12588: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12589: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_12590: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12591: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12592: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12593: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_12594: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_12595: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_12596: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_12597: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_12598: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12599: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_12600: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12601: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12602: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12603: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12604: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_12605: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> MemData = AuxData
rule_12606: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_12607: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12608: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_12609: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12610: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12611: Chan3[NODE_2].Cmd = Empty & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12612: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12613: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12614: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12615: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_12616: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12617: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_12618: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_12619: MemData = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_12620: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_12621: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12622: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12623: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_12624: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_12625: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12626: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12627: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_12628: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_12629: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_12630: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12631: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12632: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12633: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12634: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_12635: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_12636: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_12637: InvSet[NODE_2] = false & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_12638: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_12639: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_12640: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_12641: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_12642: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12643: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_12644: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_12645: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_12646: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12647: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> CurCmd != Empty
rule_12648: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_12649: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_12650: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12651: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12652: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_12653: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12654: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12655: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12656: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12657: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_12658: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12659: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12660: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_12661: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_12662: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_12663: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_12664: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_12665: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12666: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_12667: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12668: Cache[NODE_1].Data = AuxData & CurCmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_12669: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_12670: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12671: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_12672: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_12673: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12674: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_12675: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_12676: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_12677: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12678: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12679: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12680: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_12681: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_12682: CurCmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12683: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12684: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_12685: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12686: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_12687: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_12688: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12689: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_12690: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_12691: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12692: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_12693: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_12694: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = I
rule_12695: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_12696: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_12697: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12698: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_12699: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_12700: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_12701: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_12702: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_12703: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12704: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12705: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_12706: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_12707: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_12708: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_12709: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12710: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_12711: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_12712: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12713: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_12714: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_12715: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_12716: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12717: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_12718: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_12719: Cache[NODE_2].Data = AuxData & ExGntd = false -> Chan3[NODE_2].Cmd != InvAck
rule_12720: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_12721: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_12722: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_12723: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_12724: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> MemData = AuxData
rule_12725: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_12726: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_12727: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_12728: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_12729: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_12730: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_12731: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12732: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_12733: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_12734: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12735: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12736: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12737: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_12738: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12739: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_12740: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_12741: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12742: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_12743: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> ShrSet[NODE_1] = false
rule_12744: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12745: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_12746: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_12747: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_12748: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_12749: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_12750: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12751: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_12752: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_12753: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12754: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_12755: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_12756: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_12757: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12758: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_12759: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_12760: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12761: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_12762: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12763: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_12764: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_12765: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_12766: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12767: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12768: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_12769: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_12770: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_12771: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Cache[NODE_2].State != E
rule_12772: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_12773: ShrSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_12774: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_12775: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_12776: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12777: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12778: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_12779: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12780: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_12781: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_12782: ExGntd = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12783: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_12784: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12785: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12786: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12787: CurCmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_12788: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_12789: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_12790: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12791: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_12792: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_12793: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12794: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_12795: CurCmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12796: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_12797: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_12798: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12799: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_12800: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_12801: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_12802: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_12803: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_12804: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_12805: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_12806: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_12807: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12808: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_12809: ShrSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_12810: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_12811: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_12812: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_12813: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12814: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_12815: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_12816: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12817: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12818: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_12819: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_12820: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_12821: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_12822: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_12823: Cache[NODE_2].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_12824: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_12825: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_12826: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12827: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_12828: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12829: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_12830: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_12831: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_12832: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12833: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12834: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_12835: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_12836: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12837: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_12838: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_12839: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_12840: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_12841: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_12842: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_12843: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_12844: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_12845: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_12846: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_12847: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12848: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12849: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_12850: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_12851: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_12852: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12853: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_12854: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_12855: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12856: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_12857: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_12858: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_12859: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State = E
rule_12860: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_12861: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_12862: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12863: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_12864: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_12865: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_12866: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12867: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_12868: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_12869: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_12870: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_12871: ShrSet[NODE_1] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_12872: Cache[NODE_1].Data = AuxData & ExGntd = false -> Chan3[NODE_1].Cmd != InvAck
rule_12873: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_12874: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_12875: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_12876: Chan2[NODE_2].Cmd = Inv & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_12877: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12878: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_12879: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_12880: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_12881: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_12882: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> MemData = AuxData
rule_12883: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_12884: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12885: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12886: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_12887: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_12888: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_12889: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_12890: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_12891: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_12892: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_12893: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_12894: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_12895: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_12896: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_12897: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_12898: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12899: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12900: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_12901: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_12902: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_12903: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_12904: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_12905: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_12906: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_12907: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12908: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = E
rule_12909: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12910: Chan1[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_12911: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12912: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_12913: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State = I
rule_12914: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_12915: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_12916: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_12917: MemData != AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_12918: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_12919: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12920: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_12921: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_12922: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_12923: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_12924: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_12925: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_12926: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12927: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_12928: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_12929: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_12930: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_12931: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12932: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12933: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_12934: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_12935: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_12936: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_12937: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12938: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_12939: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_12940: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_12941: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_12942: Chan2[NODE_1].Cmd = Inv & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_12943: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_12944: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_12945: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> CurCmd != Empty
rule_12946: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12947: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Cache[NODE_2].State != S
rule_12948: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_12949: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12950: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12951: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_12952: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_12953: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = true
rule_12954: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> CurCmd != Empty
rule_12955: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_12956: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_12957: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_12958: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = true
rule_12959: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_12960: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_12961: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_12962: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_12963: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_12964: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = true
rule_12965: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_12966: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_12967: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_12968: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_12969: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_12970: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> CurCmd != Empty
rule_12971: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_12972: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_12973: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_12974: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_12975: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_12976: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_12977: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_12978: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = true
rule_12979: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = true
rule_12980: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_12981: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_12982: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_12983: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_12984: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_12985: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_12986: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_12987: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_12988: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_12989: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_12990: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_12991: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_12992: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_12993: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_12994: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_12995: ShrSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_12996: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_12997: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_12998: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_12999: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_13000: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13001: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_13002: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13003: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> InvSet[NODE_1] = true
rule_13004: Chan2[NODE_2].Cmd = GntS & MemData = AuxData -> Chan2[NODE_2].Data = AuxData
rule_13005: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13006: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13007: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13008: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_13009: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_13010: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_13011: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_13012: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13013: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13014: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_13015: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13016: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13017: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13018: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_13019: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_13020: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13021: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_13022: Cache[NODE_1].State != I & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13023: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_13024: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13025: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_2] = false
rule_13026: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13027: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13028: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_13029: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_13030: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13031: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13032: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_13033: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13034: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> ShrSet[NODE_1] = false
rule_13035: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13036: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State = I
rule_13037: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13038: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13039: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_13040: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_13041: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_13042: MemData = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_13043: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_13044: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13045: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13046: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_13047: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = true
rule_13048: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13049: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13050: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13051: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = true
rule_13052: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13053: MemData != AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_13054: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_13055: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_13056: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13057: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13058: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13059: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13060: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_13061: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_13062: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13063: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_13064: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_13065: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_13066: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_13067: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13068: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_13069: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_13070: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = false
rule_13071: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13072: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> CurCmd != Empty
rule_13073: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_13074: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_13075: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_13076: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13077: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13078: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13079: Chan3[NODE_1].Cmd != Empty & MemData = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_13080: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13081: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_13082: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13083: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> InvSet[NODE_1] = false
rule_13084: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13085: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13086: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13087: InvSet[NODE_1] = false & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_13088: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13089: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_13090: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = true
rule_13091: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_13092: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_13093: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_13094: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_13095: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_13096: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13097: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13098: ShrSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_13099: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_13100: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_13101: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13102: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13103: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13104: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_13105: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13106: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13107: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_13108: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_13109: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_13110: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13111: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13112: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13113: CurCmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13114: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13115: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_13116: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_13117: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13118: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13119: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13120: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_13121: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_13122: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13123: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_13124: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_13125: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13126: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_13127: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_13128: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13129: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_13130: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_13131: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13132: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13133: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13134: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_13135: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13136: Chan1[NODE_2].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13137: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_13138: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13139: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13140: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13141: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13142: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13143: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_13144: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13145: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_13146: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13147: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_1] = true
rule_13148: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13149: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = true
rule_13150: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13151: Cache[NODE_2].Data = AuxData & CurCmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13152: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_13153: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13154: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13155: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13156: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_13157: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13158: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_13159: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13160: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_13161: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13162: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_13163: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_13164: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_13165: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13166: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_13167: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13168: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13169: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13170: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_13171: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13172: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13173: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_13174: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13175: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = false
rule_13176: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_13177: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_13178: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13179: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13180: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_13181: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_13182: InvSet[NODE_1] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13183: Chan2[NODE_1].Cmd = GntS & MemData = AuxData -> Chan2[NODE_1].Data = AuxData
rule_13184: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_13185: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_13186: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_13187: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13188: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_13189: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_13190: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_13191: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13192: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_13193: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_13194: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_13195: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_13196: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_13197: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13198: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_13199: InvSet[NODE_2] = true & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_13200: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> ShrSet[NODE_2] = true
rule_13201: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13202: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> MemData = AuxData
rule_13203: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_13204: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13205: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13206: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13207: Cache[NODE_1].Data = AuxData & CurCmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13208: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13209: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13210: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_13211: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_13212: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_13213: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_13214: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13215: ShrSet[NODE_2] = true & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_13216: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_13217: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_13218: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_13219: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_13220: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_13221: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13222: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd = Empty
rule_13223: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13224: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_13225: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13226: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_13227: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_13228: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_13229: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_13230: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13231: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_13232: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_13233: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_13234: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13235: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13236: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13237: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13238: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_13239: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13240: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13241: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13242: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_13243: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> InvSet[NODE_2] = false
rule_13244: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_13245: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13246: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13247: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_13248: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13249: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_13250: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_13251: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13252: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_13253: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13254: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13255: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13256: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_13257: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_13258: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13259: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_13260: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_13261: MemData = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_13262: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_13263: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_13264: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_13265: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13266: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13267: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13268: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_13269: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_13270: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13271: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_13272: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13273: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13274: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13275: CurCmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13276: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_13277: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_13278: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_13279: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_13280: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13281: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_13282: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_13283: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13284: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13285: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13286: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_13287: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13288: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_13289: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13290: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13291: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_13292: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_13293: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13294: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_13295: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13296: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_13297: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_13298: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_13299: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13300: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13301: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13302: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13303: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13304: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_13305: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_13306: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_13307: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = true
rule_13308: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13309: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_13310: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13311: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_13312: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_13313: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> MemData = AuxData
rule_13314: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_13315: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13316: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13317: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_13318: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13319: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13320: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_13321: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13322: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13323: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_13324: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_13325: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13326: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13327: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_13328: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13329: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13330: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13331: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13332: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_13333: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_13334: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = true
rule_13335: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_13336: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_13337: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13338: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_13339: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = false
rule_13340: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13341: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_13342: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_13343: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_13344: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_13345: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_13346: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13347: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13348: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13349: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13350: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13351: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_13352: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_13353: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13354: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_13355: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13356: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13357: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_13358: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_13359: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13360: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_13361: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_13362: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13363: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_13364: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13365: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13366: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13367: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_13368: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_13369: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_13370: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13371: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> MemData = AuxData
rule_13372: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13373: InvSet[NODE_1] = true & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_13374: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13375: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_13376: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_13377: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_13378: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_13379: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_13380: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_13381: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13382: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13383: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_13384: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13385: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_13386: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13387: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13388: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13389: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_13390: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13391: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_13392: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13393: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_13394: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13395: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_13396: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13397: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13398: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13399: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13400: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_13401: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_13402: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13403: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_13404: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_13405: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13406: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != S
rule_13407: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13408: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13409: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13410: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_13411: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_13412: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13413: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13414: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13415: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> ShrSet[NODE_1] = false
rule_13416: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13417: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13418: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13419: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13420: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_13421: ShrSet[NODE_1] = true & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_13422: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13423: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_13424: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_13425: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13426: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_13427: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13428: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_13429: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13430: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = true
rule_13431: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_13432: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqS
rule_13433: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13434: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13435: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_13436: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_13437: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13438: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13439: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_13440: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_13441: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_13442: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13443: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13444: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_13445: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_13446: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_13447: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13448: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != I
rule_13449: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13450: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_13451: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_13452: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13453: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_13454: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_13455: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13456: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> MemData = AuxData
rule_13457: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_13458: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13459: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_13460: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_13461: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13462: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13463: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13464: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_13465: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_13466: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_13467: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_13468: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_13469: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_13470: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13471: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_13472: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13473: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_13474: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13475: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> ExGntd = false
rule_13476: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_13477: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13478: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_13479: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13480: Cache[NODE_2].Data = AuxData & CurCmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13481: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13482: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_13483: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13484: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_13485: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13486: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13487: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13488: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_13489: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13490: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_13491: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_13492: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_13493: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13494: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_13495: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_13496: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13497: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13498: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_13499: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13500: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13501: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13502: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13503: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13504: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_13505: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13506: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_13507: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13508: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_13509: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_13510: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13511: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_13512: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13513: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13514: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_13515: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13516: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13517: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13518: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13519: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_13520: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_13521: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_13522: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_13523: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = true
rule_13524: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_13525: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13526: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13527: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_13528: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_1] = true
rule_13529: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_13530: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13531: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13532: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_13533: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_13534: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_13535: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13536: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_13537: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_13538: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13539: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_13540: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13541: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13542: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_13543: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13544: ShrSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_13545: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_13546: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13547: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_13548: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13549: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_13550: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13551: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13552: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13553: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13554: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13555: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13556: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_13557: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_13558: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_13559: InvSet[NODE_2] = true & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_13560: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13561: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_13562: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13563: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13564: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_13565: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13566: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_13567: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13568: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13569: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_13570: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_13571: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_13572: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_13573: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13574: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = false
rule_13575: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13576: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ExGntd = false
rule_13577: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_13578: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_13579: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13580: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_13581: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13582: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_13583: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13584: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_13585: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_13586: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13587: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_13588: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13589: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_13590: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13591: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_13592: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_13593: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_13594: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13595: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != I
rule_13596: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13597: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_13598: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_13599: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13600: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13601: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13602: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_13603: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_13604: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13605: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_13606: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13607: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13608: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13609: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_13610: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_13611: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13612: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_13613: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13614: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13615: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_13616: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13617: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_13618: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_13619: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_13620: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_13621: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_13622: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_13623: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13624: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_13625: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_13626: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_13627: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_13628: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_13629: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_13630: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13631: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13632: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_13633: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_13634: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_13635: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_13636: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_13637: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_13638: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_13639: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_13640: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_13641: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_13642: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_13643: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13644: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13645: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13646: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13647: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_13648: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13649: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13650: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_13651: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_13652: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_13653: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13654: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_13655: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13656: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_13657: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_13658: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13659: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13660: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13661: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_13662: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_13663: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13664: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_13665: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13666: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_13667: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_13668: InvSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_13669: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_13670: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_13671: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_13672: ShrSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_13673: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_13674: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13675: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_13676: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13677: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13678: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13679: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_13680: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13681: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13682: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_13683: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_13684: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_13685: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_13686: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13687: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13688: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_13689: CurCmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_13690: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13691: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13692: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_13693: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_13694: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_13695: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_13696: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_13697: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_13698: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_13699: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_13700: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_13701: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> InvSet[NODE_1] = false
rule_13702: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_13703: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_13704: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_13705: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_13706: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13707: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13708: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_13709: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = false
rule_13710: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_13711: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_13712: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13713: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13714: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13715: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_13716: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13717: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_13718: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_13719: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13720: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_13721: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_13722: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13723: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13724: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13725: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_13726: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13727: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13728: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_13729: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_13730: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_13731: MemData = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_13732: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_13733: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13734: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_13735: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13736: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_13737: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13738: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_13739: Cache[NODE_2].State != E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13740: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_13741: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_13742: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_13743: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_13744: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13745: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_13746: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_13747: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13748: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_13749: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_13750: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_13751: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_13752: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13753: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_13754: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13755: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13756: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_13757: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13758: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13759: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_13760: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_13761: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_13762: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13763: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_13764: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13765: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13766: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13767: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_13768: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_13769: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_13770: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13771: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13772: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13773: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_13774: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_13775: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13776: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13777: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13778: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_13779: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_13780: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_13781: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_13782: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13783: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_13784: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_13785: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_13786: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13787: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_13788: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_13789: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_13790: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_13791: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_13792: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_13793: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13794: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_13795: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_13796: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_13797: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_13798: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_13799: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_13800: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13801: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_13802: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_13803: ShrSet[NODE_2] = true & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_13804: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_13805: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_13806: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_13807: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13808: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13809: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_13810: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13811: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_13812: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_13813: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_13814: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_13815: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_13816: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13817: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_13818: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13819: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13820: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_13821: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13822: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_13823: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13824: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_13825: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_13826: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13827: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_13828: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_13829: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13830: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_13831: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13832: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_13833: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_13834: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13835: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_13836: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_13837: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13838: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_13839: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_13840: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_13841: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_13842: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_13843: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_13844: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_2] = false
rule_13845: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13846: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13847: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_13848: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_13849: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_13850: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_13851: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13852: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_13853: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13854: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_13855: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_13856: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_13857: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_13858: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_13859: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13860: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13861: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> ShrSet[NODE_1] = false
rule_13862: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_13863: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_13864: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13865: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_13866: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13867: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_13868: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_13869: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_13870: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13871: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_13872: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13873: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_13874: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_13875: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_13876: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_13877: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State = I
rule_13878: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_13879: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_13880: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13881: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_13882: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_13883: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_13884: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_13885: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_13886: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_13887: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13888: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_13889: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_13890: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_13891: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_13892: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13893: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_13894: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_13895: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_13896: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13897: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_13898: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13899: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13900: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13901: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_13902: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_13903: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_13904: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_13905: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13906: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_13907: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_13908: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13909: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_13910: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_13911: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_13912: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_13913: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_13914: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_13915: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != S
rule_13916: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_13917: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13918: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_13919: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_13920: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State = S
rule_13921: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_13922: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_13923: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_13924: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13925: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_13926: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13927: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_13928: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_13929: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_13930: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_13931: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_13932: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_13933: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_13934: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_13935: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_13936: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_13937: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_13938: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_13939: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_13940: Cache[NODE_2].State != I & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_13941: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_13942: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_13943: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_13944: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13945: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_13946: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_13947: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_13948: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_13949: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_13950: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13951: CurCmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_13952: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_13953: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_13954: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_13955: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_13956: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_13957: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_13958: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_13959: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_13960: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_13961: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_13962: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_13963: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = E
rule_13964: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_13965: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_13966: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_13967: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_13968: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_13969: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_13970: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_13971: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_13972: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_13973: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_13974: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_13975: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_13976: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_13977: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_13978: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_13979: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_13980: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_13981: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_13982: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_13983: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_13984: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_13985: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_13986: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_13987: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_13988: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_1] = true
rule_13989: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_13990: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_13991: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_13992: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_13993: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_13994: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_13995: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_13996: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_13997: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_13998: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_13999: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14000: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14001: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14002: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_14003: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_14004: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14005: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14006: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14007: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14008: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_14009: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_14010: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14011: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14012: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_14013: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14014: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14015: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14016: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14017: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14018: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14019: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14020: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14021: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14022: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_14023: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_14024: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14025: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_14026: Cache[NODE_1].State != E & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14027: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_14028: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_14029: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_14030: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_14031: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14032: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14033: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_14034: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14035: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_14036: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14037: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14038: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14039: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14040: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_14041: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_14042: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14043: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14044: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_14045: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_14046: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14047: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14048: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> CurCmd != Empty
rule_14049: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_14050: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_14051: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_14052: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14053: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14054: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_14055: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_14056: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14057: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14058: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14059: Cache[NODE_2].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14060: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_14061: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_14062: InvSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14063: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_14064: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14065: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14066: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14067: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14068: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14069: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14070: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14071: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14072: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14073: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> InvSet[NODE_2] = false
rule_14074: ShrSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_14075: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14076: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_14077: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_14078: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_14079: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14080: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14081: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14082: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_14083: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_14084: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14085: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14086: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_14087: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14088: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14089: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_14090: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_14091: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_14092: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_14093: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_14094: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_14095: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_14096: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14097: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_14098: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_14099: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_14100: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_14101: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_14102: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14103: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_14104: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14105: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14106: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14107: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14108: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14109: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = false
rule_14110: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> MemData = AuxData
rule_14111: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = true
rule_14112: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_14113: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_14114: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_14115: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_14116: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14117: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_14118: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_14119: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14120: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14121: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14122: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_14123: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14124: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_14125: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14126: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14127: InvSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14128: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_14129: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_14130: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_14131: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_14132: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14133: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14134: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14135: Chan3[NODE_2].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_14136: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14137: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_14138: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_14139: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14140: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_14141: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_14142: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_14143: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_14144: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_14145: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14146: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14147: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_14148: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14149: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14150: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_14151: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_14152: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_2] = true
rule_14153: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14154: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14155: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_14156: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14157: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14158: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = true
rule_14159: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = E
rule_14160: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_14161: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14162: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14163: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14164: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14165: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14166: ShrSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_14167: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14168: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14169: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14170: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14171: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14172: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_14173: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_14174: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14175: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14176: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> InvSet[NODE_1] = true
rule_14177: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14178: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14179: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14180: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_14181: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14182: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14183: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14184: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14185: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14186: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14187: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14188: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14189: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_14190: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_14191: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14192: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_14193: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_14194: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14195: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14196: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_14197: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14198: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_14199: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14200: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_14201: InvSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14202: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_14203: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14204: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_14205: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14206: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14207: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14208: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_14209: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14210: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14211: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14212: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14213: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14214: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_14215: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_14216: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14217: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14218: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14219: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_14220: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14221: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14222: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_14223: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_14224: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_14225: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_14226: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_14227: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_14228: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_14229: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_14230: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14231: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_14232: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_14233: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14234: ShrSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_14235: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14236: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14237: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14238: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14239: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_14240: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14241: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_14242: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14243: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14244: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_14245: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14246: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14247: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14248: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> CurCmd != Empty
rule_14249: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_14250: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_14251: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14252: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14253: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_14254: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_14255: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14256: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_14257: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14258: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_14259: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ExGntd = false
rule_14260: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_14261: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14262: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14263: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14264: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14265: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14266: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_14267: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_14268: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14269: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_14270: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14271: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14272: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14273: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14274: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_14275: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14276: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_14277: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14278: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14279: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_14280: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_14281: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14282: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_14283: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14284: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14285: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_14286: CurCmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_14287: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_14288: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_14289: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_14290: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14291: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_14292: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_14293: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14294: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14295: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_14296: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_14297: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14298: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14299: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14300: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14301: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_14302: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14303: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_14304: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_14305: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14306: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14307: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14308: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14309: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_14310: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_14311: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_14312: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14313: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14314: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_14315: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14316: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14317: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_14318: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14319: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14320: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_14321: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_14322: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14323: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14324: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14325: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14326: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14327: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14328: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_14329: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14330: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_14331: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14332: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_14333: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_14334: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_14335: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_14336: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14337: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14338: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14339: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_14340: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14341: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14342: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_14343: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14344: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14345: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14346: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14347: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14348: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14349: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14350: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14351: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_14352: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_14353: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14354: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_14355: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_14356: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14357: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_14358: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14359: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_14360: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_14361: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14362: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_14363: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14364: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_14365: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14366: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_14367: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> InvSet[NODE_2] = true
rule_14368: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14369: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14370: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_14371: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = false
rule_14372: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_14373: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14374: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14375: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_14376: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_14377: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14378: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_14379: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_14380: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14381: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14382: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_14383: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14384: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14385: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_14386: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_14387: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14388: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14389: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_14390: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_14391: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_14392: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14393: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14394: Cache[NODE_1].State != E & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14395: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14396: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_14397: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_14398: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_14399: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != E
rule_14400: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_14401: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14402: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14403: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_14404: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14405: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14406: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14407: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14408: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_14409: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14410: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14411: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14412: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14413: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_14414: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_14415: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14416: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14417: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14418: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_14419: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14420: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_14421: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_14422: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14423: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14424: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_14425: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14426: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14427: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_14428: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14429: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14430: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14431: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14432: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14433: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_14434: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14435: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14436: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_14437: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_14438: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14439: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14440: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14441: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14442: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14443: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_14444: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_14445: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_14446: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14447: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14448: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_14449: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_14450: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_14451: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_14452: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14453: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_14454: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14455: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14456: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_14457: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_14458: InvSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14459: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_14460: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14461: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_14462: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_14463: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14464: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14465: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14466: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14467: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14468: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_14469: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14470: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_14471: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_14472: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_14473: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14474: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_14475: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14476: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14477: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_14478: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14479: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_14480: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14481: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_14482: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_14483: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_14484: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_14485: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_14486: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14487: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_14488: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14489: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_14490: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14491: ShrSet[NODE_2] = false & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14492: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_14493: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_14494: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14495: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14496: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_14497: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_14498: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_14499: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14500: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14501: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14502: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14503: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14504: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_14505: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> ShrSet[NODE_2] = false
rule_14506: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_14507: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14508: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14509: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14510: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14511: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14512: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_14513: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14514: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_14515: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14516: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14517: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_14518: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14519: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14520: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_14521: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_14522: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14523: ShrSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_14524: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14525: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14526: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_14527: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14528: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_14529: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_14530: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14531: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14532: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14533: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14534: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_14535: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14536: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_14537: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_14538: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14539: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14540: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_14541: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_14542: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_14543: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_14544: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14545: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_14546: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_14547: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14548: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14549: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_14550: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14551: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14552: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_14553: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_14554: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != S
rule_14555: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14556: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_14557: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14558: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_14559: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14560: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_14561: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_14562: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_14563: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_14564: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_14565: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_14566: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_14567: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_14568: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_14569: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_14570: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14571: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_14572: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14573: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_14574: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_14575: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_14576: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14577: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14578: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_14579: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_1] = false
rule_14580: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14581: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14582: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14583: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14584: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14585: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14586: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_2] = true
rule_14587: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_14588: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14589: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14590: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_14591: ShrSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_14592: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_14593: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14594: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_14595: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_14596: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14597: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14598: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14599: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_14600: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14601: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_14602: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14603: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_14604: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_14605: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14606: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14607: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_14608: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_14609: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14610: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_14611: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_14612: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14613: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_14614: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_14615: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14616: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14617: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14618: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14619: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14620: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = true
rule_14621: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_14622: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_14623: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14624: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_14625: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14626: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14627: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14628: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14629: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_14630: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_14631: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_14632: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14633: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> ExGntd = false
rule_14634: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_2].State != E
rule_14635: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_14636: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_14637: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14638: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_14639: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_14640: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14641: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14642: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_14643: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_14644: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_14645: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_14646: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_14647: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_14648: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_14649: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14650: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_14651: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_14652: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14653: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_14654: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14655: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Cache[NODE_1].State != S
rule_14656: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_14657: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_14658: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_14659: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_14660: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_14661: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_14662: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14663: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_14664: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_14665: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_14666: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_14667: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14668: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14669: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = true
rule_14670: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_14671: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14672: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_14673: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_14674: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14675: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_14676: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != Inv
rule_14677: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_14678: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_14679: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = true
rule_14680: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_14681: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14682: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14683: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_14684: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_14685: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_14686: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State = I
rule_14687: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_14688: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_14689: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14690: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14691: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_14692: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_14693: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_14694: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14695: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_14696: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14697: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_14698: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_14699: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14700: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_14701: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14702: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_14703: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14704: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_14705: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14706: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14707: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14708: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14709: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14710: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_14711: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_14712: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_14713: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14714: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_14715: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14716: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14717: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14718: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_14719: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_14720: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14721: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_14722: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_14723: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14724: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14725: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_14726: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_14727: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_14728: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_14729: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14730: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_14731: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_14732: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_14733: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> ShrSet[NODE_2] = false
rule_14734: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14735: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14736: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14737: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_14738: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14739: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14740: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_14741: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_14742: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14743: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_14744: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_14745: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14746: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14747: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14748: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_14749: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_1] = true
rule_14750: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14751: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_14752: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14753: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_14754: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14755: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14756: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_14757: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_14758: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_14759: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14760: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_14761: Cache[NODE_1].State = I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_14762: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_14763: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_14764: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_14765: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14766: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14767: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_14768: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14769: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_14770: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_14771: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_14772: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14773: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14774: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_14775: Cache[NODE_1].Data = AuxData & CurCmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_14776: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14777: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14778: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_14779: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_14780: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14781: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_14782: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_14783: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_14784: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_14785: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_14786: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14787: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_14788: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_14789: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14790: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14791: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14792: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_14793: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14794: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_14795: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_14796: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_14797: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_14798: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = true
rule_14799: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_14800: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_14801: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14802: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_14803: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_14804: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_14805: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_14806: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_14807: Chan3[NODE_2].Cmd = Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14808: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_14809: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != I
rule_14810: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_14811: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_14812: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_14813: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_14814: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14815: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14816: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_14817: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_14818: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_14819: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_14820: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_14821: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_14822: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_14823: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_14824: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_14825: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14826: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_14827: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_14828: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_14829: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_14830: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_14831: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> ShrSet[NODE_1] = false
rule_14832: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_14833: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> ShrSet[NODE_1] = true
rule_14834: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != S
rule_14835: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_14836: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14837: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_14838: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_14839: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_14840: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_14841: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14842: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_14843: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14844: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_14845: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14846: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_14847: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_14848: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14849: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_14850: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14851: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_14852: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_14853: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14854: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_14855: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_14856: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = true
rule_14857: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_14858: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_14859: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_14860: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_14861: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_14862: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14863: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_14864: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_14865: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14866: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_14867: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14868: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_14869: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14870: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_14871: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_14872: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_14873: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_14874: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_14875: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14876: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_14877: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14878: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_14879: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_14880: InvSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_14881: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_14882: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_14883: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_14884: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14885: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_2] = false
rule_14886: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_14887: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_14888: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_14889: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_14890: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14891: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_14892: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14893: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_14894: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14895: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14896: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_14897: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_14898: InvSet[NODE_2] = true & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_14899: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_14900: Chan3[NODE_1].Cmd != InvAck & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_14901: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_14902: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_14903: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> ShrSet[NODE_2] = true
rule_14904: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_14905: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14906: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_14907: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_14908: ShrSet[NODE_1] = true & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_14909: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_14910: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14911: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14912: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_14913: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_14914: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_14915: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_14916: CurCmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14917: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_14918: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_14919: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_14920: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_14921: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_14922: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_14923: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_14924: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_14925: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_14926: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_14927: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_14928: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_14929: InvSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_14930: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_14931: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_14932: ShrSet[NODE_1] = false & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_14933: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_14934: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_14935: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_14936: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_14937: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14938: Cache[NODE_1].State != I & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_14939: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_14940: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> ShrSet[NODE_2] = false
rule_14941: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_14942: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_14943: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_14944: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_14945: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_14946: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_14947: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_14948: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_14949: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_14950: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_14951: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14952: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_14953: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_14954: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_1].State != I
rule_14955: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqE
rule_14956: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14957: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_14958: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_14959: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_14960: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_14961: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14962: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14963: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_14964: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_14965: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_14966: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_14967: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_14968: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_14969: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_14970: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_14971: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_14972: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_14973: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14974: CurCmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_14975: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_14976: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_14977: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_14978: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_14979: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_14980: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_14981: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_14982: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_14983: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_14984: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14985: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_14986: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != S
rule_14987: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_14988: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_14989: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_14990: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_14991: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_14992: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_14993: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_14994: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_14995: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_14996: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_14997: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_14998: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_14999: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_15000: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15001: Cache[NODE_2].State = I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15002: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_15003: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_15004: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15005: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15006: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15007: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15008: Chan3[NODE_1].Cmd = Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15009: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15010: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_15011: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15012: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15013: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15014: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_15015: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_15016: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_15017: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15018: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_15019: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_15020: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_15021: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_15022: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_15023: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15024: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15025: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15026: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15027: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_15028: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15029: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_15030: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15031: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15032: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_15033: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15034: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_15035: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15036: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_15037: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15038: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15039: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_15040: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15041: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_15042: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_15043: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_15044: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_15045: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15046: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15047: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15048: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15049: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_15050: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15051: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15052: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15053: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_15054: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_15055: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15056: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15057: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15058: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_15059: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_1] = false
rule_15060: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_1] = false
rule_15061: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_15062: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_15063: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_15064: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15065: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15066: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15067: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_15068: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15069: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_15070: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_15071: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15072: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15073: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15074: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_15075: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15076: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15077: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_15078: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_15079: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_15080: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15081: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15082: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_15083: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_15084: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_15085: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15086: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_15087: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15088: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_15089: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_15090: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15091: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_15092: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15093: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15094: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_15095: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15096: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15097: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15098: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_15099: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_15100: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_15101: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15102: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15103: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15104: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15105: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15106: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15107: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15108: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_15109: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_15110: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15111: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15112: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_15113: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15114: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_15115: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15116: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15117: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15118: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15119: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15120: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_15121: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15122: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15123: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_15124: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_15125: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15126: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_15127: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_15128: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15129: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15130: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15131: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15132: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15133: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15134: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_15135: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15136: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_15137: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15138: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15139: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15140: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_15141: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15142: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15143: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15144: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_15145: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15146: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_15147: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_15148: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_15149: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15150: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15151: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15152: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_15153: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15154: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15155: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15156: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15157: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_15158: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_15159: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15160: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15161: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_15162: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_1] = true
rule_15163: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15164: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15165: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15166: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15167: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_15168: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15169: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15170: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_15171: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_15172: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15173: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15174: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15175: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_15176: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15177: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15178: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15179: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15180: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_15181: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15182: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15183: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_15184: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_15185: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_15186: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_15187: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15188: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_15189: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15190: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15191: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_15192: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15193: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_15194: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15195: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_15196: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15197: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_15198: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15199: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_15200: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15201: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15202: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15203: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_15204: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_15205: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_15206: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15207: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15208: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_15209: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15210: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15211: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15212: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_15213: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15214: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15215: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15216: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15217: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15218: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_15219: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_15220: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15221: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15222: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15223: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15224: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_15225: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15226: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15227: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].State = E
rule_15228: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_15229: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_15230: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_15231: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15232: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_15233: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_15234: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15235: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_15236: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15237: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_15238: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15239: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_15240: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15241: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_15242: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_15243: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15244: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15245: InvSet[NODE_2] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_15246: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15247: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15248: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15249: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_15250: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15251: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15252: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_15253: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_15254: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> MemData = AuxData
rule_15255: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_15256: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_15257: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15258: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State = I
rule_15259: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15260: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15261: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15262: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15263: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_15264: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15265: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15266: InvSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_15267: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15268: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_15269: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_15270: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15271: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15272: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_15273: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_15274: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15275: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15276: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15277: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_15278: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = false
rule_15279: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15280: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_15281: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15282: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_15283: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15284: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15285: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15286: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15287: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15288: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15289: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15290: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15291: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != I
rule_15292: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_15293: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_15294: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_15295: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15296: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15297: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_15298: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15299: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_15300: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15301: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15302: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15303: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15304: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15305: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_15306: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15307: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_15308: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15309: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_15310: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = false
rule_15311: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15312: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_15313: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15314: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_15315: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15316: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15317: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15318: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_15319: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_15320: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15321: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15322: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15323: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_15324: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_15325: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_15326: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_15327: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15328: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15329: Cache[NODE_2].State != S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15330: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15331: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_15332: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15333: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15334: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_15335: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15336: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15337: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15338: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_15339: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_15340: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15341: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15342: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15343: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15344: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_15345: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_15346: ShrSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_15347: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15348: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_15349: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_15350: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_15351: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15352: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_15353: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_15354: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_15355: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_15356: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15357: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15358: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != I
rule_15359: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15360: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != I
rule_15361: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15362: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_15363: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15364: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15365: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_15366: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15367: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15368: Cache[NODE_2].State != E & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15369: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15370: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_15371: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15372: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_15373: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_15374: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_15375: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_15376: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15377: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_15378: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15379: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15380: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15381: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15382: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_15383: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_15384: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_15385: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_15386: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15387: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_15388: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_15389: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_15390: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15391: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_15392: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_15393: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_15394: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_15395: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15396: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_15397: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15398: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_15399: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15400: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_15401: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_15402: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_15403: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_15404: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15405: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15406: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15407: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15408: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_15409: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_15410: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15411: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_15412: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15413: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15414: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_15415: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15416: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_15417: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15418: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_15419: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_15420: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15421: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_15422: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15423: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15424: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = false
rule_15425: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_15426: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_15427: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_15428: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15429: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15430: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_15431: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_15432: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15433: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15434: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_15435: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15436: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15437: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_15438: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15439: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15440: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_15441: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_15442: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_15443: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15444: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15445: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_15446: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_15447: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15448: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15449: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15450: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15451: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15452: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15453: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15454: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_15455: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_15456: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15457: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_15458: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15459: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15460: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_15461: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_15462: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15463: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_15464: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15465: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_15466: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15467: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15468: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15469: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_15470: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15471: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15472: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_15473: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15474: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_15475: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_15476: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15477: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15478: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15479: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_15480: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15481: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_15482: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_15483: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_15484: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_15485: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15486: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15487: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_15488: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_15489: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_15490: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_15491: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_15492: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqE
rule_15493: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_15494: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_15495: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_15496: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15497: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15498: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_15499: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15500: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_15501: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15502: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_15503: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_15504: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_15505: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_15506: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15507: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15508: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15509: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_15510: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_15511: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15512: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15513: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15514: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15515: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> InvSet[NODE_1] = false
rule_15516: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15517: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15518: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15519: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15520: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15521: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15522: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15523: Cache[NODE_1].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15524: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_15525: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15526: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15527: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_15528: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15529: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15530: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_15531: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15532: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15533: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_15534: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15535: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15536: Cache[NODE_2].State = I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_15537: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_15538: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15539: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15540: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != Empty
rule_15541: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15542: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15543: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_15544: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_2] = false
rule_15545: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_15546: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_15547: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15548: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_15549: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_15550: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15551: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15552: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_15553: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15554: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_15555: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15556: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_15557: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_15558: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_15559: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_15560: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_15561: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_15562: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_15563: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_15564: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_15565: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15566: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_15567: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_15568: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_15569: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15570: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_15571: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_15572: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15573: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15574: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_15575: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15576: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_15577: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15578: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_15579: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_15580: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15581: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_15582: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15583: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15584: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_15585: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_15586: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_15587: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15588: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_15589: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_15590: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_15591: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15592: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15593: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15594: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15595: InvSet[NODE_2] = true & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_15596: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_15597: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_15598: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_15599: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15600: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15601: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_15602: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15603: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15604: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_15605: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15606: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_15607: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_15608: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_15609: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15610: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15611: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_15612: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State = I
rule_15613: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_15614: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_15615: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_15616: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15617: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_15618: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_15619: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_15620: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_15621: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_15622: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_15623: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_15624: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_15625: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_15626: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15627: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15628: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_15629: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15630: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_15631: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_15632: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15633: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_15634: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_15635: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15636: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15637: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15638: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15639: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_15640: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15641: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15642: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15643: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15644: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_15645: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15646: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15647: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_15648: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15649: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15650: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_15651: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_15652: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15653: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_15654: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15655: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_15656: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != I
rule_15657: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_15658: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15659: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15660: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != ReqS
rule_15661: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15662: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_15663: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15664: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_15665: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_15666: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15667: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15668: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15669: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15670: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_15671: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15672: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_15673: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15674: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_15675: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15676: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_15677: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15678: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15679: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_15680: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_15681: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_15682: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15683: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15684: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15685: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_15686: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_15687: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15688: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_15689: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15690: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_15691: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_15692: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_15693: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15694: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqE
rule_15695: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15696: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_15697: Cache[NODE_2].State != E & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15698: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_15699: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_15700: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_15701: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_15702: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15703: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15704: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15705: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15706: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_15707: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15708: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15709: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_15710: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15711: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15712: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15713: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15714: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_15715: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_15716: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = false
rule_15717: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15718: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_15719: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15720: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_15721: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15722: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_15723: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_15724: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_2] = true
rule_15725: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_15726: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15727: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_15728: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15729: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_15730: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15731: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15732: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_15733: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15734: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_15735: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_15736: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15737: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_15738: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_15739: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_15740: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15741: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15742: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15743: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15744: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_15745: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_15746: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15747: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15748: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15749: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_15750: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_15751: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != S
rule_15752: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_15753: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_15754: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_15755: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_15756: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_15757: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_15758: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15759: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_15760: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15761: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15762: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_15763: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15764: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15765: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_15766: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_15767: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_15768: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15769: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_15770: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15771: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15772: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_15773: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15774: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_15775: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15776: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_15777: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_15778: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_15779: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_15780: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15781: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_15782: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_15783: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15784: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15785: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_15786: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_15787: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15788: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_15789: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_15790: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_15791: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_15792: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15793: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_15794: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15795: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_15796: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15797: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15798: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_15799: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_15800: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_15801: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_15802: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15803: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15804: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_15805: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_15806: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15807: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15808: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15809: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_15810: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_15811: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_15812: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_15813: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_15814: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_15815: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_15816: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_15817: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15818: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_15819: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_15820: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15821: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15822: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_15823: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_15824: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_15825: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15826: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_15827: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_15828: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_15829: InvSet[NODE_1] = true & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_15830: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_15831: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15832: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_15833: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_15834: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_15835: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15836: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_15837: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15838: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_15839: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_15840: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_15841: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_15842: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_15843: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_15844: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_15845: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_15846: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15847: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_15848: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_15849: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_15850: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_15851: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_15852: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_15853: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_15854: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_15855: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_15856: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_15857: Cache[NODE_1].State != S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_15858: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_15859: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_15860: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_15861: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_15862: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_15863: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_15864: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_15865: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15866: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_15867: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_15868: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15869: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_15870: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_15871: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_15872: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_15873: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_15874: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_15875: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_15876: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15877: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_15878: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_15879: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_15880: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_15881: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_15882: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_15883: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_15884: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_15885: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15886: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15887: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15888: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_15889: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_15890: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_15891: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_15892: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_15893: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_15894: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_15895: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_15896: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15897: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_15898: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15899: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_15900: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15901: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_15902: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_15903: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15904: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_15905: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_15906: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_15907: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != ReqS
rule_15908: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_15909: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_15910: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_15911: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_15912: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_15913: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_15914: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_15915: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_15916: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15917: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15918: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_15919: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_15920: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_15921: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_15922: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_15923: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15924: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_15925: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_15926: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_15927: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_15928: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_15929: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_15930: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_15931: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_15932: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_15933: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_15934: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_15935: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_15936: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_15937: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_1] = false
rule_15938: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_15939: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_15940: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_15941: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_15942: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_15943: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_15944: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15945: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Empty
rule_15946: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_15947: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_15948: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_15949: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_15950: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_15951: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15952: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_15953: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_15954: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_15955: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15956: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_15957: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15958: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_15959: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_15960: Cache[NODE_2].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_15961: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_15962: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15963: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_15964: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_15965: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_15966: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_15967: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_15968: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_15969: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_15970: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = Empty
rule_15971: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_15972: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_15973: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_15974: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_15975: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_15976: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_15977: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_15978: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_15979: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_15980: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_15981: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15982: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_15983: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_15984: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_15985: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_15986: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_15987: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_15988: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15989: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_15990: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_15991: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_15992: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> MemData = AuxData
rule_15993: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_15994: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_15995: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_15996: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_15997: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15998: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_15999: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_16000: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_16001: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16002: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16003: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16004: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_16005: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State = I
rule_16006: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16007: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_16008: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16009: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16010: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_16011: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16012: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16013: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16014: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16015: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16016: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16017: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_16018: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_16019: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16020: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16021: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_16022: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntS
rule_16023: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = true
rule_16024: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_16025: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_16026: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16027: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16028: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16029: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16030: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16031: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_16032: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16033: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16034: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_16035: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_16036: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16037: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16038: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16039: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_16040: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_16041: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_16042: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16043: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16044: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_16045: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16046: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16047: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_16048: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_16049: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16050: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16051: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16052: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16053: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16054: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_16055: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_16056: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_16057: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16058: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16059: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_16060: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_16061: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16062: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16063: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16064: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16065: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16066: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16067: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_16068: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_16069: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_16070: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_16071: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16072: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_16073: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_16074: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_16075: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16076: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16077: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16078: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16079: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_16080: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16081: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_16082: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16083: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16084: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_16085: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16086: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_16087: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16088: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16089: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_16090: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16091: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16092: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16093: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_16094: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_16095: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16096: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16097: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_16098: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_16099: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16100: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16101: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_16102: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16103: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16104: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16105: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_16106: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_16107: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_16108: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_16109: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16110: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16111: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16112: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16113: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16114: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_16115: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_16116: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16117: InvSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16118: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16119: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16120: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16121: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16122: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_16123: Cache[NODE_1].State != E & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16124: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16125: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16126: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16127: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16128: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16129: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16130: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_16131: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_16132: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_16133: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16134: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_16135: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16136: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_16137: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16138: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_16139: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16140: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16141: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_16142: InvSet[NODE_2] = false & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16143: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> InvSet[NODE_2] = false
rule_16144: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16145: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_16146: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16147: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_2].State = E
rule_16148: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_16149: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16150: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State = I
rule_16151: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16152: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16153: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16154: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16155: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16156: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16157: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16158: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16159: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16160: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16161: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16162: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_16163: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16164: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_16165: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16166: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16167: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_16168: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16169: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_16170: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16171: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16172: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_16173: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16174: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16175: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_16176: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Inv
rule_16177: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != I
rule_16178: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_16179: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16180: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_16181: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16182: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16183: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16184: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16185: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16186: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16187: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16188: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_16189: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_16190: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16191: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_16192: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_16193: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_16194: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16195: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16196: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16197: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_16198: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16199: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_16200: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16201: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16202: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16203: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16204: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_16205: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_16206: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16207: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_16208: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_16209: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_16210: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_16211: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqS
rule_16212: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_16213: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16214: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16215: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_16216: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16217: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16218: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16219: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16220: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16221: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_16222: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16223: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16224: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16225: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_16226: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_16227: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16228: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16229: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_16230: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16231: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16232: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16233: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16234: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16235: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16236: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16237: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_16238: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16239: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16240: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_16241: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16242: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16243: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16244: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16245: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16246: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_16247: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16248: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_16249: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_16250: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16251: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16252: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16253: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16254: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16255: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16256: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16257: Cache[NODE_2].State != S & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16258: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_16259: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_16260: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_16261: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16262: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_16263: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16264: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16265: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_16266: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16267: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_16268: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16269: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16270: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16271: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_16272: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16273: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16274: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16275: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_16276: InvSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16277: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16278: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_16279: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_16280: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16281: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_16282: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16283: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16284: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16285: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16286: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_16287: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_16288: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16289: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = false
rule_16290: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16291: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntS
rule_16292: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_16293: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16294: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16295: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_16296: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16297: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_16298: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_16299: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_16300: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16301: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16302: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_16303: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16304: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_16305: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_16306: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16307: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16308: InvSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16309: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16310: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_16311: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_16312: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != I
rule_16313: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16314: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16315: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16316: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_16317: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_16318: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16319: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16320: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16321: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16322: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16323: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_16324: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_16325: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16326: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_16327: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_16328: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16329: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_16330: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_16331: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_16332: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_16333: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16334: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_16335: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16336: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16337: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_16338: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16339: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_16340: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_16341: Cache[NODE_2].State = I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_16342: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_16343: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_16344: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16345: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_16346: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_16347: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16348: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_16349: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16350: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16351: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_16352: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16353: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16354: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16355: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16356: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_16357: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_1] = false
rule_16358: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_16359: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16360: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16361: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16362: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16363: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_16364: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_16365: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_16366: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16367: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16368: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16369: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16370: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16371: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16372: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_16373: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16374: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_16375: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16376: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_16377: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16378: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16379: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_16380: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16381: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_16382: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16383: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16384: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16385: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16386: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16387: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_16388: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_16389: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16390: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_16391: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_16392: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_16393: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_16394: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> MemData = AuxData
rule_16395: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_16396: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_16397: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_16398: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> MemData = AuxData
rule_16399: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16400: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_16401: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16402: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16403: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16404: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16405: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16406: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_16407: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16408: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_16409: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16410: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_16411: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_16412: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_16413: InvSet[NODE_2] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16414: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16415: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_16416: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16417: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16418: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_16419: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16420: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_16421: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16422: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16423: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16424: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_16425: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16426: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != Empty
rule_16427: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_16428: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16429: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_16430: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16431: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_16432: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_16433: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_16434: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16435: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_16436: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16437: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_16438: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16439: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_16440: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16441: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_16442: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16443: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_16444: Cache[NODE_1].State = I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_16445: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16446: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_16447: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16448: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_16449: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16450: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16451: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16452: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_16453: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_16454: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16455: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_16456: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16457: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16458: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_16459: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16460: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16461: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_16462: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16463: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16464: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_16465: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16466: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16467: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16468: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_16469: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16470: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_16471: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_16472: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16473: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16474: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_16475: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_16476: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_16477: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16478: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_16479: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_16480: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_16481: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16482: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16483: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_16484: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_16485: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_16486: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != I
rule_16487: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_16488: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16489: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_16490: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_16491: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16492: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_16493: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_16494: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16495: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16496: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16497: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_16498: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16499: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_16500: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16501: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_16502: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16503: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_16504: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_16505: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_16506: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16507: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_16508: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16509: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16510: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_16511: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16512: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16513: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16514: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_16515: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_16516: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_16517: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_16518: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_16519: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16520: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_16521: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_16522: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16523: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16524: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16525: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16526: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_16527: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_16528: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_16529: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_16530: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_16531: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_16532: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_16533: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_16534: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16535: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_16536: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_16537: InvSet[NODE_1] = true & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_16538: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16539: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = true
rule_16540: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16541: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_16542: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16543: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16544: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16545: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16546: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_16547: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_16548: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_16549: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_16550: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_16551: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16552: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16553: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16554: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16555: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_16556: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_16557: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_16558: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16559: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16560: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16561: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16562: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_16563: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_16564: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16565: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16566: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16567: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16568: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_16569: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_16570: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16571: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16572: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_16573: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16574: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16575: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_16576: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_16577: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16578: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_16579: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16580: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16581: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_16582: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16583: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16584: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_16585: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16586: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16587: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_16588: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16589: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16590: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_16591: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16592: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_1].Cmd != ReqE
rule_16593: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_16594: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_16595: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16596: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_16597: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_16598: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16599: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16600: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = Empty
rule_16601: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_16602: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16603: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16604: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16605: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16606: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16607: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_16608: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_16609: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16610: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_16611: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_16612: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16613: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16614: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16615: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_16616: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16617: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_16618: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_16619: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16620: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_16621: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16622: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16623: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_16624: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_16625: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_16626: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_16627: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16628: Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16629: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16630: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_16631: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16632: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_16633: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_16634: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_16635: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16636: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16637: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_16638: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16639: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != ReqE
rule_16640: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16641: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_16642: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16643: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_16644: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_16645: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16646: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_16647: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_16648: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_16649: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_16650: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_16651: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_16652: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_16653: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_16654: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_16655: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16656: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16657: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_16658: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16659: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16660: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_16661: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16662: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_16663: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_16664: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_16665: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_16666: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_16667: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16668: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_16669: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_16670: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16671: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16672: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_16673: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16674: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_16675: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16676: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_16677: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_16678: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16679: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_16680: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_16681: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_16682: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_16683: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16684: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_16685: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16686: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_16687: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16688: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_16689: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_16690: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16691: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_16692: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_16693: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16694: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_16695: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16696: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_16697: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16698: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_16699: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_16700: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_16701: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_16702: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_2].State != S
rule_16703: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_16704: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_16705: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_16706: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_16707: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_16708: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16709: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_16710: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_16711: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16712: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_16713: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16714: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_16715: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_16716: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_16717: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16718: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_16719: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_16720: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_16721: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16722: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_16723: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16724: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_16725: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16726: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_16727: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_16728: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_16729: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16730: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_16731: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_16732: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_16733: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_16734: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16735: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_16736: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_16737: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16738: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Inv
rule_16739: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16740: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_16741: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_16742: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16743: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_16744: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_16745: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_16746: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16747: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_16748: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16749: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16750: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_16751: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16752: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_16753: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_16754: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_16755: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_16756: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_16757: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan1[NODE_2].Cmd != Empty
rule_16758: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16759: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> InvSet[NODE_2] = false
rule_16760: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_16761: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_16762: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_16763: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16764: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16765: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_16766: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16767: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> MemData = AuxData
rule_16768: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16769: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_16770: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_16771: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16772: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16773: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_16774: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_16775: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_16776: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_16777: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_16778: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_16779: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_1].Cmd != Empty
rule_16780: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16781: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_16782: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16783: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_16784: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_16785: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_16786: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16787: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16788: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_16789: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16790: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_16791: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_16792: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_16793: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_16794: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_16795: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_16796: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16797: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_16798: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_16799: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_16800: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16801: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_16802: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16803: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_16804: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_16805: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_16806: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan1[NODE_2].Cmd != Empty
rule_16807: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_16808: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16809: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_16810: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16811: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_16812: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16813: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_16814: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16815: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_16816: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_16817: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16818: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_16819: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_16820: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = true
rule_16821: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16822: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16823: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_16824: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_16825: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != S
rule_16826: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_16827: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16828: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_16829: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> ShrSet[NODE_1] = true
rule_16830: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16831: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_16832: Cache[NODE_2].State = I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_16833: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_16834: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_16835: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_16836: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_16837: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16838: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_16839: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_16840: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_16841: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_16842: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_16843: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_16844: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_16845: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16846: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_16847: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_16848: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16849: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16850: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_16851: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_16852: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_16853: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_16854: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16855: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_16856: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_16857: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_16858: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_16859: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_16860: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16861: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_16862: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_16863: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_16864: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_16865: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_16866: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_16867: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_16868: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_16869: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_16870: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_16871: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = false
rule_16872: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_16873: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16874: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_16875: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_16876: InvSet[NODE_1] = false & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_16877: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_16878: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_16879: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16880: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_16881: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_16882: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = true
rule_16883: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16884: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_16885: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_16886: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_16887: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_16888: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_16889: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_16890: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_16891: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_16892: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_16893: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_16894: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_16895: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_16896: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16897: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16898: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_16899: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_16900: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_16901: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_16902: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_16903: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].State != I
rule_16904: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16905: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_16906: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16907: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_16908: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_16909: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = false
rule_16910: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_16911: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_16912: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_16913: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16914: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_16915: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_16916: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_16917: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_16918: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_16919: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_16920: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_16921: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_16922: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_16923: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_16924: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_16925: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_16926: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_16927: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_16928: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_16929: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16930: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_16931: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_16932: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_16933: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_16934: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_16935: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16936: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_16937: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_16938: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_16939: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_16940: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_16941: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16942: ShrSet[NODE_1] = false & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_16943: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_16944: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16945: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_16946: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_16947: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_16948: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_16949: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_16950: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_16951: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_16952: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_16953: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_16954: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_16955: Cache[NODE_2].State != S & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16956: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_16957: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_16958: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_16959: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16960: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_16961: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_16962: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_16963: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_16964: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_16965: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_16966: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_16967: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_16968: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_16969: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_16970: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_16971: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> ShrSet[NODE_2] = true
rule_16972: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_16973: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_16974: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_16975: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_16976: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16977: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_16978: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_16979: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_16980: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_16981: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_16982: InvSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_16983: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_16984: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_16985: Cache[NODE_1].State = I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_16986: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_16987: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_16988: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_16989: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_16990: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_16991: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_16992: Cache[NODE_1].State != E & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_16993: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_16994: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_16995: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_16996: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_16997: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].State != I
rule_16998: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_16999: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17000: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17001: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17002: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17003: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_17004: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17005: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17006: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17007: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17008: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17009: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_17010: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_17011: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_17012: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_17013: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_17014: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17015: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17016: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_17017: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_17018: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_17019: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_17020: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_17021: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17022: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_17023: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_17024: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != Empty
rule_17025: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17026: InvSet[NODE_2] = true & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_17027: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17028: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_17029: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17030: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> InvSet[NODE_2] = false
rule_17031: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17032: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_17033: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17034: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17035: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_17036: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17037: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17038: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_17039: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_17040: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_17041: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_17042: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17043: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17044: Cache[NODE_1].State != S & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17045: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_17046: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17047: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State = I
rule_17048: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17049: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17050: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_17051: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17052: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17053: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_17054: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17055: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17056: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_17057: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_17058: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17059: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17060: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17061: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17062: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_17063: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntS
rule_17064: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_17065: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17066: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_17067: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17068: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17069: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17070: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != Empty
rule_17071: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17072: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17073: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17074: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17075: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_17076: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17077: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17078: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17079: InvSet[NODE_1] = false & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17080: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17081: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17082: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17083: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_17084: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17085: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17086: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_17087: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17088: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17089: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_17090: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17091: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17092: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17093: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17094: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17095: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_17096: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17097: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_17098: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_17099: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_17100: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_17101: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17102: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_17103: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_17104: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_17105: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17106: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_17107: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17108: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17109: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_17110: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17111: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17112: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_17113: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_17114: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_17115: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17116: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = false
rule_17117: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17118: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17119: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17120: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17121: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17122: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17123: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17124: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_17125: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17126: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17127: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != I
rule_17128: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17129: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17130: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17131: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17132: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_17133: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].State != I
rule_17134: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17135: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17136: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State = I
rule_17137: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_17138: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17139: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_17140: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17141: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17142: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_17143: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17144: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17145: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_17146: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17147: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17148: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_17149: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17150: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_2] = false
rule_17151: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_17152: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_17153: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_17154: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_17155: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17156: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17157: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> MemData = AuxData
rule_17158: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Cache[NODE_1].State != S
rule_17159: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17160: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17161: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_17162: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17163: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd = Empty
rule_17164: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17165: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17166: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17167: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17168: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17169: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_17170: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17171: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17172: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_17173: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17174: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_17175: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_17176: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17177: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan2[NODE_1].Cmd != GntE
rule_17178: Cache[NODE_1].State = I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_17179: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17180: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != Empty
rule_17181: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17182: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17183: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_17184: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17185: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_17186: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17187: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_17188: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_17189: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17190: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_17191: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17192: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_17193: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_17194: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17195: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17196: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17197: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_17198: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_17199: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_17200: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17201: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17202: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_17203: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17204: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_17205: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_17206: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_17207: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_17208: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17209: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17210: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17211: ShrSet[NODE_1] = false & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_17212: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17213: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_17214: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17215: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17216: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17217: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17218: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17219: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_17220: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_17221: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17222: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17223: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17224: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Empty
rule_17225: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17226: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17227: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_17228: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17229: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_17230: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17231: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_17232: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17233: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17234: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17235: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_17236: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17237: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17238: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_17239: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17240: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17241: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_17242: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17243: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17244: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_17245: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17246: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_17247: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17248: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_17249: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_17250: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_17251: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17252: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_17253: Cache[NODE_1].State != E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17254: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17255: ShrSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17256: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17257: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_2] = true
rule_17258: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17259: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17260: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17261: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17262: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_17263: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_17264: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_17265: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17266: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_17267: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17268: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17269: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17270: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17271: Cache[NODE_1].State = I & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_17272: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17273: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_2] = false
rule_17274: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_17275: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_17276: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_17277: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_17278: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_17279: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17280: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_17281: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17282: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17283: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17284: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17285: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17286: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17287: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17288: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17289: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17290: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_17291: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_17292: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17293: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17294: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17295: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_17296: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17297: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17298: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17299: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17300: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_17301: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17302: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17303: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_17304: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17305: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_17306: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_17307: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17308: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17309: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_17310: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17311: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_17312: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17313: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17314: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17315: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_17316: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_17317: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17318: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17319: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17320: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_17321: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_17322: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_17323: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17324: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_17325: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_17326: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17327: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
rule_17328: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_17329: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17330: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17331: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_17332: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_17333: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17334: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17335: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_17336: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_17337: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17338: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17339: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_17340: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17341: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17342: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_17343: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17344: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17345: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17346: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_17347: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17348: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17349: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17350: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_17351: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17352: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_17353: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_17354: Cache[NODE_2].State = S & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_17355: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17356: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_17357: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_17358: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_17359: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17360: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_17361: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17362: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17363: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17364: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_17365: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17366: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_17367: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_17368: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_17369: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != Empty
rule_17370: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_17371: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_17372: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_17373: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_17374: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_17375: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_17376: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17377: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_17378: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17379: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_17380: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_17381: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17382: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_17383: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_17384: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_17385: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17386: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17387: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17388: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_17389: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_17390: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17391: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = true
rule_17392: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_17393: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17394: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17395: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17396: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_17397: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_17398: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17399: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17400: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_17401: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17402: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17403: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_17404: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17405: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17406: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17407: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17408: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17409: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17410: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_17411: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_17412: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_17413: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17414: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17415: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_17416: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_17417: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_17418: ShrSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_17419: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_17420: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_17421: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_17422: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17423: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_17424: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17425: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_17426: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_17427: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_17428: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17429: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_17430: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17431: ShrSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17432: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_17433: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_17434: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17435: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17436: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_17437: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_17438: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != S
rule_17439: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_17440: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_17441: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17442: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_17443: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_17444: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_17445: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqS
rule_17446: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17447: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != I
rule_17448: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_17449: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17450: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_17451: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17452: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_17453: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != Empty
rule_17454: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_17455: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_17456: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_17457: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_17458: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_17459: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17460: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17461: InvSet[NODE_2] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_17462: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17463: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17464: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_17465: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17466: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17467: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17468: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17469: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17470: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_17471: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17472: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_17473: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_17474: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17475: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_17476: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_17477: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_17478: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_17479: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_17480: Cache[NODE_2].State != E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17481: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_17482: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_17483: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Inv
rule_17484: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_17485: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_17486: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_17487: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqE
rule_17488: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17489: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_17490: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_17491: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17492: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17493: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17494: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17495: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17496: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_17497: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_17498: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_17499: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_17500: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17501: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17502: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17503: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_17504: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17505: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_17506: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17507: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_17508: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17509: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17510: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_17511: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_17512: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_17513: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_17514: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17515: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_17516: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17517: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17518: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17519: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17520: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17521: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_17522: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17523: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17524: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17525: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17526: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != I
rule_17527: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_17528: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_17529: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_17530: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17531: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_17532: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17533: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_17534: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_17535: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
rule_17536: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_17537: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17538: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17539: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_17540: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17541: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17542: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17543: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_17544: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_17545: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17546: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17547: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17548: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_17549: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17550: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17551: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_17552: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_17553: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_17554: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_17555: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_17556: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_17557: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17558: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_17559: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_17560: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_17561: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_17562: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17563: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_17564: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17565: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17566: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_17567: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_17568: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17569: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_17570: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_17571: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_17572: Cache[NODE_1].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17573: MemData = AuxData & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17574: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_17575: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != I
rule_17576: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_17577: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17578: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_17579: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17580: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17581: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_2] = false
rule_17582: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17583: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17584: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_17585: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_17586: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17587: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17588: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17589: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17590: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_17591: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17592: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17593: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_17594: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17595: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_17596: Chan3[NODE_1].Cmd != Empty & MemData != AuxData -> Chan3[NODE_1].Data = AuxData
rule_17597: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_17598: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_17599: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_17600: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_17601: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17602: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_17603: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17604: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_17605: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_17606: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17607: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_17608: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_17609: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_17610: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_17611: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_17612: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17613: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_17614: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_17615: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17616: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_17617: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17618: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_17619: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17620: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17621: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_17622: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_17623: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_17624: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> ShrSet[NODE_1] = false
rule_17625: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17626: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_17627: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_17628: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_17629: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17630: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17631: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_17632: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_17633: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_1] = true
rule_17634: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_17635: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17636: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_17637: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17638: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17639: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_17640: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_17641: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_17642: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_17643: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17644: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17645: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_17646: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_17647: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17648: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_17649: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_17650: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_17651: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_17652: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_17653: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_17654: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17655: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_17656: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_17657: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_2] = false
rule_17658: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_17659: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17660: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_17661: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_17662: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17663: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_17664: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_17665: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_17666: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17667: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_17668: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_17669: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17670: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_17671: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_17672: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17673: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_17674: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17675: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_17676: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_17677: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_17678: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17679: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17680: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_17681: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_17682: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17683: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_17684: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_17685: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd = Inv
rule_17686: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17687: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17688: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_17689: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17690: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_17691: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17692: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_17693: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17694: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_17695: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17696: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17697: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17698: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17699: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_17700: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17701: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17702: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_17703: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Empty
rule_17704: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_17705: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17706: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_17707: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17708: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17709: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17710: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17711: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_17712: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_17713: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17714: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_17715: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_17716: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_17717: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17718: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_17719: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_17720: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17721: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17722: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_17723: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_17724: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_17725: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_17726: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17727: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17728: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17729: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17730: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17731: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_17732: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17733: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_17734: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17735: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_17736: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_17737: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17738: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_17739: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17740: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_17741: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_17742: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_17743: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_17744: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_17745: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_17746: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_17747: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = true
rule_17748: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17749: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_17750: Cache[NODE_2].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17751: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17752: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_17753: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_17754: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_17755: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17756: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_17757: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_17758: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_17759: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_17760: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17761: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17762: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_17763: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17764: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_17765: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_17766: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17767: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_17768: InvSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_17769: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_17770: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17771: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17772: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_17773: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_17774: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_17775: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_17776: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17777: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_17778: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_17779: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_17780: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17781: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != I
rule_17782: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_17783: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17784: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_17785: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_17786: Cache[NODE_2].State = E & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_17787: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_17788: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_17789: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17790: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_17791: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_17792: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_17793: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_17794: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17795: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_17796: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != I
rule_17797: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_17798: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != Inv
rule_17799: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_17800: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_17801: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17802: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_17803: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_17804: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_17805: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17806: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17807: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_17808: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_17809: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_17810: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_17811: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_17812: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_17813: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_17814: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> ShrSet[NODE_2] = false
rule_17815: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_17816: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_17817: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_17818: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_17819: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_17820: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_17821: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_17822: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_17823: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_17824: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_17825: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_17826: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_1] = false
rule_17827: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_17828: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17829: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17830: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17831: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17832: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_17833: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_17834: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_17835: ShrSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_17836: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_17837: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_17838: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_17839: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17840: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_17841: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17842: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17843: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_17844: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_17845: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_17846: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17847: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_17848: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_17849: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_17850: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_17851: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State = I
rule_17852: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_17853: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_17854: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17855: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != I
rule_17856: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_17857: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17858: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17859: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_17860: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_17861: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_17862: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_17863: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_17864: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17865: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17866: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_17867: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_17868: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17869: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_17870: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17871: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != S
rule_17872: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_17873: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_17874: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_17875: Cache[NODE_2].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17876: Cache[NODE_2].State = E & ShrSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_17877: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17878: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_17879: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_17880: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_17881: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_1] = true
rule_17882: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_17883: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_17884: Cache[NODE_2].Data = AuxData & MemData = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17885: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_17886: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_17887: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_17888: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_17889: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_17890: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> ShrSet[NODE_2] = true
rule_17891: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != S
rule_17892: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_17893: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_17894: Cache[NODE_1].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17895: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_17896: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_17897: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_17898: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_17899: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_17900: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_17901: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_17902: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_17903: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_17904: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17905: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_17906: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_17907: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_17908: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_17909: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_17910: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_17911: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_17912: MemData = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_17913: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_17914: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_17915: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17916: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_17917: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17918: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_17919: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17920: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqE
rule_17921: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_17922: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_17923: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_17924: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_17925: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17926: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> InvSet[NODE_1] = false
rule_17927: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_17928: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17929: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_17930: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_17931: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_17932: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_17933: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_17934: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_17935: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_17936: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_17937: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_17938: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_17939: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_17940: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_17941: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_17942: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_17943: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_17944: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_17945: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_17946: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_17947: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17948: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_17949: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_17950: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_17951: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_17952: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_17953: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_17954: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_17955: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_17956: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17957: MemData = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_17958: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_17959: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_17960: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_17961: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_17962: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> InvSet[NODE_2] = false
rule_17963: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_17964: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_17965: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_17966: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_17967: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_17968: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_17969: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_17970: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_17971: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_17972: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_17973: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_17974: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_17975: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_17976: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_17977: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_17978: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_17979: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_17980: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_17981: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_17982: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_17983: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_17984: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17985: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_17986: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_17987: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_17988: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_17989: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_17990: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_17991: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_17992: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_17993: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_17994: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_17995: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_17996: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_17997: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_17998: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_17999: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_18000: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18001: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18002: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_18003: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18004: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> InvSet[NODE_2] = false
rule_18005: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18006: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_18007: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_18008: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18009: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18010: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18011: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18012: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18013: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18014: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_18015: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18016: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18017: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18018: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_18019: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18020: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18021: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18022: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_18023: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18024: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18025: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18026: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_18027: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18028: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_18029: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18030: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18031: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18032: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_18033: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_18034: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18035: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_18036: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_18037: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_18038: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18039: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18040: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18041: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18042: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_18043: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18044: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18045: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18046: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18047: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18048: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18049: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18050: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18051: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18052: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18053: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18054: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18055: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18056: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18057: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18058: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18059: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18060: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_18061: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18062: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18063: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_18064: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18065: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18066: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18067: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_18068: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18069: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_18070: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18071: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_18072: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_18073: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18074: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18075: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18076: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18077: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18078: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18079: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_18080: InvSet[NODE_1] = true & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_18081: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18082: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18083: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18084: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18085: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18086: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18087: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_18088: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_18089: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_18090: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_18091: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_18092: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18093: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18094: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_18095: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18096: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_18097: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_18098: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_18099: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18100: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_18101: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntS
rule_18102: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18103: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_18104: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18105: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18106: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_18107: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_18108: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18109: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_18110: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_18111: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18112: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18113: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_18114: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18115: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18116: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18117: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_18118: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_18119: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18120: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18121: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_18122: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18123: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18124: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18125: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18126: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_18127: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18128: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18129: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_18130: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_2].State != S
rule_18131: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_18132: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18133: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_18134: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18135: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18136: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Inv
rule_18137: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18138: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18139: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18140: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_18141: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_18142: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_18143: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18144: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18145: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18146: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_18147: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State = I
rule_18148: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_18149: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18150: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_18151: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18152: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> InvSet[NODE_1] = false
rule_18153: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18154: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_18155: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_18156: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18157: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_18158: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_18159: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_18160: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18161: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_18162: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18163: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18164: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18165: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18166: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Empty
rule_18167: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_18168: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18169: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_18170: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_18171: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18172: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18173: ShrSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18174: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_18175: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_18176: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_18177: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18178: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_18179: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_18180: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18181: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18182: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18183: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_18184: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_18185: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_18186: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18187: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18188: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_18189: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18190: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18191: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18192: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_18193: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_18194: Cache[NODE_2].State != E & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18195: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18196: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18197: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_18198: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18199: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18200: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_18201: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_18202: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18203: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18204: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18205: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18206: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18207: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_18208: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_18209: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18210: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_18211: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18212: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18213: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_18214: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18215: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18216: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18217: Chan1[NODE_2].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18218: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18219: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18220: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18221: ShrSet[NODE_2] = false & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_18222: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18223: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_18224: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18225: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_1].Cmd != ReqE
rule_18226: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18227: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_18228: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_18229: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18230: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18231: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18232: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18233: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18234: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_18235: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_18236: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_18237: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_18238: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_18239: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18240: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18241: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_18242: Chan2[NODE_1].Cmd = Inv & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_18243: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18244: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18245: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18246: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18247: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_18248: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_18249: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_18250: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18251: Cache[NODE_1].State = S & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_18252: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_18253: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_18254: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18255: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18256: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18257: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_18258: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18259: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_18260: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18261: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18262: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_18263: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18264: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_18265: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18266: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18267: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_18268: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_18269: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_18270: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18271: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18272: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18273: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18274: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18275: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18276: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_18277: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18278: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18279: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18280: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_18281: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18282: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_18283: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_18284: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_18285: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18286: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_18287: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18288: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18289: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18290: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != S
rule_18291: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18292: Cache[NODE_1].State = S & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_18293: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18294: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_18295: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18296: InvSet[NODE_1] = true & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_18297: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18298: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_18299: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_18300: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_18301: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18302: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18303: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_18304: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18305: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18306: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_18307: ShrSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18308: ShrSet[NODE_2] = true & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_18309: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18310: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18311: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18312: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18313: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18314: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18315: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_18316: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18317: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18318: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18319: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_18320: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18321: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_18322: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18323: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_18324: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18325: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_18326: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_18327: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_18328: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18329: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18330: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18331: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18332: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18333: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_18334: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_18335: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18336: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_18337: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18338: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18339: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18340: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18341: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_18342: Cache[NODE_2].State = S & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_18343: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18344: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_18345: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_18346: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_18347: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18348: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18349: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_18350: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18351: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18352: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18353: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18354: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18355: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18356: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18357: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18358: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18359: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_18360: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Inv
rule_18361: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_18362: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18363: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18364: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18365: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18366: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18367: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18368: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18369: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18370: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18371: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18372: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18373: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18374: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_18375: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_18376: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_18377: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18378: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18379: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18380: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_18381: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18382: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18383: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_18384: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_18385: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18386: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_18387: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18388: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18389: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18390: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18391: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_18392: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_18393: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18394: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18395: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18396: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18397: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
rule_18398: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18399: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18400: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_18401: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_18402: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18403: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18404: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18405: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_18406: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18407: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_18408: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_18409: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18410: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18411: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_18412: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18413: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18414: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18415: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_18416: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_18417: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_18418: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_18419: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18420: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18421: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_18422: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_18423: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18424: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18425: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18426: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18427: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_18428: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_18429: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18430: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_18431: InvSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_18432: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18433: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18434: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_18435: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18436: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18437: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_18438: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_18439: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18440: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18441: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18442: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18443: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18444: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18445: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_18446: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_18447: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18448: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_18449: InvSet[NODE_2] = true & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_18450: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_18451: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18452: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18453: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_18454: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18455: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18456: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_18457: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_18458: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18459: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_18460: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_18461: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18462: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18463: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_18464: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_18465: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_18466: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_18467: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18468: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != S
rule_18469: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_18470: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18471: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18472: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18473: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_18474: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_18475: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18476: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18477: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_18478: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18479: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18480: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_18481: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18482: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18483: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18484: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_18485: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_18486: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18487: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18488: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_18489: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_18490: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18491: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18492: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_18493: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_18494: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_18495: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18496: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18497: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_18498: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18499: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18500: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_18501: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_18502: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18503: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18504: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18505: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18506: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18507: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18508: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18509: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18510: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_18511: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18512: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18513: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18514: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18515: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18516: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18517: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_18518: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_18519: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = I
rule_18520: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18521: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_18522: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18523: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18524: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_18525: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Empty
rule_18526: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18527: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18528: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_18529: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_18530: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State = I
rule_18531: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18532: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18533: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_18534: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18535: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_18536: MemData = AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_18537: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_18538: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_18539: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18540: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18541: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18542: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18543: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18544: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18545: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18546: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_18547: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18548: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_18549: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18550: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18551: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_18552: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18553: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18554: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_18555: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18556: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18557: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_18558: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18559: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_18560: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18561: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18562: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18563: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_18564: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18565: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_18566: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_18567: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_18568: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_18569: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Inv
rule_18570: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18571: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_18572: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18573: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18574: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_18575: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_18576: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18577: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_18578: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18579: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18580: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_18581: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18582: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_18583: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_18584: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_18585: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18586: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18587: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18588: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_18589: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18590: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_18591: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_18592: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_18593: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_18594: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_18595: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_18596: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_18597: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_18598: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_18599: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18600: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18601: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_18602: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18603: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18604: Chan2[NODE_2].Cmd != Empty & MemData != AuxData -> Cache[NODE_2].Data = AuxData
rule_18605: MemData != AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Data = AuxData
rule_18606: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_18607: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_18608: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18609: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18610: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18611: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_1] = true
rule_18612: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18613: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_1] = false
rule_18614: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_18615: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd = Empty
rule_18616: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_18617: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_18618: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18619: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_18620: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18621: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_18622: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqS
rule_18623: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18624: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18625: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18626: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18627: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_18628: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18629: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18630: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18631: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18632: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18633: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_18634: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_18635: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_18636: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_18637: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18638: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18639: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_18640: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18641: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != ReqS
rule_18642: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18643: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_18644: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_18645: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_18646: InvSet[NODE_2] = true & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_18647: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18648: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18649: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18650: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
rule_18651: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18652: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18653: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_18654: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_18655: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_18656: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18657: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_18658: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18659: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_18660: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_18661: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_18662: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_18663: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_18664: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18665: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_18666: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18667: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_18668: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_18669: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_18670: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_18671: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_18672: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_18673: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_18674: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_18675: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18676: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_18677: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_18678: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18679: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_18680: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18681: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_18682: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_18683: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18684: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18685: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_18686: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18687: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_18688: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18689: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18690: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_18691: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18692: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18693: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_18694: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18695: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_18696: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_18697: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_18698: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> ShrSet[NODE_2] = true
rule_18699: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18700: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18701: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18702: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18703: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18704: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_18705: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18706: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18707: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18708: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18709: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_18710: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18711: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_18712: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18713: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18714: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_18715: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18716: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18717: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_18718: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_18719: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18720: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_18721: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18722: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18723: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18724: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_18725: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18726: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_18727: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18728: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18729: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18730: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18731: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_18732: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18733: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_18734: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_18735: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18736: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18737: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18738: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18739: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_1] = true
rule_18740: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18741: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18742: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_18743: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_18744: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18745: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_18746: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18747: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_18748: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_18749: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_18750: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18751: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_18752: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18753: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_18754: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_18755: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18756: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_18757: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18758: Cache[NODE_1].State = E & ShrSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_18759: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18760: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_18761: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_18762: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18763: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_18764: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan1[NODE_1].Cmd != ReqE
rule_18765: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18766: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_18767: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_18768: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_18769: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18770: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18771: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_18772: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_18773: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_18774: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18775: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_18776: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_18777: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_18778: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_18779: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_18780: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_18781: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_18782: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18783: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18784: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_18785: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_18786: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_18787: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_18788: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_18789: ShrSet[NODE_1] = false & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_18790: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18791: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18792: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_18793: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_18794: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18795: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18796: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18797: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_18798: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_18799: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_18800: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18801: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_18802: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_18803: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18804: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_18805: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18806: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18807: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18808: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18809: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_18810: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_18811: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_18812: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_18813: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18814: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_18815: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_18816: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18817: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_18818: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_18819: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18820: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_18821: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_18822: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_18823: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_18824: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18825: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_18826: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_18827: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_18828: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18829: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_18830: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_18831: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18832: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_18833: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_18834: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18835: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_18836: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18837: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_18838: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_18839: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_18840: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18841: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_18842: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18843: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_18844: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_18845: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18846: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_18847: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18848: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18849: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_18850: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_18851: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_18852: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_18853: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_18854: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_18855: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18856: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18857: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18858: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18859: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18860: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18861: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_18862: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18863: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_18864: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_18865: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18866: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18867: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18868: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18869: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_18870: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_18871: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_18872: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_18873: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_18874: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_18875: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18876: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_18877: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_18878: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_18879: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_18880: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_18881: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_18882: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State = S
rule_18883: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18884: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18885: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_18886: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_18887: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_18888: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_18889: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_18890: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_18891: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_18892: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_18893: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_18894: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_18895: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18896: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_18897: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_18898: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_18899: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> ShrSet[NODE_1] = true
rule_18900: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_18901: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Inv
rule_18902: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_18903: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18904: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_18905: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_18906: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_18907: Cache[NODE_2].State != S & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18908: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_18909: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_18910: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_18911: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_18912: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_18913: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_18914: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_18915: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_18916: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_18917: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_18918: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_18919: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_1].Cmd != ReqS
rule_18920: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_18921: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_18922: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_18923: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_18924: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_18925: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_18926: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18927: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_18928: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_18929: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18930: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_18931: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_18932: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_18933: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan1[NODE_2].Cmd != Empty
rule_18934: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18935: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_18936: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_18937: Cache[NODE_2].State = I & InvSet[NODE_2] = true -> Chan2[NODE_2].Data = AuxData
rule_18938: Chan2[NODE_2].Cmd != Inv & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18939: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Inv
rule_18940: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_18941: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_18942: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_18943: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_18944: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_18945: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_18946: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_18947: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_18948: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_18949: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_18950: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_18951: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_18952: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_18953: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_18954: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_18955: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18956: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_18957: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_18958: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_18959: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_18960: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_18961: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_18962: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_18963: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_18964: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_18965: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_18966: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_18967: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State = I
rule_18968: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_18969: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_18970: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_18971: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_18972: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_18973: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_18974: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_18975: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_18976: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18977: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_18978: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_18979: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_18980: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18981: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_18982: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_18983: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != I
rule_18984: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_18985: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_18986: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_18987: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_18988: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_18989: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_18990: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_18991: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_18992: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_18993: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_18994: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_18995: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_18996: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_18997: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_18998: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != I
rule_18999: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19000: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19001: Chan2[NODE_1].Cmd != Inv & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19002: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19003: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_19004: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19005: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19006: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19007: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19008: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19009: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_19010: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_19011: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19012: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19013: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19014: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19015: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_19016: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19017: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_19018: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19019: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19020: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19021: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19022: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19023: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_19024: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19025: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19026: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19027: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19028: InvSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_19029: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19030: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19031: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_19032: Chan1[NODE_1].Cmd = ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19033: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_19034: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19035: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19036: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19037: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_19038: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_19039: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_19040: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_19041: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19042: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19043: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19044: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_1].Cmd != ReqE
rule_19045: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_19046: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19047: Chan2[NODE_1].Cmd != Empty & MemData != AuxData -> Cache[NODE_1].Data = AuxData
rule_19048: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_19049: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_19050: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_19051: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19052: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19053: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19054: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19055: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_19056: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19057: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19058: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19059: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19060: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19061: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19062: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_19063: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19064: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19065: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_19066: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_19067: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19068: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_19069: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19070: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_19071: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19072: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_19073: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19074: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_19075: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_19076: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19077: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19078: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_19079: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_19080: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != I
rule_19081: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_19082: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_19083: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_19084: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_19085: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19086: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_19087: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19088: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19089: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19090: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19091: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19092: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19093: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_19094: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19095: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_19096: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_19097: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_19098: ShrSet[NODE_1] = true & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_19099: Cache[NODE_1].State = I & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19100: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19101: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Inv
rule_19102: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_19103: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> ShrSet[NODE_2] = true
rule_19104: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19105: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_19106: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_19107: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19108: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19109: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19110: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19111: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19112: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_19113: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19114: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19115: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_19116: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19117: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19118: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19119: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_19120: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19121: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19122: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19123: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_19124: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_19125: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19126: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_19127: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19128: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19129: MemData = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19130: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19131: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_19132: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_19133: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19134: ShrSet[NODE_2] = false & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_19135: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_19136: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_19137: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19138: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19139: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19140: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_19141: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_19142: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19143: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19144: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_19145: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_19146: Chan3[NODE_2].Cmd != Empty & MemData != AuxData -> Chan3[NODE_2].Data = AuxData
rule_19147: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19148: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_19149: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19150: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19151: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19152: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19153: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_19154: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_19155: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_19156: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19157: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19158: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19159: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19160: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19161: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19162: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_19163: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19164: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19165: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_19166: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_19167: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19168: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_19169: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19170: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19171: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19172: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_19173: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19174: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19175: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_19176: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19177: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19178: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19179: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19180: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_19181: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19182: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_19183: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_19184: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19185: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19186: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19187: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19188: MemData = AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_19189: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_19190: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_19191: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19192: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19193: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
rule_19194: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19195: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19196: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19197: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19198: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_19199: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19200: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_19201: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_19202: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19203: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_19204: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19205: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19206: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19207: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19208: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19209: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_19210: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19211: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19212: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19213: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_19214: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_19215: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19216: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19217: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19218: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19219: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_19220: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_19221: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_19222: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19223: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19224: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_19225: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19226: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_19227: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_19228: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_19229: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_19230: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19231: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19232: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_19233: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_19234: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_2] = true
rule_19235: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19236: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19237: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19238: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_19239: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = I
rule_19240: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19241: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_1] = false
rule_19242: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_19243: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_19244: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19245: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19246: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_19247: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19248: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19249: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_19250: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19251: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19252: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_19253: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19254: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != I
rule_19255: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_19256: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_19257: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_19258: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_19259: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19260: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19261: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_19262: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_19263: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19264: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19265: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19266: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19267: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_19268: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_19269: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_19270: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19271: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_19272: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19273: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19274: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19275: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_19276: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_19277: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != Empty
rule_19278: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19279: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19280: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19281: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_19282: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_19283: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19284: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19285: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19286: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_19287: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19288: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_19289: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19290: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19291: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19292: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_2] = true
rule_19293: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_19294: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_19295: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19296: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_19297: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19298: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State = I
rule_19299: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19300: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19301: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19302: InvSet[NODE_2] = true & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_19303: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_19304: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19305: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19306: Cache[NODE_1].State != S & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19307: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != Empty
rule_19308: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19309: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19310: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> InvSet[NODE_1] = false
rule_19311: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19312: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19313: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19314: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19315: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_19316: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19317: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_19318: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_19319: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19320: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_19321: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_19322: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19323: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_19324: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_19325: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19326: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_19327: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19328: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_19329: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19330: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19331: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19332: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19333: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19334: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19335: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_1] = true
rule_19336: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_19337: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_19338: ShrSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_19339: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_19340: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_19341: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_19342: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19343: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19344: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_19345: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19346: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19347: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19348: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19349: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19350: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_19351: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19352: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_19353: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19354: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19355: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19356: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_19357: Cache[NODE_1].State = E & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_19358: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19359: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19360: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_19361: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19362: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19363: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19364: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19365: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19366: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_19367: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != Empty
rule_19368: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_19369: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19370: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_19371: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19372: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19373: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19374: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19375: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State = I
rule_19376: Chan2[NODE_2].Cmd = Inv & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_19377: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19378: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_19379: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19380: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19381: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19382: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_19383: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19384: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_19385: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19386: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_19387: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_19388: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19389: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_19390: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19391: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_19392: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19393: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_19394: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19395: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19396: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19397: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19398: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_19399: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_19400: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19401: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19402: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_19403: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19404: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19405: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19406: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_19407: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19408: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19409: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19410: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19411: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19412: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19413: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19414: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_19415: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19416: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_19417: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19418: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19419: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19420: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19421: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19422: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19423: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19424: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19425: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19426: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19427: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
rule_19428: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19429: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19430: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19431: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19432: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19433: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19434: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19435: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19436: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19437: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19438: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_19439: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19440: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_19441: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_19442: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19443: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19444: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19445: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19446: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19447: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19448: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_19449: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_19450: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19451: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19452: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19453: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19454: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19455: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19456: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19457: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_19458: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_19459: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_19460: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19461: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19462: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19463: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_19464: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_19465: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19466: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19467: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_19468: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19469: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19470: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19471: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State = S
rule_19472: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19473: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_19474: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19475: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_19476: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_19477: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19478: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_19479: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_19480: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_19481: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19482: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19483: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_19484: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_19485: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_19486: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19487: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_2] = true
rule_19488: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_19489: InvSet[NODE_1] = true & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_19490: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19491: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_19492: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19493: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19494: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19495: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19496: InvSet[NODE_1] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_19497: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_19498: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19499: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19500: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19501: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_19502: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19503: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_19504: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_19505: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19506: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19507: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19508: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19509: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19510: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19511: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_19512: Chan1[NODE_1].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19513: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_19514: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_19515: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_2] = true
rule_19516: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19517: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19518: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_19519: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19520: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> ShrSet[NODE_1] = true
rule_19521: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19522: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_19523: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19524: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19525: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19526: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_19527: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19528: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_19529: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_19530: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_19531: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_19532: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19533: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_19534: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_19535: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_19536: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_19537: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19538: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_19539: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19540: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19541: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19542: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_19543: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19544: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_19545: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19546: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19547: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19548: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_19549: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19550: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_19551: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_19552: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19553: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19554: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19555: Chan1[NODE_2].Cmd = ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19556: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19557: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_19558: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19559: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_19560: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19561: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_19562: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19563: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19564: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_19565: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_19566: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19567: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19568: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_19569: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19570: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19571: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19572: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_19573: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19574: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_19575: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19576: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19577: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19578: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19579: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19580: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19581: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19582: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_19583: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_19584: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_19585: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19586: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_19587: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_19588: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19589: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19590: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19591: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_19592: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19593: ShrSet[NODE_2] = true & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_19594: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_19595: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_19596: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19597: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_19598: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_19599: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_19600: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19601: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_19602: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19603: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_19604: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19605: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19606: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_19607: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19608: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_19609: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19610: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_19611: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_19612: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_19613: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_19614: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19615: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_19616: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_19617: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != I
rule_19618: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_19619: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19620: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19621: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_19622: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_19623: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19624: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19625: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19626: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_19627: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19628: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19629: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_19630: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19631: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_19632: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_19633: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_19634: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_19635: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19636: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_19637: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_19638: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19639: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19640: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_19641: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19642: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19643: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_19644: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_19645: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19646: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_19647: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19648: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_19649: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = false
rule_19650: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_19651: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_19652: Cache[NODE_1].State != E & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19653: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19654: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19655: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19656: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_19657: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_19658: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_19659: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_19660: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19661: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_19662: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_19663: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_19664: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_19665: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_19666: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19667: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_19668: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19669: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_19670: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19671: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_19672: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_19673: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19674: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_19675: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_19676: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19677: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19678: Cache[NODE_1].Data = AuxData & MemData = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_19679: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19680: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_19681: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_19682: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19683: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_19684: InvSet[NODE_1] = true & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_19685: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_19686: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_19687: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_19688: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19689: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_19690: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19691: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19692: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_19693: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19694: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_19695: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19696: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19697: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_19698: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19699: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_19700: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19701: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19702: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_19703: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19704: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19705: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_19706: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_19707: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_19708: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_19709: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_19710: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_19711: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_19712: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19713: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_19714: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19715: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19716: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_19717: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntS
rule_19718: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_19719: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19720: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_19721: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19722: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19723: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_19724: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19725: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19726: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19727: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_19728: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_19729: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19730: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19731: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_19732: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> InvSet[NODE_2] = false
rule_19733: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19734: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19735: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19736: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_19737: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_19738: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19739: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19740: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19741: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_19742: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_19743: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19744: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19745: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19746: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_19747: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19748: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_19749: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_19750: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_19751: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_19752: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19753: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_19754: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_19755: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_19756: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_19757: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19758: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19759: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_19760: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19761: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19762: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_19763: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_19764: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_19765: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19766: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_19767: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_19768: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19769: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_19770: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19771: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_19772: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19773: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19774: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_19775: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19776: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_19777: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_19778: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_19779: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19780: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_19781: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_19782: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_19783: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_19784: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_19785: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_19786: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_19787: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_19788: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_19789: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_19790: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19791: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_19792: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_19793: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19794: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19795: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19796: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_19797: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_19798: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_19799: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_19800: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_19801: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_19802: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_19803: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_19804: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19805: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_19806: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_19807: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19808: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_19809: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19810: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_19811: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19812: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19813: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_19814: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_19815: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_19816: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_19817: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_19818: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19819: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_19820: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19821: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19822: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_19823: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_19824: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_19825: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_19826: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19827: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_19828: Cache[NODE_2].State = I & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19829: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_19830: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = false
rule_19831: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19832: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19833: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_19834: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_19835: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19836: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19837: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> InvSet[NODE_1] = false
rule_19838: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19839: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19840: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_19841: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != ReqS
rule_19842: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_19843: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_19844: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_19845: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_19846: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19847: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_19848: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_19849: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_19850: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19851: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19852: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19853: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_19854: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Cache[NODE_1].State != S
rule_19855: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19856: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19857: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_19858: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_19859: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19860: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_19861: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_19862: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_19863: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19864: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_19865: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_19866: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_19867: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_19868: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19869: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_19870: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_19871: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_19872: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_19873: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_19874: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19875: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> InvSet[NODE_2] = false
rule_19876: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_19877: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd = Empty
rule_19878: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != S
rule_19879: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19880: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_19881: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_19882: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19883: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_19884: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19885: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19886: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_19887: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_19888: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19889: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_19890: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_19891: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_19892: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_19893: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_19894: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> ShrSet[NODE_1] = true
rule_19895: MemData != AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Data = AuxData
rule_19896: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_19897: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_19898: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_19899: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_19900: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_19901: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_19902: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_19903: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_19904: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_19905: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_19906: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_19907: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_19908: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19909: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_19910: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_19911: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19912: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_19913: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_19914: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_19915: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_19916: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_19917: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan1[NODE_2].Cmd != Empty
rule_19918: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19919: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_19920: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19921: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_19922: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19923: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_19924: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_19925: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_19926: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_19927: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_19928: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_19929: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_19930: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19931: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_19932: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_19933: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_19934: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_19935: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_19936: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_19937: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_19938: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_19939: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_19940: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_19941: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_19942: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_19943: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_19944: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19945: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_19946: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_19947: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_19948: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_19949: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_19950: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_19951: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_19952: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_19953: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_19954: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_19955: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_19956: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_19957: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_19958: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_19959: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_19960: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_19961: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_19962: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_19963: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_19964: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_19965: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_19966: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
rule_19967: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_19968: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_19969: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_19970: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_19971: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_19972: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19973: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_19974: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_19975: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_19976: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_19977: Chan1[NODE_2].Cmd = ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_19978: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_19979: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19980: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_19981: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_19982: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_19983: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_19984: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_19985: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_19986: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_19987: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_19988: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_19989: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_19990: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_19991: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_19992: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_19993: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_19994: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_19995: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_19996: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_19997: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_19998: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_19999: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20000: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20001: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_20002: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20003: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20004: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_20005: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20006: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_20007: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20008: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20009: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20010: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20011: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20012: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State = I
rule_20013: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20014: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20015: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20016: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20017: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20018: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20019: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_20020: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20021: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20022: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20023: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20024: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_20025: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20026: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_20027: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_20028: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20029: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_20030: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != I
rule_20031: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20032: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20033: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20034: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_20035: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20036: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20037: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20038: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_1] = true
rule_20039: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20040: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20041: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_20042: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_20043: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20044: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_20045: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20046: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20047: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_20048: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20049: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20050: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20051: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20052: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20053: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20054: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_20055: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20056: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20057: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20058: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20059: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_20060: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20061: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20062: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20063: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_20064: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20065: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_20066: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_20067: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20068: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20069: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_20070: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_20071: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20072: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20073: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20074: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20075: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20076: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20077: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_20078: Cache[NODE_2].State != S & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20079: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20080: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20081: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20082: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20083: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20084: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20085: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20086: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20087: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_20088: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20089: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_20090: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntS
rule_20091: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20092: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_20093: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20094: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20095: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_20096: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20097: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20098: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20099: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20100: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20101: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_20102: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_20103: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20104: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20105: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20106: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20107: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20108: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20109: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20110: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_20111: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20112: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20113: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20114: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20115: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20116: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_20117: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20118: InvSet[NODE_2] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20119: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20120: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20121: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20122: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_20123: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_20124: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20125: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20126: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_20127: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20128: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20129: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_20130: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_20131: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_20132: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_20133: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20134: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20135: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20136: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20137: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_20138: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20139: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20140: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_20141: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan1[NODE_1].Cmd != Empty
rule_20142: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20143: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20144: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20145: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_20146: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20147: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20148: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_20149: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20150: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20151: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20152: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20153: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20154: Chan2[NODE_1].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20155: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20156: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20157: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_20158: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20159: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20160: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20161: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20162: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20163: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_20164: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_20165: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20166: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20167: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20168: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_20169: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20170: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20171: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20172: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20173: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_20174: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_20175: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20176: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20177: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_20178: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_20179: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20180: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_20181: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20182: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_20183: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20184: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_20185: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_20186: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != I
rule_20187: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20188: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20189: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20190: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_20191: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20192: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20193: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_20194: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20195: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_20196: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_20197: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20198: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_20199: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_20200: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20201: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_20202: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_20203: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20204: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20205: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_20206: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20207: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_20208: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20209: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20210: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20211: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20212: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20213: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_20214: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20215: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20216: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_20217: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20218: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_20219: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20220: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> InvSet[NODE_1] = false
rule_20221: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20222: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> MemData = AuxData
rule_20223: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20224: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = false
rule_20225: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_20226: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20227: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20228: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20229: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20230: Cache[NODE_1].State = E & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_20231: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != I
rule_20232: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20233: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20234: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20235: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20236: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20237: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20238: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20239: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_20240: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != S
rule_20241: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_20242: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20243: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> InvSet[NODE_2] = false
rule_20244: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20245: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_20246: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20247: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20248: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_20249: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_20250: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20251: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_20252: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20253: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20254: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20255: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20256: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_20257: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20258: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20259: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20260: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20261: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_20262: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_20263: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20264: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20265: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20266: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_20267: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_20268: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20269: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_20270: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_20271: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_20272: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20273: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_20274: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_20275: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20276: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20277: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20278: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_20279: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20280: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20281: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20282: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20283: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20284: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_20285: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_20286: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20287: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_2] = true
rule_20288: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20289: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20290: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_20291: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20292: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20293: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_20294: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20295: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20296: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_20297: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20298: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20299: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> ShrSet[NODE_1] = true
rule_20300: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20301: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20302: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_20303: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20304: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20305: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20306: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20307: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20308: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20309: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20310: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20311: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_20312: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20313: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_20314: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20315: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20316: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20317: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20318: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20319: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20320: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20321: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20322: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20323: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20324: Chan1[NODE_2].Cmd = ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20325: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20326: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20327: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_1].Cmd != ReqE
rule_20328: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20329: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20330: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_20331: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20332: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20333: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20334: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20335: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20336: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_20337: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_20338: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20339: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_20340: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20341: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20342: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20343: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20344: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_20345: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20346: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20347: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_20348: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20349: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20350: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20351: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20352: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20353: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_20354: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20355: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20356: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20357: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20358: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20359: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_20360: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20361: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20362: InvSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_20363: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20364: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20365: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20366: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20367: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20368: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20369: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20370: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20371: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_20372: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20373: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20374: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20375: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_20376: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20377: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20378: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_20379: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_20380: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20381: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_20382: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20383: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20384: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20385: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20386: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20387: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_20388: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_20389: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20390: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20391: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20392: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_20393: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_20394: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20395: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_20396: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_20397: ShrSet[NODE_1] = false & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_20398: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20399: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20400: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20401: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_20402: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_20403: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_20404: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20405: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_20406: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_20407: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20408: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20409: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_20410: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_20411: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20412: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20413: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20414: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State = I
rule_20415: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20416: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20417: ShrSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_20418: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20419: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20420: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20421: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_20422: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20423: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_20424: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20425: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20426: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_20427: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_20428: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_20429: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20430: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20431: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_20432: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20433: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20434: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20435: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20436: InvSet[NODE_2] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_20437: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_20438: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_20439: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_20440: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_20441: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20442: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_20443: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20444: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20445: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20446: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20447: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_20448: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20449: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20450: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_20451: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20452: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_20453: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = InvAck
rule_20454: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20455: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20456: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_20457: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20458: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20459: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20460: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_20461: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_20462: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_20463: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_20464: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20465: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_20466: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20467: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_20468: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20469: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20470: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_20471: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20472: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20473: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_20474: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20475: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20476: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20477: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_20478: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20479: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20480: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
rule_20481: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_20482: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqE
rule_20483: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20484: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20485: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20486: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_20487: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntS
rule_20488: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> ShrSet[NODE_2] = false
rule_20489: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20490: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_20491: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_20492: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_20493: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20494: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_20495: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20496: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_20497: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_20498: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20499: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20500: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20501: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20502: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20503: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_20504: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20505: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> ShrSet[NODE_2] = true
rule_20506: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20507: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20508: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_20509: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20510: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_20511: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20512: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20513: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20514: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_20515: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20516: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_20517: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20518: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20519: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20520: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20521: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20522: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_20523: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_20524: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_20525: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_20526: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20527: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20528: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_20529: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_20530: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_20531: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20532: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_20533: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_20534: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_20535: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_20536: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20537: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20538: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20539: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_20540: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_20541: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_20542: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20543: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_20544: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20545: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20546: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_20547: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20548: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20549: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_20550: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20551: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20552: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20553: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20554: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_20555: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_20556: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20557: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20558: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20559: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_20560: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20561: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Inv
rule_20562: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20563: ShrSet[NODE_2] = false & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_20564: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_20565: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_20566: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20567: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20568: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_20569: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20570: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != S
rule_20571: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20572: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20573: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Empty
rule_20574: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20575: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20576: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20577: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_20578: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20579: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20580: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_20581: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_20582: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_20583: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20584: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20585: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20586: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_20587: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20588: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20589: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_20590: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20591: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> InvSet[NODE_1] = false
rule_20592: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20593: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20594: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20595: InvSet[NODE_1] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20596: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20597: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20598: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20599: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20600: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20601: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_20602: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20603: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20604: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20605: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20606: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20607: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_20608: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20609: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20610: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20611: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_20612: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20613: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20614: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20615: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_20616: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20617: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20618: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_20619: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_20620: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_20621: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_20622: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != I
rule_20623: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_20624: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20625: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20626: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20627: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20628: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20629: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20630: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20631: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_20632: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20633: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_20634: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20635: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_20636: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20637: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20638: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_20639: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_20640: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20641: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_20642: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20643: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_20644: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_20645: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_20646: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20647: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20648: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_1] = true
rule_20649: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_20650: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20651: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20652: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20653: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20654: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20655: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20656: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_20657: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_20658: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_20659: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20660: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20661: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_20662: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_20663: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20664: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_20665: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_20666: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20667: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_20668: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_20669: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20670: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20671: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_20672: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20673: ShrSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_20674: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20675: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_20676: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_20677: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20678: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_20679: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20680: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20681: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20682: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_20683: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_20684: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_20685: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20686: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20687: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_20688: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20689: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_20690: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_20691: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20692: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20693: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_20694: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_20695: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_20696: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_20697: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20698: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20699: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20700: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_20701: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_20702: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_20703: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != Empty
rule_20704: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_20705: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20706: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_20707: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_20708: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_20709: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20710: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20711: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_20712: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20713: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_20714: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20715: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_20716: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_20717: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_20718: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_20719: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_20720: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_20721: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_20722: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20723: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20724: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_20725: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_20726: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20727: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_20728: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20729: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_20730: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_20731: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20732: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_20733: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20734: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20735: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20736: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_20737: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_20738: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_20739: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_20740: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_20741: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_20742: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_20743: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20744: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20745: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_20746: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_20747: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_20748: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20749: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_20750: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_20751: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20752: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20753: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20754: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_20755: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20756: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_20757: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20758: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_20759: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20760: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_20761: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_20762: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20763: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_20764: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_20765: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_20766: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20767: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20768: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != ReqS
rule_20769: Cache[NODE_2].State = E & InvSet[NODE_2] = false -> Cache[NODE_2].Data = AuxData
rule_20770: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != S
rule_20771: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_2].Data = AuxData
rule_20772: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20773: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_20774: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20775: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_20776: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20777: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20778: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20779: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20780: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != S
rule_20781: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20782: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_20783: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != Empty
rule_20784: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_20785: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_20786: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20787: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_20788: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20789: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20790: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20791: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20792: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20793: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_20794: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20795: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_20796: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_20797: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20798: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20799: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> ShrSet[NODE_2] = false
rule_20800: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_20801: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20802: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20803: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_20804: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20805: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20806: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20807: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_20808: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_20809: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20810: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20811: Cache[NODE_2].State = S & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_20812: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_20813: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_20814: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_20815: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20816: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20817: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20818: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20819: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_20820: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20821: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_20822: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_20823: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_20824: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_20825: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_20826: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_20827: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_20828: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_20829: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_20830: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20831: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_20832: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_20833: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20834: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_20835: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20836: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_20837: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> InvSet[NODE_2] = true
rule_20838: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_20839: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_20840: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20841: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_20842: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_20843: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20844: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20845: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Inv
rule_20846: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20847: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20848: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_20849: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20850: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_20851: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_20852: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20853: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20854: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_20855: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_20856: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20857: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_20858: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20859: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20860: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20861: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20862: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_20863: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_20864: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_20865: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_20866: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_20867: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20868: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_20869: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20870: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_20871: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_20872: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20873: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_20874: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != Empty
rule_20875: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_20876: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20877: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_20878: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20879: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_20880: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20881: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20882: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20883: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_20884: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != Empty
rule_20885: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_20886: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_20887: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_20888: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_20889: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_20890: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntS
rule_20891: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_20892: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_20893: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_20894: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_20895: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20896: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_20897: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_20898: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_20899: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_20900: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_20901: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_20902: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20903: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_20904: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_20905: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_20906: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_20907: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_20908: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_20909: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_20910: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].State != E
rule_20911: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20912: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> MemData = AuxData
rule_20913: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_20914: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != Empty
rule_20915: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20916: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_20917: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_20918: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_20919: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20920: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_20921: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20922: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_20923: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_20924: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_20925: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_20926: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_20927: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_20928: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_20929: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_20930: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_20931: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_2] = true -> Chan2[NODE_2].Data = AuxData
rule_20932: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_20933: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_20934: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_20935: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_20936: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_20937: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_20938: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_20939: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20940: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_20941: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_20942: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_20943: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20944: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20945: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_20946: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20947: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_20948: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_20949: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_20950: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_20951: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_20952: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_20953: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_20954: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20955: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_20956: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_20957: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_20958: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20959: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_20960: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State = I
rule_20961: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_20962: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_20963: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_20964: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_20965: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_20966: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_20967: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_20968: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_20969: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_20970: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_2].State != E
rule_20971: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_20972: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20973: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_20974: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_20975: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_20976: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_20977: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_20978: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20979: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_20980: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_20981: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = true
rule_20982: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_20983: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_20984: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_20985: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_20986: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_20987: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_20988: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_20989: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_20990: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_20991: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_20992: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqS
rule_20993: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_20994: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_20995: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_20996: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_20997: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_20998: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_20999: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21000: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_21001: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_21002: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_21003: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_21004: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21005: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21006: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21007: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_21008: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21009: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21010: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21011: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_21012: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21013: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21014: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_21015: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21016: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21017: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21018: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_21019: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
rule_21020: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21021: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_21022: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21023: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_21024: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_21025: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21026: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_21027: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21028: Cache[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21029: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21030: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21031: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21032: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21033: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21034: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21035: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21036: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21037: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_21038: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State = I
rule_21039: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_21040: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan1[NODE_2].Cmd != Empty
rule_21041: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_21042: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21043: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21044: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21045: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21046: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_21047: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_21048: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21049: InvSet[NODE_1] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_21050: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21051: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21052: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21053: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_21054: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21055: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21056: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21057: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21058: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_21059: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21060: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_21061: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21062: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21063: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21064: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21065: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_21066: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21067: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21068: Cache[NODE_2].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21069: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_21070: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21071: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21072: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21073: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State = I
rule_21074: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21075: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21076: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21077: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21078: Chan2[NODE_1].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21079: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21080: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_21081: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21082: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21083: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_21084: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21085: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_21086: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21087: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21088: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21089: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21090: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21091: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_21092: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21093: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21094: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_21095: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21096: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_21097: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_21098: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_21099: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21100: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_21101: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21102: Cache[NODE_2].State != I & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_21103: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21104: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21105: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_21106: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_21107: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21108: InvSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_21109: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> InvSet[NODE_1] = false
rule_21110: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_21111: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_21112: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_21113: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_21114: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_21115: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21116: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_21117: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21118: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_21119: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_21120: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21121: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_21122: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21123: Cache[NODE_1].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21124: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21125: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_21126: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21127: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_21128: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21129: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21130: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21131: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21132: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21133: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21134: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21135: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_21136: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21137: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_21138: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_21139: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_21140: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21141: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21142: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21143: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21144: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_21145: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_21146: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21147: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_21148: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_21149: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_21150: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_21151: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21152: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21153: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21154: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21155: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21156: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_21157: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21158: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21159: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_21160: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_21161: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21162: InvSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_21163: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21164: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_21165: Cache[NODE_1].State = E & InvSet[NODE_1] = false -> Cache[NODE_1].Data = AuxData
rule_21166: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_21167: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21168: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_21169: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21170: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_21171: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21172: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_21173: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21174: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_21175: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21176: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21177: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21178: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21179: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqE
rule_21180: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_21181: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21182: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_21183: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21184: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_21185: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_21186: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21187: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21188: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21189: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_21190: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21191: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21192: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_21193: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21194: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21195: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_21196: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21197: MemData != AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21198: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21199: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_21200: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21201: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_21202: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21203: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_21204: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21205: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21206: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_21207: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21208: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != Inv
rule_21209: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21210: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21211: InvSet[NODE_1] = false & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21212: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_21213: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21214: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_21215: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != S
rule_21216: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_21217: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_21218: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21219: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_21220: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_21221: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21222: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21223: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21224: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> ShrSet[NODE_2] = true
rule_21225: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_21226: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd = Empty
rule_21227: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_21228: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21229: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21230: InvSet[NODE_2] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_21231: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_21232: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_21233: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21234: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21235: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_21236: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_21237: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21238: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21239: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_21240: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21241: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21242: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_21243: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21244: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_21245: ShrSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_21246: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_21247: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_21248: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_21249: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21250: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21251: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21252: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_21253: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan1[NODE_1].Cmd != Empty
rule_21254: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_21255: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_21256: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21257: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21258: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21259: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_21260: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_21261: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21262: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_21263: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21264: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_21265: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21266: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_21267: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21268: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21269: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21270: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21271: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_21272: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_21273: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21274: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_21275: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21276: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21277: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_21278: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21279: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21280: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21281: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_21282: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21283: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21284: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != Empty
rule_21285: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21286: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21287: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21288: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_21289: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21290: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21291: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21292: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21293: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21294: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_21295: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21296: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_21297: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21298: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_21299: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21300: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21301: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21302: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_21303: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_21304: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21305: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_21306: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_21307: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21308: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_21309: Cache[NODE_1].State != I & InvSet[NODE_2] = true -> Cache[NODE_1].Data = AuxData
rule_21310: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21311: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21312: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_21313: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_21314: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21315: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21316: Chan1[NODE_2].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21317: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_1].Cmd != Empty
rule_21318: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21319: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_21320: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21321: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21322: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21323: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_21324: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21325: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_21326: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21327: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_21328: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_21329: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_21330: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_21331: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_21332: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_21333: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_21334: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21335: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21336: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21337: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_21338: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_21339: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21340: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != Empty
rule_21341: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_21342: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_21343: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21344: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_21345: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21346: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_21347: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_21348: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_21349: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21350: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21351: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21352: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_21353: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_21354: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21355: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_21356: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21357: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_21358: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_21359: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21360: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21361: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21362: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21363: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21364: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_21365: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_21366: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Inv
rule_21367: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21368: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21369: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21370: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_21371: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_21372: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21373: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != Empty
rule_21374: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21375: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21376: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21377: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_21378: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_21379: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_21380: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_21381: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21382: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21383: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_21384: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != Empty
rule_21385: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21386: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21387: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21388: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21389: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21390: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_21391: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_21392: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_21393: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21394: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21395: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_21396: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_21397: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_21398: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21399: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_21400: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21401: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_21402: Chan1[NODE_1].Cmd = ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21403: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_21404: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_21405: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21406: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21407: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_21408: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_21409: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21410: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_21411: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21412: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21413: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21414: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_21415: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_21416: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_21417: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_21418: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21419: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_21420: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21421: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_21422: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21423: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21424: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21425: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21426: InvSet[NODE_1] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_21427: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_21428: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21429: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_21430: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21431: ShrSet[NODE_2] = false & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_21432: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_21433: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = true -> Chan2[NODE_2].Data = AuxData
rule_21434: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21435: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21436: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_21437: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21438: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21439: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21440: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].State != E
rule_21441: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21442: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_21443: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21444: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21445: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21446: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21447: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21448: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_21449: Chan2[NODE_2].Cmd = Inv & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_21450: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_21451: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_21452: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21453: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_21454: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21455: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_21456: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_21457: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_21458: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_21459: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_21460: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21461: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21462: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_21463: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_21464: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_21465: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21466: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21467: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_21468: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21469: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_21470: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_21471: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan1[NODE_1].Cmd != ReqS
rule_21472: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21473: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21474: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_21475: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21476: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21477: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21478: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21479: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqS
rule_21480: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21481: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> InvSet[NODE_2] = false
rule_21482: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = InvAck
rule_21483: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21484: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_21485: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21486: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21487: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_21488: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21489: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21490: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_21491: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_21492: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21493: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21494: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21495: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21496: MemData != AuxData & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21497: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21498: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_21499: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd = Empty
rule_21500: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_21501: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21502: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_21503: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_21504: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21505: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_21506: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_21507: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_2].State != E
rule_21508: Cache[NODE_2].State != E & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21509: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21510: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21511: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_21512: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_21513: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_21514: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21515: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_21516: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_21517: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21518: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21519: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21520: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21521: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21522: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21523: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_21524: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21525: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21526: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21527: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21528: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21529: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21530: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21531: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_21532: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21533: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21534: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_21535: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_21536: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21537: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21538: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21539: Chan1[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21540: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_21541: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_21542: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_21543: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_21544: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21545: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21546: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21547: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_21548: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Inv
rule_21549: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_21550: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21551: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21552: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_21553: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_21554: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21555: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_21556: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_21557: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21558: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_21559: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21560: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != Inv
rule_21561: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_21562: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_21563: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21564: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_21565: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_21566: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21567: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21568: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_21569: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21570: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21571: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_21572: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_21573: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_21574: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_21575: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_21576: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21577: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_21578: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_2] = false
rule_21579: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21580: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21581: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_21582: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21583: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21584: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != E
rule_21585: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21586: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21587: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_21588: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_21589: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21590: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21591: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21592: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21593: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_21594: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_21595: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21596: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21597: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21598: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21599: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21600: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21601: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21602: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21603: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21604: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21605: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_21606: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_21607: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntS
rule_21608: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_21609: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_21610: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21611: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21612: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_21613: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21614: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21615: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_21616: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21617: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21618: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21619: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_21620: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_21621: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_21622: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21623: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_21624: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Empty
rule_21625: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_21626: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_21627: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_21628: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21629: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21630: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_21631: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_21632: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21633: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_21634: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21635: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_21636: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_21637: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_21638: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21639: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_21640: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_21641: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21642: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_21643: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_21644: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_21645: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_21646: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21647: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21648: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21649: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_21650: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21651: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_21652: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21653: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_21654: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21655: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_21656: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21657: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_21658: InvSet[NODE_2] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_21659: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21660: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21661: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21662: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> InvSet[NODE_2] = false
rule_21663: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_21664: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_21665: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_21666: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_21667: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_21668: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21669: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_21670: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_21671: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21672: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21673: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21674: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21675: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_21676: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_21677: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_21678: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21679: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_21680: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21681: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21682: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = false
rule_21683: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_21684: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21685: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21686: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_21687: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_21688: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21689: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> MemData = AuxData
rule_21690: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_21691: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_21692: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21693: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21694: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_21695: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_21696: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21697: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21698: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21699: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_21700: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21701: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_21702: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_21703: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_21704: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21705: Cache[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21706: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21707: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_21708: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = true
rule_21709: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_21710: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_21711: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21712: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_21713: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21714: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21715: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_21716: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_21717: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_21718: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_21719: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21720: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_21721: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21722: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_21723: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21724: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21725: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21726: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_21727: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21728: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_21729: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21730: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_21731: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_21732: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_21733: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21734: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_21735: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_21736: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_21737: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_21738: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_21739: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21740: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21741: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21742: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> InvSet[NODE_1] = false
rule_21743: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_21744: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21745: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21746: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21747: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21748: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21749: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21750: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21751: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21752: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21753: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_21754: InvSet[NODE_2] = false & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_21755: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21756: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21757: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21758: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_21759: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21760: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21761: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_21762: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21763: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_21764: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_21765: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_21766: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_21767: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21768: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_21769: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21770: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> ShrSet[NODE_1] = true
rule_21771: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_21772: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21773: Chan1[NODE_1].Cmd != ReqS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21774: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_21775: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_21776: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_21777: Chan3[NODE_2].Data = AuxData & MemData != AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_21778: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_21779: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = true
rule_21780: Chan1[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21781: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21782: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_21783: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21784: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21785: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_21786: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21787: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21788: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_21789: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_21790: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_21791: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21792: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqS
rule_21793: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_21794: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != S
rule_21795: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21796: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_21797: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_21798: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_21799: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_21800: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_21801: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_21802: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_21803: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_21804: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_21805: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_21806: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21807: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_21808: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_21809: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_21810: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_21811: ShrSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_21812: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_21813: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntS
rule_21814: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21815: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21816: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_21817: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_21818: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_21819: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_21820: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_21821: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_21822: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21823: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_21824: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_21825: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_21826: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_21827: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_21828: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_21829: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21830: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_21831: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_2].Cmd != ReqS
rule_21832: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_21833: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21834: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_21835: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21836: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> ShrSet[NODE_1] = false
rule_21837: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_21838: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_21839: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_21840: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21841: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_21842: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21843: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21844: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_21845: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21846: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_21847: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_21848: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_21849: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21850: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_21851: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_21852: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_21853: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_21854: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_21855: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21856: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_21857: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21858: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21859: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_21860: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_21861: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_21862: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21863: InvSet[NODE_2] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_21864: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21865: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21866: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_21867: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_21868: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_21869: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_21870: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21871: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21872: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_21873: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_21874: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21875: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_21876: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_21877: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_21878: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21879: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Inv
rule_21880: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_21881: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_21882: Chan2[NODE_2].Cmd != GntS & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_21883: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_21884: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_21885: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_21886: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_21887: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_21888: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21889: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_21890: Cache[NODE_2].State != I & InvSet[NODE_1] = true -> Cache[NODE_2].Data = AuxData
rule_21891: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_21892: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_21893: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_21894: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqE
rule_21895: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_21896: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_21897: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_21898: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_21899: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_21900: InvSet[NODE_1] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_21901: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21902: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_21903: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_21904: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_21905: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21906: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21907: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_21908: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_21909: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_21910: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_21911: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> InvSet[NODE_2] = false
rule_21912: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_21913: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_21914: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_21915: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_21916: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_21917: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21918: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_21919: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21920: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_21921: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21922: Cache[NODE_1].State != E & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_21923: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_21924: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21925: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21926: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21927: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_21928: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_21929: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_21930: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_21931: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_21932: ShrSet[NODE_2] = false & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_21933: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_21934: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_21935: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State = I
rule_21936: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_21937: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_21938: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_21939: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_21940: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_21941: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_21942: ShrSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_21943: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_21944: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_21945: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21946: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_21947: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21948: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_21949: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_21950: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21951: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_21952: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_21953: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_21954: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqE
rule_21955: Chan3[NODE_1].Data = AuxData & MemData != AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_21956: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_21957: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21958: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_21959: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_21960: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_21961: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_21962: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_21963: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_21964: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_21965: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_21966: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_21967: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_21968: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_21969: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_21970: Cache[NODE_1].State = I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_21971: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_21972: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_21973: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_21974: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_21975: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_21976: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_21977: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_21978: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State = I
rule_21979: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_21980: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_21981: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_21982: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_21983: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_21984: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_21985: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_21986: ShrSet[NODE_1] = false & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_21987: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_21988: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_21989: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_21990: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = true
rule_21991: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
rule_21992: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_21993: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_21994: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_21995: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_21996: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_21997: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_21998: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_21999: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22000: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_1].State != I
rule_22001: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22002: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_22003: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_22004: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_22005: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22006: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_22007: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_22008: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22009: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22010: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22011: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22012: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22013: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_22014: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_22015: ShrSet[NODE_1] = false & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22016: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22017: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22018: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22019: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22020: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_22021: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_22022: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22023: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22024: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22025: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22026: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22027: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22028: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22029: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22030: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22031: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_22032: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22033: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22034: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_22035: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22036: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22037: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_22038: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22039: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_22040: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22041: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan1[NODE_1].Cmd != Empty
rule_22042: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_22043: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_22044: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_22045: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_22046: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22047: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22048: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22049: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22050: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_22051: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_22052: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22053: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22054: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_22055: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_22056: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> ShrSet[NODE_2] = true
rule_22057: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22058: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_22059: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22060: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_22061: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22062: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22063: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22064: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22065: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> InvSet[NODE_2] = false
rule_22066: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_22067: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_22068: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22069: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22070: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22071: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22072: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_22073: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_22074: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22075: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22076: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22077: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_22078: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_22079: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_22080: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_22081: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22082: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22083: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22084: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22085: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22086: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22087: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22088: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22089: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_22090: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_22091: InvSet[NODE_1] = true & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_22092: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22093: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_22094: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22095: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22096: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_22097: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_22098: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22099: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_22100: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_1] = true
rule_22101: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_22102: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22103: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_22104: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_22105: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan1[NODE_1].Cmd != ReqE
rule_22106: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22107: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = I -> Chan1[NODE_1].Cmd != Empty
rule_22108: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> ShrSet[NODE_2] = true
rule_22109: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Inv
rule_22110: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != S
rule_22111: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22112: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_22113: MemData != AuxData & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_22114: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_22115: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22116: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22117: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22118: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_22119: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Inv
rule_22120: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22121: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22122: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22123: ShrSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_22124: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_22125: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22126: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22127: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_22128: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22129: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_22130: Chan2[NODE_1].Cmd = Inv & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_22131: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_22132: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_22133: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_22134: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22135: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_22136: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22137: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_1].Cmd != ReqS
rule_22138: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_22139: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22140: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22141: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22142: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != Empty
rule_22143: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22144: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22145: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22146: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22147: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_22148: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22149: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22150: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22151: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22152: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_22153: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_22154: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_22155: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22156: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22157: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22158: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22159: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqS
rule_22160: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22161: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22162: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22163: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_22164: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_22165: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22166: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan1[NODE_1].Cmd != Empty
rule_22167: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22168: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22169: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_22170: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_22171: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22172: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22173: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22174: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22175: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22176: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_22177: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_22178: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22179: Cache[NODE_2].State = I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22180: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22181: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_22182: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22183: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_22184: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22185: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22186: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22187: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22188: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_22189: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22190: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22191: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_22192: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_22193: Cache[NODE_1].State != I & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_22194: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_22195: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22196: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22197: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_22198: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22199: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22200: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_22201: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_22202: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22203: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22204: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22205: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22206: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22207: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22208: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_22209: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> ShrSet[NODE_1] = true
rule_22210: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_1].State != E
rule_22211: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_22212: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22213: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22214: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22215: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22216: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22217: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22218: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22219: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_22220: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_22221: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22222: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22223: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22224: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan1[NODE_2].Cmd != ReqE
rule_22225: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_22226: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22227: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22228: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_22229: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22230: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_22231: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22232: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22233: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22234: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_22235: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22236: Chan2[NODE_2].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22237: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22238: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22239: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22240: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22241: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22242: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_1].State != E
rule_22243: Chan1[NODE_2].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22244: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_22245: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22246: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_22247: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22248: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22249: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_22250: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22251: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22252: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22253: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22254: Cache[NODE_1].State = S & ShrSet[NODE_2] = false -> Cache[NODE_1].Data = AuxData
rule_22255: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_22256: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22257: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22258: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_22259: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22260: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22261: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22262: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22263: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_22264: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22265: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22266: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan1[NODE_2].Cmd != ReqE
rule_22267: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22268: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_22269: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22270: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22271: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22272: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22273: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22274: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22275: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22276: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = true
rule_22277: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> MemData = AuxData
rule_22278: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22279: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22280: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_22281: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_22282: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22283: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_22284: Chan3[NODE_2].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22285: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_22286: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> InvSet[NODE_1] = true
rule_22287: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_22288: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_22289: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = true
rule_22290: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22291: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_22292: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22293: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_22294: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22295: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_22296: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_22297: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22298: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22299: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22300: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_22301: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22302: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22303: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_22304: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_22305: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_22306: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22307: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22308: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_22309: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22310: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22311: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_22312: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22313: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_22314: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22315: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22316: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22317: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != S
rule_22318: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_22319: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_22320: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22321: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_22322: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22323: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_22324: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22325: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22326: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22327: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22328: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22329: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_22330: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_22331: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22332: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_22333: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_22334: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_22335: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = true -> Chan2[NODE_1].Data = AuxData
rule_22336: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22337: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22338: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_22339: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22340: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_22341: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_22342: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22343: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22344: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_22345: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22346: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State = I
rule_22347: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22348: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22349: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22350: InvSet[NODE_1] = false & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_22351: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22352: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_22353: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_22354: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22355: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_22356: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_22357: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22358: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22359: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_22360: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22361: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22362: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22363: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22364: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_22365: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> InvSet[NODE_1] = false
rule_22366: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22367: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_22368: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22369: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22370: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22371: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_22372: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_22373: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_22374: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22375: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22376: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != ReqS
rule_22377: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22378: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_22379: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_22380: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntS
rule_22381: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22382: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22383: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22384: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_22385: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22386: MemData != AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_22387: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22388: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22389: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22390: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_22391: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_22392: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22393: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_22394: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_22395: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_22396: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_22397: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22398: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22399: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22400: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22401: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22402: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22403: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22404: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22405: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_22406: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22407: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_22408: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_22409: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22410: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22411: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22412: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22413: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22414: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_22415: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_22416: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22417: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22418: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State = I
rule_22419: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22420: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22421: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_22422: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22423: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22424: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22425: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22426: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22427: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22428: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_22429: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22430: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22431: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_22432: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_22433: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_22434: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22435: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22436: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_22437: Chan2[NODE_1].Cmd != GntE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22438: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_22439: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22440: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_22441: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22442: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22443: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_22444: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22445: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != Inv
rule_22446: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22447: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22448: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_2].State != I
rule_22449: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22450: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_22451: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22452: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_22453: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_22454: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_22455: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22456: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_22457: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_22458: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22459: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22460: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22461: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_22462: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22463: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22464: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22465: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22466: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22467: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_22468: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22469: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22470: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22471: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_22472: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = true
rule_22473: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22474: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22475: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22476: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != Empty
rule_22477: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22478: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22479: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_22480: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22481: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22482: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_22483: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_22484: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22485: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22486: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State = I
rule_22487: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_22488: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan1[NODE_2].Cmd != ReqE
rule_22489: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_22490: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22491: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_22492: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_22493: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22494: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_22495: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22496: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22497: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_22498: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_22499: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22500: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22501: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22502: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22503: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_22504: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22505: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_22506: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22507: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_22508: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_22509: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_22510: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_22511: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22512: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22513: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22514: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_22515: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22516: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22517: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22518: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_22519: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22520: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_22521: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_2] = true
rule_22522: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22523: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22524: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22525: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_22526: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_22527: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_22528: Chan1[NODE_1].Cmd = ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22529: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22530: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22531: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22532: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State = I
rule_22533: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_22534: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22535: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22536: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_22537: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22538: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_22539: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_22540: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_22541: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22542: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22543: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22544: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22545: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_22546: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_22547: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_22548: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22549: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22550: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22551: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22552: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_22553: Cache[NODE_2].State = E & ShrSet[NODE_1] = false -> Cache[NODE_2].Data = AuxData
rule_22554: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22555: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22556: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_22557: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22558: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22559: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22560: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22561: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22562: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_22563: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_22564: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != ReqS
rule_22565: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_22566: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_22567: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_22568: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_22569: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22570: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22571: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22572: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_22573: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22574: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_22575: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22576: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_22577: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan1[NODE_2].Cmd != Empty
rule_22578: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22579: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_22580: Chan2[NODE_2].Cmd != Inv & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22581: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_22582: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_22583: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_22584: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_22585: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22586: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22587: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan1[NODE_2].Cmd != Empty
rule_22588: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_22589: Chan3[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22590: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_22591: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_22592: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_22593: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22594: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22595: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_22596: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_22597: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_22598: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_22599: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_22600: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22601: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_22602: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22603: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22604: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22605: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22606: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22607: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22608: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_22609: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State = I
rule_22610: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22611: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_22612: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Empty
rule_22613: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = true -> Chan2[NODE_2].Data = AuxData
rule_22614: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_22615: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22616: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_22617: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22618: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_22619: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_22620: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_22621: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_22622: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22623: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22624: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22625: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_22626: Chan1[NODE_1].Cmd != ReqE & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22627: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22628: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_22629: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22630: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22631: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> InvSet[NODE_1] = false
rule_22632: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_22633: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22634: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22635: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_22636: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_22637: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22638: ShrSet[NODE_1] = false & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_22639: ShrSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_22640: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_22641: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22642: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_22643: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_22644: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22645: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_22646: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22647: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22648: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_22649: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22650: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> ShrSet[NODE_2] = true
rule_22651: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22652: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_22653: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_22654: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_22655: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_22656: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22657: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_22658: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22659: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Empty
rule_22660: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22661: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22662: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22663: Cache[NODE_1].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22664: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_22665: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_22666: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22667: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_22668: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22669: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22670: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_22671: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22672: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_22673: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != Empty
rule_22674: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22675: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22676: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_22677: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22678: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22679: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> ShrSet[NODE_1] = false
rule_22680: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_22681: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_22682: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_22683: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_22684: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_22685: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != Inv
rule_22686: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_22687: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22688: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_22689: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22690: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_22691: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_22692: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22693: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_22694: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_22695: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22696: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_22697: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22698: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22699: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_22700: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_22701: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_22702: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_22703: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22704: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_22705: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22706: Cache[NODE_2].State = I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22707: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Cache[NODE_1].State != E
rule_22708: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_22709: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_22710: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_22711: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_22712: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = true
rule_22713: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != Inv
rule_22714: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22715: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_22716: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_22717: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_22718: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22719: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22720: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22721: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22722: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_22723: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_22724: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_22725: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_22726: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22727: ShrSet[NODE_2] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_22728: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22729: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_22730: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22731: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_22732: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22733: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_22734: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_22735: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22736: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_22737: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_22738: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22739: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22740: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22741: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_22742: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = true
rule_22743: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Empty
rule_22744: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_22745: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22746: ShrSet[NODE_1] = true & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_22747: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_22748: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22749: Cache[NODE_1].State != S & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_22750: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22751: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22752: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_22753: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_22754: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22755: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_22756: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_22757: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_22758: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_22759: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_22760: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_22761: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd = Empty
rule_22762: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_22763: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22764: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_22765: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22766: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22767: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22768: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_22769: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22770: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_22771: ShrSet[NODE_1] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_22772: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22773: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_22774: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22775: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22776: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_22777: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22778: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_22779: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22780: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_22781: InvSet[NODE_2] = true & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22782: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_22783: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_22784: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22785: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22786: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22787: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22788: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22789: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22790: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_22791: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22792: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22793: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_22794: ShrSet[NODE_2] = false & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_22795: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22796: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_22797: InvSet[NODE_2] = false & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_22798: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_22799: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22800: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_22801: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_22802: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_22803: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_22804: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22805: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Cache[NODE_2].State != E
rule_22806: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_22807: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_22808: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_22809: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22810: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_22811: InvSet[NODE_2] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_22812: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_22813: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_22814: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_22815: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_22816: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22817: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22818: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22819: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22820: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_22821: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_22822: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_22823: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_22824: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_22825: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22826: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_22827: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22828: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_22829: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22830: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_22831: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22832: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != S
rule_22833: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_22834: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_22835: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22836: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_22837: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_22838: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22839: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_22840: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22841: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_22842: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_22843: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_22844: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_22845: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_22846: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_22847: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_22848: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22849: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22850: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22851: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_22852: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_22853: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_22854: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22855: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22856: Chan2[NODE_2].Cmd = GntS & ShrSet[NODE_1] = false -> Chan2[NODE_2].Data = AuxData
rule_22857: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22858: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_22859: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_22860: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_22861: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_22862: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_22863: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_22864: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_22865: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_22866: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22867: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_22868: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_22869: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22870: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_22871: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_22872: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_22873: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State = S
rule_22874: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_22875: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_22876: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_22877: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != Inv
rule_22878: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_22879: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22880: ShrSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_22881: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_22882: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_2].State != S
rule_22883: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22884: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_22885: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_22886: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntS
rule_22887: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_22888: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_22889: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_22890: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22891: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_22892: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_22893: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_22894: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_22895: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_22896: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_22897: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22898: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_22899: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22900: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22901: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22902: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_22903: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_22904: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_22905: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_22906: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_22907: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_22908: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_22909: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_22910: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_22911: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_22912: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_22913: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_22914: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22915: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_22916: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_22917: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_22918: Cache[NODE_2].State = S & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_22919: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_22920: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_22921: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_22922: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd = Empty
rule_22923: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_22924: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_22925: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_22926: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_22927: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_22928: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_22929: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_22930: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_22931: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_22932: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22933: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_22934: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_22935: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_22936: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_22937: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_22938: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_22939: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_22940: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_22941: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_22942: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_22943: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_22944: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22945: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_22946: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_22947: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_22948: InvSet[NODE_2] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_22949: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_22950: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd = Empty
rule_22951: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_22952: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22953: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22954: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_22955: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_22956: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_22957: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_22958: Cache[NODE_1].State = I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_22959: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_22960: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_22961: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_22962: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_22963: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_22964: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_22965: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_22966: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22967: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_22968: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_22969: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_22970: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_22971: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_22972: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_22973: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22974: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqS
rule_22975: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_22976: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_22977: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_22978: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_22979: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_22980: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_22981: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22982: Chan2[NODE_2].Cmd = GntE & InvSet[NODE_1] = false -> Chan2[NODE_2].Data = AuxData
rule_22983: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_22984: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_22985: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_22986: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_22987: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_22988: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_22989: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_22990: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_22991: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22992: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_22993: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_22994: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_22995: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_22996: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_22997: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_22998: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_22999: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23000: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23001: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != Empty
rule_23002: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23003: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23004: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23005: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23006: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_23007: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23008: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23009: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23010: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23011: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23012: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23013: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23014: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23015: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23016: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_23017: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23018: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23019: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23020: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23021: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23022: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_23023: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_23024: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_23025: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_23026: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23027: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_23028: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_23029: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23030: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State = I
rule_23031: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_23032: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_23033: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23034: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23035: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23036: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23037: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_23038: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23039: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23040: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23041: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23042: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23043: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23044: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23045: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23046: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23047: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_23048: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_23049: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23050: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23051: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23052: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_23053: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23054: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23055: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23056: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23057: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23058: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_23059: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23060: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23061: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_23062: Cache[NODE_2].State = E & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_23063: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23064: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23065: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_23066: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23067: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_23068: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23069: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23070: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23071: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23072: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23073: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23074: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23075: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23076: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23077: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23078: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23079: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_23080: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_23081: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_23082: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23083: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_23084: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23085: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23086: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23087: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_23088: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23089: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23090: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23091: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_23092: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23093: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23094: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23095: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_23096: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_23097: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23098: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_23099: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23100: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23101: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23102: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_23103: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != S
rule_23104: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23105: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23106: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23107: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_23108: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State = I
rule_23109: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23110: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23111: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23112: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23113: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_23114: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != Empty
rule_23115: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23116: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23117: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23118: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_23119: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_23120: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23121: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23122: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23123: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23124: ShrSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23125: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_23126: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23127: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23128: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23129: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23130: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23131: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23132: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_23133: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23134: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23135: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_23136: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23137: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23138: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd = Empty
rule_23139: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23140: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_23141: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23142: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_23143: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23144: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_23145: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23146: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_23147: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23148: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_23149: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23150: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23151: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23152: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23153: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != S
rule_23154: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23155: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23156: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23157: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23158: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23159: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_23160: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23161: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_23162: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_23163: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_23164: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23165: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_23166: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23167: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_23168: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_23169: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_23170: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_23171: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23172: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23173: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23174: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23175: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_23176: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23177: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23178: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23179: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23180: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23181: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_23182: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23183: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23184: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_23185: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_23186: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23187: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23188: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_1] = false
rule_23189: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23190: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23191: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23192: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23193: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23194: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23195: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_23196: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23197: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_23198: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23199: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_23200: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23201: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23202: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_23203: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23204: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23205: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23206: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_23207: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23208: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23209: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_23210: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23211: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23212: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_23213: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23214: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23215: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23216: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_23217: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23218: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_23219: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_23220: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqE
rule_23221: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23222: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23223: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_23224: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23225: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_23226: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23227: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23228: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23229: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != ReqE
rule_23230: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23231: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_23232: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_23233: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23234: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23235: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23236: Chan3[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_23237: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23238: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_23239: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23240: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_23241: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23242: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23243: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_23244: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23245: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23246: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_23247: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23248: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23249: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_23250: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23251: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23252: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23253: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_23254: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23255: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23256: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23257: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23258: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_23259: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_23260: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> ShrSet[NODE_2] = false
rule_23261: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23262: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23263: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_23264: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23265: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23266: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23267: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23268: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23269: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqE
rule_23270: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23271: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23272: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_23273: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_23274: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23275: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23276: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_23277: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23278: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_23279: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23280: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23281: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23282: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_23283: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23284: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_23285: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23286: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23287: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23288: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_23289: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23290: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_23291: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_23292: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23293: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_23294: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23295: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23296: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23297: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23298: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_23299: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23300: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23301: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23302: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23303: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23304: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_23305: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_23306: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_23307: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23308: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_23309: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23310: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23311: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23312: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_23313: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_23314: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23315: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23316: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
rule_23317: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23318: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23319: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_23320: ShrSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23321: Chan1[NODE_1].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23322: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23323: InvSet[NODE_2] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23324: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_23325: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23326: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23327: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_23328: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23329: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23330: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23331: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23332: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23333: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23334: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23335: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23336: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23337: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23338: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_23339: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != Empty
rule_23340: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_23341: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_23342: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23343: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23344: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23345: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23346: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Inv
rule_23347: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_23348: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23349: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23350: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23351: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23352: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23353: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23354: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23355: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23356: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23357: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_23358: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23359: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != S
rule_23360: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_23361: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23362: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_23363: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23364: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23365: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23366: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_23367: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23368: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_23369: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_23370: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_23371: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_23372: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23373: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23374: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23375: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23376: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23377: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_23378: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_23379: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_23380: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23381: Cache[NODE_1].State = E & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_23382: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_23383: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23384: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23385: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_23386: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23387: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_23388: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23389: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23390: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_23391: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_23392: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_23393: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23394: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23395: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_23396: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23397: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_23398: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_23399: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_23400: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_23401: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23402: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23403: Chan2[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23404: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_23405: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_23406: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23407: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_1] = false
rule_23408: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23409: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23410: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_23411: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23412: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan1[NODE_1].Cmd != ReqE
rule_23413: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23414: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_23415: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23416: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_23417: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23418: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_23419: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_23420: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23421: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23422: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_23423: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23424: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23425: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23426: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23427: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_23428: ShrSet[NODE_2] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23429: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23430: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23431: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_23432: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_23433: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23434: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23435: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_23436: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_23437: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23438: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23439: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23440: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State = I
rule_23441: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23442: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23443: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23444: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State = I
rule_23445: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23446: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23447: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_23448: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqE
rule_23449: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23450: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqE
rule_23451: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23452: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23453: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_23454: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23455: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_23456: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23457: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23458: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_23459: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_23460: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23461: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_23462: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_2] = true
rule_23463: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_23464: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_23465: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_23466: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23467: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23468: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_23469: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23470: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23471: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23472: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_23473: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23474: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_23475: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_23476: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_23477: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_23478: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23479: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_23480: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23481: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_23482: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23483: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_23484: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_23485: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23486: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23487: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23488: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23489: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23490: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != ReqS
rule_23491: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23492: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23493: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23494: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_23495: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23496: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23497: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23498: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23499: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23500: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23501: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23502: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_23503: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23504: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23505: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23506: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != I
rule_23507: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_23508: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> ShrSet[NODE_1] = false
rule_23509: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23510: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23511: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_23512: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_23513: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23514: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_23515: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23516: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23517: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23518: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_23519: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_23520: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_2] = false
rule_23521: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23522: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_23523: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != Empty
rule_23524: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23525: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_23526: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23527: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_23528: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_23529: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_23530: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23531: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23532: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23533: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23534: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_23535: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23536: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23537: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_23538: InvSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_23539: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23540: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23541: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23542: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_23543: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23544: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_23545: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23546: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23547: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_23548: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23549: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_23550: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23551: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_23552: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23553: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23554: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23555: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_23556: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23557: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23558: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_23559: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23560: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23561: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_23562: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_23563: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_23564: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_23565: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_23566: Cache[NODE_1].State = S & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_23567: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23568: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23569: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23570: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23571: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23572: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23573: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_23574: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_23575: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23576: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23577: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_23578: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23579: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_23580: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23581: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23582: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23583: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_23584: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23585: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23586: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23587: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23588: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23589: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_23590: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_23591: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23592: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_23593: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23594: Chan2[NODE_1].Cmd = Empty & InvSet[NODE_1] = true -> Cache[NODE_1].Data = AuxData
rule_23595: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23596: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_23597: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23598: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntS
rule_23599: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_23600: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_23601: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != S
rule_23602: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_23603: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqS
rule_23604: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = true
rule_23605: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_23606: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23607: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23608: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23609: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23610: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23611: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23612: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_23613: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_23614: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_23615: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_23616: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23617: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_23618: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23619: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_23620: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23621: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23622: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_23623: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23624: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_23625: ShrSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_23626: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23627: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23628: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23629: Chan3[NODE_1].Cmd = InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23630: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23631: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23632: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_23633: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_23634: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_23635: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23636: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23637: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_23638: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23639: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_23640: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23641: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23642: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_23643: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23644: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23645: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State = I
rule_23646: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23647: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_23648: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23649: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_23650: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23651: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23652: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_23653: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23654: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_23655: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23656: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_23657: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_23658: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_23659: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_23660: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23661: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqS
rule_23662: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23663: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_23664: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23665: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23666: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23667: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23668: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_23669: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23670: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23671: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23672: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23673: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23674: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_2].State != E
rule_23675: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_23676: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23677: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_23678: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23679: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_23680: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_23681: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_23682: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23683: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23684: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_23685: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23686: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23687: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23688: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_23689: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_23690: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_23691: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_23692: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23693: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23694: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23695: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_23696: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23697: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23698: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23699: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23700: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_23701: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_23702: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23703: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_23704: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_23705: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_23706: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23707: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23708: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_23709: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23710: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_23711: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23712: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_23713: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23714: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23715: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_23716: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23717: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_23718: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23719: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd = Empty
rule_23720: Chan2[NODE_1].Cmd != GntS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23721: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_23722: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Inv
rule_23723: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23724: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23725: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != Empty
rule_23726: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_23727: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_23728: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23729: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23730: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_23731: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23732: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23733: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23734: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_23735: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_23736: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_23737: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_23738: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_23739: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_23740: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_23741: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_23742: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23743: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23744: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntS
rule_23745: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23746: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_23747: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_23748: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_23749: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23750: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23751: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23752: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23753: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23754: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_1].State != E
rule_23755: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_23756: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_23757: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_23758: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_23759: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23760: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23761: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_23762: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_23763: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23764: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23765: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23766: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_23767: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_23768: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23769: InvSet[NODE_1] = true & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23770: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23771: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_23772: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23773: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23774: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23775: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23776: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_23777: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != Empty
rule_23778: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_23779: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23780: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_23781: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_23782: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_23783: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23784: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23785: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23786: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_23787: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_23788: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23789: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_23790: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23791: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_23792: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_23793: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_23794: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23795: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_23796: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_23797: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_23798: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23799: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23800: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23801: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_23802: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23803: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_2].Cmd != Empty
rule_23804: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23805: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23806: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_23807: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_23808: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_23809: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_23810: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_23811: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23812: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State = S
rule_23813: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> InvSet[NODE_1] = false
rule_23814: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_23815: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_23816: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != S
rule_23817: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_23818: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23819: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_23820: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_23821: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_23822: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_23823: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_23824: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_23825: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_23826: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_23827: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_23828: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_23829: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_23830: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23831: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23832: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_23833: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23834: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23835: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_23836: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23837: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_23838: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23839: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != Empty
rule_23840: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_23841: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23842: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23843: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_23844: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State = S
rule_23845: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23846: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_23847: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_23848: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_23849: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_23850: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23851: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23852: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_23853: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_23854: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23855: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23856: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_23857: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23858: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23859: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23860: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_23861: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_23862: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_23863: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_23864: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_23865: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_23866: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23867: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_23868: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_23869: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23870: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_23871: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23872: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_23873: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_23874: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_23875: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_23876: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23877: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_23878: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_23879: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqE
rule_23880: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_23881: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_23882: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23883: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_23884: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_23885: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd = Empty
rule_23886: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23887: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_23888: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_23889: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_23890: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_23891: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_23892: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23893: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_23894: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_23895: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_23896: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_23897: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_23898: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23899: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_23900: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != Empty
rule_23901: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23902: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_23903: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_23904: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd = Empty
rule_23905: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_23906: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_23907: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_23908: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_23909: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_23910: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_23911: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_2] = false
rule_23912: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_23913: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_23914: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_23915: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23916: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_23917: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23918: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_23919: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_23920: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23921: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_23922: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_23923: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_23924: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23925: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_23926: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_23927: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_23928: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = true
rule_23929: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23930: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_23931: Cache[NODE_2].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_23932: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_23933: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_23934: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_23935: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_2] = false
rule_23936: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23937: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_23938: Cache[NODE_1].State = I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_23939: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_23940: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_23941: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_23942: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_23943: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_23944: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_23945: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_23946: Chan1[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_23947: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_23948: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_23949: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23950: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23951: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_23952: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_23953: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqE
rule_23954: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23955: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_23956: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_23957: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_1] = false
rule_23958: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_23959: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_23960: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_23961: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_23962: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_23963: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_23964: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_23965: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_23966: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_23967: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_23968: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_23969: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23970: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_23971: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_23972: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_23973: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23974: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_23975: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_23976: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_23977: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_23978: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_23979: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_23980: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_23981: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_23982: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State = I
rule_23983: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_23984: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_23985: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_23986: ShrSet[NODE_2] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_23987: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23988: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_23989: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_23990: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_23991: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_23992: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_23993: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_23994: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_23995: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_23996: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_23997: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_23998: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_23999: Cache[NODE_1].State != S & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24000: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24001: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24002: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24003: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_24004: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24005: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_24006: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_24007: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != Inv
rule_24008: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24009: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_24010: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24011: Cache[NODE_1].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24012: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != S
rule_24013: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24014: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24015: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_24016: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqS
rule_24017: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24018: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_24019: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24020: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_24021: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24022: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24023: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24024: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24025: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24026: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24027: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24028: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24029: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_24030: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_2].Cmd != ReqS
rule_24031: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24032: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24033: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_1].State != I
rule_24034: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24035: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24036: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd = Empty
rule_24037: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_24038: Chan2[NODE_2].Cmd = Empty & InvSet[NODE_2] = true -> Cache[NODE_2].Data = AuxData
rule_24039: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24040: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24041: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24042: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_1].Data = AuxData
rule_24043: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_24044: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_1].State != E
rule_24045: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State = S
rule_24046: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24047: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_24048: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24049: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24050: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24051: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24052: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24053: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24054: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_24055: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_24056: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_24057: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24058: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24059: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> InvSet[NODE_2] = false
rule_24060: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24061: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_24062: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_24063: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24064: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24065: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_24066: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24067: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24068: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24069: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24070: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24071: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_24072: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24073: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24074: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24075: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24076: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24077: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_24078: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24079: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24080: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24081: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24082: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_24083: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_24084: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24085: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24086: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24087: Cache[NODE_2].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24088: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24089: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_24090: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24091: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_24092: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_24093: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24094: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24095: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_24096: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_24097: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24098: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24099: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24100: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24101: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_24102: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24103: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24104: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24105: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24106: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24107: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24108: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24109: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_24110: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_24111: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_24112: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24113: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24114: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24115: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24116: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24117: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_24118: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_24119: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24120: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24121: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24122: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_24123: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24124: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Cache[NODE_2].State != E
rule_24125: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24126: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24127: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24128: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24129: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_24130: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24131: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_24132: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_24133: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_24134: Chan3[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24135: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan1[NODE_2].Cmd != Empty
rule_24136: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24137: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24138: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_24139: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24140: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24141: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24142: InvSet[NODE_2] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_24143: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_24144: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24145: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24146: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24147: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_24148: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24149: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24150: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_24151: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24152: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24153: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_24154: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_24155: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_24156: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24157: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_24158: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24159: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24160: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24161: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24162: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24163: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_24164: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24165: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24166: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24167: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_24168: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24169: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_24170: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24171: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24172: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24173: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24174: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24175: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24176: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_24177: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_24178: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_24179: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24180: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_24181: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_24182: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_24183: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != ReqS
rule_24184: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24185: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_24186: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24187: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24188: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24189: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24190: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_24191: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24192: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24193: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24194: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24195: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24196: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24197: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24198: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24199: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24200: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24201: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_24202: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24203: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> ShrSet[NODE_1] = true
rule_24204: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24205: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_24206: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24207: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24208: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24209: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24210: ShrSet[NODE_1] = false & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24211: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24212: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24213: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_24214: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24215: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_24216: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24217: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_24218: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24219: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Cache[NODE_2].State != I
rule_24220: InvSet[NODE_2] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24221: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24222: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_2].Cmd != GntE
rule_24223: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24224: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_24225: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_24226: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24227: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24228: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24229: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_24230: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_24231: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24232: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24233: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_24234: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24235: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State = I
rule_24236: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24237: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24238: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24239: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24240: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24241: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_2] = false
rule_24242: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> ShrSet[NODE_1] = false
rule_24243: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24244: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Cache[NODE_2].State != I
rule_24245: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24246: InvSet[NODE_1] = false & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_24247: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != GntE
rule_24248: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_24249: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24250: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_24251: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_24252: Cache[NODE_1].State = S & Cache[NODE_2].State = S -> Cache[NODE_1].Data = AuxData
rule_24253: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24254: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24255: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_24256: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24257: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24258: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = InvAck
rule_24259: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24260: Cache[NODE_2].State = I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_24261: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_24262: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_24263: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24264: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24265: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24266: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24267: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24268: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24269: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24270: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_24271: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24272: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24273: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_24274: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_24275: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24276: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24277: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24278: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24279: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24280: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24281: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != Empty
rule_24282: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_24283: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_24284: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_24285: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_24286: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24287: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_24288: ShrSet[NODE_2] = false & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_24289: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24290: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_24291: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24292: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24293: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_2].Cmd != Empty
rule_24294: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24295: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24296: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State = S
rule_24297: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24298: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24299: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24300: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24301: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State = I
rule_24302: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24303: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24304: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24305: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_24306: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24307: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_24308: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24309: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_24310: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24311: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24312: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24313: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_24314: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24315: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24316: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_24317: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_24318: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24319: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_24320: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24321: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_24322: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24323: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24324: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24325: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24326: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntS
rule_24327: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24328: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24329: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_24330: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_24331: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24332: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_24333: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24334: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24335: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24336: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_24337: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24338: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_24339: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_24340: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_24341: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_24342: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24343: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24344: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24345: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_24346: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24347: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_24348: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State = I
rule_24349: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != S
rule_24350: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_24351: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_24352: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24353: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_24354: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24355: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_24356: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != Empty
rule_24357: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_24358: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqE
rule_24359: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24360: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_24361: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24362: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24363: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_24364: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_24365: Cache[NODE_2].State != S & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24366: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24367: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_24368: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_1] = false
rule_24369: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24370: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_24371: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_24372: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24373: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24374: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_24375: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_24376: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_24377: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_24378: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24379: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24380: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24381: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24382: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24383: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24384: Chan2[NODE_2].Cmd != GntS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24385: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24386: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_24387: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24388: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24389: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_24390: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24391: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24392: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24393: InvSet[NODE_1] = true & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24394: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_24395: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_24396: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_24397: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24398: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24399: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd = Empty
rule_24400: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_24401: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_24402: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24403: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_24404: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24405: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24406: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24407: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_24408: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_24409: Chan2[NODE_1].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24410: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_24411: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State = I
rule_24412: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = InvAck
rule_24413: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24414: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24415: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24416: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24417: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_24418: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24419: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24420: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24421: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24422: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24423: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24424: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24425: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_24426: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24427: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24428: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24429: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24430: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_24431: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_24432: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_24433: Chan1[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24434: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_24435: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24436: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24437: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24438: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24439: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24440: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24441: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24442: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqE
rule_24443: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24444: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_24445: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24446: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24447: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != Empty
rule_24448: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24449: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntS
rule_24450: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24451: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24452: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_24453: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_24454: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_24455: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24456: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24457: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24458: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_24459: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_1].Cmd != ReqS
rule_24460: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24461: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_24462: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24463: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24464: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24465: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_24466: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24467: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24468: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24469: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_24470: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_24471: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_24472: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_24473: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24474: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_24475: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24476: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24477: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24478: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24479: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_24480: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24481: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24482: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_24483: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24484: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_24485: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24486: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_24487: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_24488: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24489: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_24490: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_24491: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_24492: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_24493: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_24494: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_24495: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24496: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_24497: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_2] = true
rule_24498: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_24499: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24500: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24501: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24502: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24503: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_24504: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24505: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24506: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_24507: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_24508: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24509: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24510: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24511: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24512: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_24513: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24514: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_24515: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_24516: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24517: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_24518: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24519: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24520: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_24521: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24522: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24523: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24524: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_24525: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != GntE
rule_24526: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24527: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_24528: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24529: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_24530: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24531: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24532: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_24533: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_24534: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_24535: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_24536: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24537: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24538: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan1[NODE_1].Cmd != Empty
rule_24539: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_24540: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_24541: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_24542: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_24543: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_24544: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_24545: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24546: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_24547: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_24548: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_24549: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != S -> Chan1[NODE_2].Cmd != Empty
rule_24550: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24551: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_24552: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_24553: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_24554: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24555: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_24556: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_24557: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_24558: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_24559: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_24560: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_24561: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_24562: Cache[NODE_2].State != E & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24563: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24564: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24565: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24566: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_24567: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24568: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_24569: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_2] = false
rule_24570: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24571: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24572: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24573: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_24574: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqS
rule_24575: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24576: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24577: Chan2[NODE_1].Cmd = GntE & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_24578: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24579: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24580: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24581: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_24582: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24583: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_24584: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> ShrSet[NODE_1] = true
rule_24585: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24586: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_24587: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24588: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24589: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_24590: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_24591: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_24592: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_24593: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Empty
rule_24594: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24595: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != ReqS
rule_24596: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24597: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_24598: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State = S
rule_24599: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_24600: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24601: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24602: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_24603: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24604: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> ShrSet[NODE_2] = false
rule_24605: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan1[NODE_1].Cmd != ReqS
rule_24606: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24607: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_24608: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24609: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_24610: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_24611: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24612: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> InvSet[NODE_1] = false
rule_24613: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24614: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24615: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_24616: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_24617: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24618: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_24619: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_24620: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24621: Cache[NODE_2].State = I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_24622: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_24623: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_24624: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_24625: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24626: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != S
rule_24627: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24628: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_24629: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> ShrSet[NODE_2] = true
rule_24630: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_24631: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24632: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24633: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24634: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_24635: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24636: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24637: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24638: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24639: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_24640: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24641: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_24642: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24643: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24644: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_24645: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_24646: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_24647: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_24648: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_24649: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_24650: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24651: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24652: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24653: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_24654: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_24655: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan1[NODE_1].Cmd != ReqS
rule_24656: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_24657: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24658: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Inv -> Chan1[NODE_2].Cmd != Empty
rule_24659: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_24660: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_24661: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_24662: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_24663: Chan2[NODE_1].Cmd = GntE & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_24664: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24665: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_24666: Chan2[NODE_2].Cmd != GntE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24667: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24668: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24669: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan1[NODE_2].Cmd != ReqE
rule_24670: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24671: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_24672: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24673: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_24674: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24675: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != ReqE
rule_24676: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24677: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24678: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_24679: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_24680: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24681: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd = Empty
rule_24682: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_24683: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_24684: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_24685: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_24686: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_2].Data = AuxData
rule_24687: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_24688: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_24689: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24690: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24691: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_24692: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_24693: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_24694: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24695: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_24696: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_24697: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_24698: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24699: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24700: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_24701: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_24702: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24703: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24704: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24705: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_24706: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24707: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24708: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24709: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24710: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_24711: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_24712: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State = I
rule_24713: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_24714: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24715: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24716: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan1[NODE_2].Cmd != Empty
rule_24717: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24718: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24719: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24720: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24721: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24722: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24723: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_24724: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_24725: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_24726: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_24727: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_24728: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24729: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24730: Chan3[NODE_2].Cmd = Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24731: Cache[NODE_2].State = S & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_24732: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_24733: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24734: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_24735: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntS
rule_24736: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24737: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24738: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_24739: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24740: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24741: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_24742: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24743: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24744: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24745: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24746: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_24747: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24748: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24749: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_24750: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24751: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_24752: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24753: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24754: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_24755: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24756: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24757: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24758: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24759: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24760: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_24761: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_24762: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_24763: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_24764: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24765: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24766: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24767: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24768: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24769: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Cache[NODE_1].State != I
rule_24770: Chan2[NODE_1].Cmd = GntS & ShrSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_24771: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_24772: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_24773: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_24774: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_24775: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24776: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24777: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24778: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24779: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24780: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24781: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_24782: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_24783: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_24784: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24785: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24786: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24787: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24788: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_24789: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_24790: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24791: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24792: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_24793: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_24794: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_24795: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_24796: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24797: InvSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24798: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_24799: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24800: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24801: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_24802: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_24803: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24804: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_24805: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_24806: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_24807: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24808: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_24809: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24810: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_24811: Chan1[NODE_2].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24812: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_24813: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_24814: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24815: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> ShrSet[NODE_2] = true
rule_24816: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != Inv
rule_24817: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_24818: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24819: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24820: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_24821: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_24822: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24823: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24824: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_24825: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24826: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_24827: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Empty
rule_24828: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_24829: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24830: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_24831: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24832: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_24833: InvSet[NODE_2] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_24834: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_24835: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_24836: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24837: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_24838: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_24839: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_24840: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_24841: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_24842: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24843: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24844: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24845: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_2].Cmd != ReqE
rule_24846: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_24847: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_24848: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_24849: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_24850: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_24851: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_24852: Chan2[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24853: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_24854: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24855: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24856: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_24857: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_24858: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_24859: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_24860: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_24861: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24862: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd = Empty
rule_24863: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_24864: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24865: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_24866: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_24867: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24868: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != Empty
rule_24869: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_24870: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_24871: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_24872: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24873: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24874: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_24875: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24876: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_24877: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24878: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24879: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24880: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_24881: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24882: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan1[NODE_1].Cmd != ReqS
rule_24883: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Empty
rule_24884: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_24885: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24886: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> InvSet[NODE_1] = false
rule_24887: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_24888: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_24889: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_24890: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_24891: InvSet[NODE_1] = true & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24892: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_24893: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24894: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_24895: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_24896: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_24897: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_24898: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24899: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_24900: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> InvSet[NODE_1] = false
rule_24901: Chan2[NODE_2].Cmd = GntE & ShrSet[NODE_1] = false -> Chan2[NODE_2].Data = AuxData
rule_24902: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24903: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_24904: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24905: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != Empty
rule_24906: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_24907: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_24908: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_24909: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntS
rule_24910: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_24911: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_24912: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_24913: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_24914: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24915: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24916: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_24917: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_24918: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24919: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_24920: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_24921: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_24922: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_24923: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_24924: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_24925: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_24926: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_24927: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_24928: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> InvSet[NODE_2] = false
rule_24929: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24930: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_24931: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_24932: Chan2[NODE_2].Cmd != Inv & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_24933: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_24934: Chan1[NODE_1].Cmd != ReqE & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_24935: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_24936: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_24937: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_24938: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_24939: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_24940: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_24941: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_24942: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_24943: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_24944: Chan1[NODE_2].Cmd != ReqS & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24945: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24946: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_24947: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_24948: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_24949: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_24950: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_24951: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_24952: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != Empty
rule_24953: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_24954: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_24955: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Inv -> Chan1[NODE_1].Cmd != Empty
rule_24956: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_24957: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_24958: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24959: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_24960: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_24961: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_24962: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_24963: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_24964: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan1[NODE_1].Cmd != ReqE
rule_24965: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24966: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_24967: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_24968: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_24969: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_24970: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_24971: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_24972: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24973: Cache[NODE_2].State != E & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_24974: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_24975: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_24976: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_24977: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_24978: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_24979: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_24980: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_24981: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_24982: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_24983: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_24984: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_24985: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_24986: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_24987: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_24988: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_24989: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_24990: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_24991: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_24992: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_24993: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_24994: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_24995: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_24996: Chan1[NODE_2].Cmd != ReqE & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_24997: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_24998: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_24999: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25000: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd = Empty
rule_25001: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_25002: InvSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_25003: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State = I
rule_25004: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25005: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25006: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Cache[NODE_1].State != S
rule_25007: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25008: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25009: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_25010: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_25011: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25012: Chan2[NODE_1].Cmd != Inv & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25013: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25014: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25015: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_25016: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25017: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_25018: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25019: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25020: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25021: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != Inv
rule_25022: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25023: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25024: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25025: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25026: Cache[NODE_1].State != S & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25027: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25028: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25029: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25030: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_1].Data = AuxData
rule_25031: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25032: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_25033: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25034: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_25035: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25036: ShrSet[NODE_1] = false & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_25037: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25038: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Empty
rule_25039: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25040: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25041: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = true
rule_25042: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_25043: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_25044: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25045: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25046: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25047: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != I
rule_25048: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25049: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_25050: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25051: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25052: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_25053: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25054: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25055: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Empty
rule_25056: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_25057: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25058: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25059: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25060: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_25061: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25062: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_25063: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> ShrSet[NODE_2] = true
rule_25064: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25065: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_25066: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25067: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25068: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25069: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25070: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_25071: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25072: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25073: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_25074: Cache[NODE_1].State = I & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25075: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25076: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25077: Chan2[NODE_2].Cmd = GntS & InvSet[NODE_2] = false -> Chan2[NODE_2].Data = AuxData
rule_25078: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25079: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25080: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25081: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_25082: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25083: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25084: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25085: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_25086: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_1].State != S
rule_25087: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25088: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25089: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_25090: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_25091: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_25092: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25093: ShrSet[NODE_1] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25094: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25095: Cache[NODE_1].State != E & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25096: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25097: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25098: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25099: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25100: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25101: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25102: Chan2[NODE_1].Cmd = GntS & InvSet[NODE_1] = false -> Chan2[NODE_1].Data = AuxData
rule_25103: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25104: ShrSet[NODE_1] = false & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25105: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_25106: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_25107: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd = Empty
rule_25108: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25109: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25110: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25111: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25112: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25113: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25114: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25115: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_25116: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_25117: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25118: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25119: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25120: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25121: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25122: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25123: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25124: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25125: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_25126: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25127: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntS
rule_25128: Cache[NODE_1].State != E & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25129: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_25130: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25131: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_25132: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25133: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25134: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25135: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_25136: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_25137: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25138: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25139: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25140: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25141: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25142: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25143: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25144: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25145: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_25146: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25147: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25148: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_1].Cmd != GntE
rule_25149: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_25150: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_25151: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25152: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25153: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_25154: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != Empty
rule_25155: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_25156: Chan3[NODE_1].Cmd = Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25157: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25158: InvSet[NODE_2] = true & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25159: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25160: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25161: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25162: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25163: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25164: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25165: ShrSet[NODE_1] = false & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25166: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_25167: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State = I
rule_25168: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25169: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25170: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25171: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25172: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_25173: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_25174: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_25175: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan1[NODE_1].Cmd != Empty
rule_25176: Chan1[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25177: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25178: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25179: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25180: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25181: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25182: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25183: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25184: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25185: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25186: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25187: InvSet[NODE_1] = false & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25188: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25189: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25190: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25191: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25192: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25193: Cache[NODE_2].State = I & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25194: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_25195: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> InvSet[NODE_2] = false
rule_25196: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25197: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25198: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = true
rule_25199: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25200: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntS
rule_25201: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25202: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_25203: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25204: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25205: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25206: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan1[NODE_1].Cmd != ReqS
rule_25207: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25208: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25209: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> ShrSet[NODE_1] = true
rule_25210: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_25211: Chan1[NODE_2].Cmd = ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25212: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25213: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != S -> Chan1[NODE_1].Cmd != Empty
rule_25214: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25215: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25216: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_25217: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25218: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25219: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25220: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntS
rule_25221: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan2[NODE_1].Cmd != GntE
rule_25222: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_25223: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25224: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25225: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25226: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_1] = true
rule_25227: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25228: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25229: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25230: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25231: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25232: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25233: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25234: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25235: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25236: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25237: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25238: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != Inv
rule_25239: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25240: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25241: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_25242: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25243: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25244: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25245: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25246: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25247: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25248: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25249: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25250: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25251: Chan1[NODE_1].Cmd = ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25252: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25253: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State = I
rule_25254: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25255: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25256: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25257: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25258: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25259: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25260: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25261: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25262: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25263: Chan3[NODE_2].Cmd = InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_25264: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25265: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_25266: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25267: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25268: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25269: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25270: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25271: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25272: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25273: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25274: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> ShrSet[NODE_1] = false
rule_25275: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_25276: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25277: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25278: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25279: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_25280: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25281: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25282: InvSet[NODE_1] = true & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_25283: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25284: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Empty
rule_25285: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25286: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_25287: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_25288: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25289: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_25290: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25291: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_25292: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25293: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25294: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25295: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25296: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25297: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != Inv
rule_25298: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25299: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> ShrSet[NODE_2] = false
rule_25300: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25301: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25302: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25303: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25304: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_25305: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25306: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25307: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_25308: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25309: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25310: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_25311: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25312: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_25313: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = Empty
rule_25314: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25315: Cache[NODE_2].State != E & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_25316: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25317: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25318: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25319: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqE -> Chan1[NODE_1].Cmd = ReqS
rule_25320: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25321: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25322: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25323: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_25324: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_25325: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_25326: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25327: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25328: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25329: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_1] = false
rule_25330: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25331: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25332: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_25333: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25334: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_25335: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25336: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25337: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_25338: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_25339: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25340: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25341: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_25342: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25343: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25344: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_25345: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_25346: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_25347: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_25348: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_25349: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25350: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25351: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25352: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_25353: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25354: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_25355: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State = I
rule_25356: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25357: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_25358: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_25359: InvSet[NODE_2] = true & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_25360: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25361: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25362: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25363: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25364: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25365: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25366: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25367: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25368: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25369: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25370: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25371: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25372: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_25373: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25374: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25375: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25376: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25377: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25378: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_25379: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25380: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25381: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25382: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25383: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != Empty
rule_25384: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25385: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != Empty
rule_25386: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25387: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_25388: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_25389: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_25390: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25391: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_25392: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25393: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25394: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25395: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25396: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_25397: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_25398: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25399: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25400: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25401: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25402: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25403: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25404: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_25405: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25406: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25407: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25408: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_25409: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25410: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_25411: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_25412: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_25413: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25414: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_25415: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_25416: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_25417: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25418: Cache[NODE_1].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_25419: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25420: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25421: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25422: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_25423: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25424: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25425: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_25426: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25427: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_25428: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25429: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_25430: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25431: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25432: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State = S
rule_25433: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_25434: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_25435: Cache[NODE_1].State = S & Cache[NODE_2].State != E -> Cache[NODE_1].Data = AuxData
rule_25436: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25437: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_25438: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_25439: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25440: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25441: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_25442: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25443: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25444: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25445: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25446: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25447: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_25448: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25449: InvSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25450: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_25451: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_25452: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25453: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25454: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25455: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_25456: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25457: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_25458: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25459: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_25460: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25461: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25462: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25463: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25464: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_25465: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25466: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25467: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25468: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_25469: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25470: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_25471: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25472: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_25473: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_25474: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25475: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25476: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25477: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25478: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25479: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25480: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_25481: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25482: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25483: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25484: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25485: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25486: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25487: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25488: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State = S
rule_25489: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25490: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25491: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25492: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25493: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_25494: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_25495: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_25496: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25497: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25498: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25499: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25500: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25501: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25502: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25503: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25504: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25505: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25506: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25507: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25508: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_25509: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25510: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_25511: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25512: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25513: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25514: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25515: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25516: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_25517: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25518: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntS
rule_25519: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25520: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25521: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25522: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25523: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25524: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25525: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25526: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_25527: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25528: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25529: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25530: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25531: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_25532: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_25533: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_25534: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_25535: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25536: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25537: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25538: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_25539: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_25540: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25541: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_25542: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25543: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_25544: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25545: Cache[NODE_2].State = E & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_25546: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25547: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25548: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25549: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25550: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_25551: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_25552: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25553: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25554: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25555: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_25556: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_25557: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_25558: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25559: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25560: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25561: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_25562: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_25563: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd = Empty
rule_25564: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_25565: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_25566: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25567: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25568: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25569: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25570: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25571: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_25572: Cache[NODE_2].State != I & Cache[NODE_1].State = I -> Cache[NODE_2].Data = AuxData
rule_25573: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25574: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25575: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25576: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd = Empty
rule_25577: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25578: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25579: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_25580: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25581: Cache[NODE_1].State = E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_25582: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25583: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25584: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_25585: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25586: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25587: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25588: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_25589: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25590: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_25591: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25592: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_25593: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25594: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State = I
rule_25595: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_25596: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25597: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25598: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_25599: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25600: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25601: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != S
rule_25602: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25603: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25604: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_25605: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25606: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25607: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25608: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25609: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25610: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25611: Cache[NODE_1].State = E & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_25612: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_25613: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25614: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25615: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25616: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_25617: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_25618: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_2] = false
rule_25619: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_25620: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25621: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25622: Cache[NODE_1].State != I & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_25623: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25624: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != S
rule_25625: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25626: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> InvSet[NODE_2] = false
rule_25627: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_25628: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25629: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25630: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_25631: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_25632: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_25633: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25634: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_25635: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25636: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_25637: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25638: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_25639: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25640: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25641: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25642: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25643: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_25644: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25645: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25646: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_25647: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_25648: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = true
rule_25649: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25650: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State = S
rule_25651: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25652: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25653: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25654: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != I
rule_25655: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25656: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25657: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_25658: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25659: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25660: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25661: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_25662: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_25663: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25664: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_25665: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_25666: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_25667: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25668: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25669: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_25670: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25671: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_25672: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25673: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25674: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25675: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25676: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_25677: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_25678: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_25679: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = E
rule_25680: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_25681: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25682: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25683: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_25684: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25685: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_25686: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25687: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25688: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_25689: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_25690: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25691: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_25692: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != Inv
rule_25693: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_25694: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25695: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_25696: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_25697: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25698: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_25699: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25700: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_25701: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_25702: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25703: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25704: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_25705: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_25706: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_25707: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_25708: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25709: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25710: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != S
rule_25711: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25712: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_2].Cmd != GntE
rule_25713: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_25714: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25715: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_25716: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_25717: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25718: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25719: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25720: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_25721: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_25722: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25723: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25724: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_25725: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_25726: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25727: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25728: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25729: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_25730: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25731: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_25732: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25733: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_25734: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_25735: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25736: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25737: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_25738: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_25739: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25740: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_25741: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_25742: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25743: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_25744: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25745: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25746: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25747: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_25748: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25749: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_25750: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_25751: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_25752: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_25753: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25754: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25755: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25756: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_25757: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_25758: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25759: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_25760: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_25761: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != E
rule_25762: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25763: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25764: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25765: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_25766: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_25767: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_25768: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != I
rule_25769: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25770: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_25771: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25772: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25773: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25774: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25775: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25776: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_25777: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_25778: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25779: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_25780: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_25781: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_25782: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_25783: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_25784: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_25785: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_25786: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_25787: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25788: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_25789: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_25790: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_25791: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_25792: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25793: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = Empty
rule_25794: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25795: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25796: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25797: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25798: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25799: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_25800: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_25801: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25802: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_25803: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_25804: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_25805: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_25806: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_25807: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_25808: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_25809: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_25810: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25811: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_25812: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_25813: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25814: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_25815: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25816: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25817: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan1[NODE_1].Cmd = ReqE
rule_25818: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_25819: Cache[NODE_1].State != I & Cache[NODE_2].State = I -> Cache[NODE_1].Data = AuxData
rule_25820: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25821: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_25822: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_25823: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_25824: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_25825: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25826: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25827: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_25828: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_25829: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_25830: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25831: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25832: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_25833: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25834: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntS
rule_25835: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25836: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25837: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25838: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25839: Chan1[NODE_2].Cmd = ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != Empty
rule_25840: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_25841: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_25842: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25843: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_25844: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_25845: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_25846: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_25847: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25848: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_25849: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_25850: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25851: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25852: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_25853: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_25854: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_25855: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan2[NODE_2].Cmd != Empty
rule_25856: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_25857: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_25858: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_25859: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_25860: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_25861: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State = I
rule_25862: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_25863: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_25864: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_25865: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_25866: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25867: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25868: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25869: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25870: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_25871: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_25872: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_25873: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25874: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25875: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25876: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25877: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_25878: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_25879: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_25880: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_25881: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_25882: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_25883: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_25884: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25885: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_25886: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25887: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_25888: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd = Empty
rule_25889: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_25890: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_25891: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25892: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_25893: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_25894: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_25895: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_25896: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_25897: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_25898: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_25899: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_25900: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_25901: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25902: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25903: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_25904: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25905: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_25906: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_25907: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25908: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_2].Data = AuxData
rule_25909: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25910: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_25911: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_25912: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_25913: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = InvAck
rule_25914: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_25915: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25916: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_25917: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_25918: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_25919: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_25920: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25921: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25922: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_25923: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_25924: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_25925: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25926: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25927: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_25928: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_25929: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_25930: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_25931: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_25932: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_25933: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_25934: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_25935: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_25936: Chan3[NODE_1].Cmd != InvAck & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_25937: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_25938: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_25939: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_25940: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != Empty
rule_25941: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_25942: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != Empty
rule_25943: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_25944: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_25945: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_25946: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_25947: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25948: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Cmd != Empty
rule_25949: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_25950: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_1].Data = AuxData
rule_25951: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_25952: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_25953: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_25954: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_25955: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_25956: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_25957: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_25958: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_25959: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_25960: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_25961: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_25962: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_25963: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_25964: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_25965: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_25966: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_25967: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25968: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_25969: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25970: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_25971: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25972: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_25973: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_25974: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd = Empty
rule_25975: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_25976: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_25977: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_25978: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_25979: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State = I
rule_25980: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_25981: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_25982: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_25983: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_25984: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_25985: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_25986: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != E
rule_25987: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_25988: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_25989: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_25990: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_25991: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_25992: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_25993: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_25994: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_25995: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_25996: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_25997: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_25998: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_25999: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26000: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26001: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_26002: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26003: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26004: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_26005: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26006: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_26007: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26008: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26009: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_26010: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26011: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26012: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26013: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != S
rule_26014: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26015: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_26016: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_26017: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26018: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26019: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != I
rule_26020: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != Inv
rule_26021: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_26022: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_2].Data = AuxData
rule_26023: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_26024: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26025: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26026: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26027: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26028: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26029: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_26030: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26031: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26032: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_26033: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != S
rule_26034: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_26035: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26036: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26037: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26038: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26039: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_2].State != S
rule_26040: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntS
rule_26041: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26042: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26043: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26044: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_2].Data = AuxData
rule_26045: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26046: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_26047: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26048: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26049: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26050: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_26051: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State = I
rule_26052: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26053: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_26054: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26055: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26056: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26057: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_26058: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26059: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_26060: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26061: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26062: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26063: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26064: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26065: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26066: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26067: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26068: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26069: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26070: Cache[NODE_2].State = S & Cache[NODE_1].State != E -> Cache[NODE_2].Data = AuxData
rule_26071: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_26072: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26073: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26074: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_26075: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26076: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != E
rule_26077: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26078: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_26079: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26080: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26081: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26082: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26083: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26084: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_26085: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_26086: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd = ReqE
rule_26087: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26088: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26089: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26090: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26091: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26092: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26093: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26094: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26095: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = InvAck
rule_26096: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_2] = false
rule_26097: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26098: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26099: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26100: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_1].Data = AuxData
rule_26101: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26102: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_26103: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26104: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26105: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26106: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26107: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26108: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26109: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_26110: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26111: Cache[NODE_1].State = E & Cache[NODE_1].State != S -> Cache[NODE_1].Data = AuxData
rule_26112: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26113: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26114: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_26115: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26116: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> InvSet[NODE_2] = false
rule_26117: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26118: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26119: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_26120: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26121: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26122: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26123: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> ShrSet[NODE_1] = false
rule_26124: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd = ReqS
rule_26125: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != E
rule_26126: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26127: Cache[NODE_2].State != S & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_26128: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26129: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26130: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26131: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_26132: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26133: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26134: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26135: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26136: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26137: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_26138: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_26139: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26140: Cache[NODE_1].State != S & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26141: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26142: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26143: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_26144: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26145: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26146: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_26147: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26148: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26149: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26150: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_26151: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26152: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26153: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26154: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26155: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26156: Cache[NODE_1].State != I & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26157: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26158: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26159: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26160: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != S
rule_26161: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> ShrSet[NODE_2] = false
rule_26162: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26163: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_26164: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26165: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26166: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_26167: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26168: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_26169: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26170: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_26171: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26172: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26173: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != I
rule_26174: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26175: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26176: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26177: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26178: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26179: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26180: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_26181: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26182: Cache[NODE_2].State = I & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_26183: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26184: InvSet[NODE_2] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26185: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_26186: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26187: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26188: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26189: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26190: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_26191: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26192: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26193: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26194: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26195: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26196: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_26197: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26198: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26199: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26200: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26201: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_26202: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26203: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26204: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26205: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26206: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26207: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26208: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26209: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26210: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_2].Data = AuxData
rule_26211: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26212: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_26213: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26214: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26215: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26216: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26217: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26218: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26219: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_26220: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26221: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26222: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_26223: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26224: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26225: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_26226: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_26227: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26228: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State = I
rule_26229: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26230: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State = S
rule_26231: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26232: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26233: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26234: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != S
rule_26235: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26236: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26237: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26238: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_2] = false
rule_26239: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26240: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26241: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26242: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26243: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != Empty
rule_26244: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_26245: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_26246: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_26247: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_26248: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_26249: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26250: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26251: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26252: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_26253: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26254: Chan2[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26255: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26256: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26257: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_26258: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26259: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26260: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26261: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = I
rule_26262: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26263: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26264: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26265: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_26266: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26267: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26268: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26269: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26270: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26271: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26272: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_26273: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_26274: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26275: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26276: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_26277: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26278: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd != ReqS -> Chan1[NODE_2].Cmd = Empty
rule_26279: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26280: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_26281: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26282: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26283: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26284: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26285: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_26286: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26287: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_26288: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_26289: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26290: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26291: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_26292: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26293: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_26294: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_26295: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_26296: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26297: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != Inv
rule_26298: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_26299: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_26300: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_26301: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_26302: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26303: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26304: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26305: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_26306: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26307: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26308: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26309: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_26310: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_26311: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26312: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26313: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26314: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_26315: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26316: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26317: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26318: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26319: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26320: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26321: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26322: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_26323: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != S
rule_26324: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26325: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26326: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26327: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_26328: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26329: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26330: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26331: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26332: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26333: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_26334: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_26335: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26336: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26337: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26338: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_26339: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26340: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26341: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26342: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_26343: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_26344: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != Empty
rule_26345: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26346: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_26347: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqS
rule_26348: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntS
rule_26349: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_26350: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26351: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26352: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26353: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_26354: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26355: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26356: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26357: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26358: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26359: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26360: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26361: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_26362: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26363: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_26364: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26365: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_26366: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26367: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_26368: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26369: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26370: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_26371: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26372: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26373: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_26374: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26375: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_26376: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26377: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26378: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26379: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26380: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26381: Chan3[NODE_1].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26382: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_26383: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26384: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26385: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26386: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26387: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26388: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = E
rule_26389: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26390: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26391: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26392: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_26393: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26394: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26395: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26396: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26397: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26398: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26399: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26400: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26401: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26402: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_26403: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_26404: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26405: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26406: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_26407: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26408: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26409: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_26410: Cache[NODE_2].State = I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26411: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntS
rule_26412: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26413: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_26414: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26415: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26416: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26417: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26418: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26419: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26420: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26421: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_26422: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26423: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26424: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26425: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26426: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != S
rule_26427: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26428: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26429: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_26430: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_26431: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26432: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26433: Cache[NODE_2].State != S & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_26434: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26435: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26436: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26437: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26438: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26439: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26440: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26441: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_26442: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_26443: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26444: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26445: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26446: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26447: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_26448: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26449: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26450: Chan3[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26451: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26452: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26453: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26454: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26455: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntS
rule_26456: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26457: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26458: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26459: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26460: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26461: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26462: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_26463: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26464: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_26465: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26466: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_26467: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26468: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_26469: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26470: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26471: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26472: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26473: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26474: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26475: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_26476: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26477: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_26478: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26479: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_26480: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26481: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26482: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26483: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26484: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26485: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26486: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26487: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26488: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26489: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State = I
rule_26490: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_26491: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26492: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_26493: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26494: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_26495: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd = Empty
rule_26496: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26497: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26498: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26499: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26500: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26501: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26502: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26503: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26504: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_26505: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26506: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26507: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26508: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26509: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_26510: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_26511: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_26512: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_26513: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_26514: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26515: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26516: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_26517: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_26518: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26519: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_26520: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26521: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_26522: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26523: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_26524: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26525: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26526: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26527: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_26528: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26529: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26530: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26531: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26532: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26533: Cache[NODE_2].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26534: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26535: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26536: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26537: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26538: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_26539: Chan1[NODE_2].Cmd != Empty & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_26540: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26541: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26542: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_26543: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26544: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_26545: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_26546: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26547: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqS
rule_26548: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26549: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_26550: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_26551: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_26552: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = InvAck
rule_26553: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_26554: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_26555: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_26556: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_26557: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26558: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26559: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_26560: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntS
rule_26561: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_26562: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_26563: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26564: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26565: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26566: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_26567: Cache[NODE_2].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_26568: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26569: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26570: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_26571: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26572: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26573: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26574: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26575: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26576: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_26577: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26578: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26579: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26580: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26581: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26582: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26583: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26584: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26585: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26586: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26587: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26588: Chan1[NODE_1].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26589: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_26590: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26591: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_26592: Chan1[NODE_1].Cmd != ReqE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_26593: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26594: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_26595: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_26596: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26597: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_26598: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26599: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26600: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_26601: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26602: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_26603: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26604: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26605: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26606: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26607: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26608: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_26609: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26610: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26611: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26612: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26613: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26614: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26615: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != S
rule_26616: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_26617: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26618: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26619: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26620: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = E
rule_26621: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_26622: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_26623: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_26624: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26625: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26626: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26627: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != E
rule_26628: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26629: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_26630: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26631: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26632: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26633: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26634: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_26635: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != E
rule_26636: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_26637: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26638: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26639: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_26640: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26641: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26642: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26643: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26644: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_26645: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd = Empty
rule_26646: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_26647: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_26648: Cache[NODE_1].State != S & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26649: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_26650: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26651: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26652: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_26653: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_26654: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_26655: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26656: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_26657: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_26658: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26659: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26660: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26661: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26662: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26663: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26664: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_26665: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26666: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26667: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_1].State != E
rule_26668: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_26669: Chan2[NODE_2].Cmd != Empty & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_26670: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26671: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26672: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26673: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26674: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26675: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = E
rule_26676: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_26677: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26678: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26679: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_26680: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26681: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26682: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26683: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26684: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_26685: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_26686: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = Empty
rule_26687: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26688: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_26689: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26690: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26691: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26692: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_2].State != S
rule_26693: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26694: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd = Empty
rule_26695: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_26696: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_26697: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26698: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_26699: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26700: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_26701: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26702: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26703: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_26704: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Cmd != Empty
rule_26705: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26706: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_26707: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26708: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_26709: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26710: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26711: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd != ReqE -> Chan1[NODE_2].Cmd = ReqS
rule_26712: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26713: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_26714: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26715: Cache[NODE_1].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_26716: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_26717: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26718: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26719: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_26720: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26721: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_26722: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26723: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_26724: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_26725: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26726: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Inv
rule_26727: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_26728: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26729: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26730: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26731: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26732: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26733: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd = Empty
rule_26734: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_26735: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_26736: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntE
rule_26737: Cache[NODE_2].State = S & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_26738: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd = Empty
rule_26739: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26740: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26741: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26742: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26743: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26744: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_26745: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_26746: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Data = AuxData
rule_26747: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26748: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26749: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_26750: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26751: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26752: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26753: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26754: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = I
rule_26755: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_26756: Cache[NODE_2].State != I & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_26757: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26758: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd = Empty
rule_26759: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26760: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26761: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_26762: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_26763: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26764: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26765: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_26766: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_26767: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd = Empty
rule_26768: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Cache[NODE_1].State != E
rule_26769: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_26770: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26771: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26772: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_26773: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_26774: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26775: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26776: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26777: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_26778: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_26779: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26780: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26781: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_26782: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26783: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26784: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd = ReqS
rule_26785: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26786: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26787: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26788: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_26789: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26790: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26791: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26792: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26793: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_26794: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_26795: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_26796: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_26797: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_26798: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd = Empty
rule_26799: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26800: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26801: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_26802: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26803: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26804: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26805: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26806: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26807: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26808: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26809: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26810: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26811: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26812: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntS
rule_26813: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_1].Cmd != ReqE
rule_26814: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26815: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Data = AuxData
rule_26816: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_26817: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_26818: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_26819: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_26820: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26821: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26822: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_26823: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_26824: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd = Empty
rule_26825: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26826: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26827: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_26828: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26829: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_26830: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26831: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_26832: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_26833: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_2].State != I
rule_26834: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26835: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_26836: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26837: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_26838: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_26839: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26840: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_26841: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_26842: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26843: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26844: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != I
rule_26845: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_26846: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26847: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_26848: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_26849: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26850: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26851: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26852: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_26853: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_26854: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_26855: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26856: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> InvSet[NODE_1] = false
rule_26857: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_1].Data = AuxData
rule_26858: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26859: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_26860: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_26861: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_26862: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd = Empty
rule_26863: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26864: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26865: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_26866: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26867: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != S
rule_26868: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_26869: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26870: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> InvSet[NODE_1] = false
rule_26871: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26872: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_26873: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_26874: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26875: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_2] = true
rule_26876: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_26877: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> ShrSet[NODE_1] = true
rule_26878: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_26879: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_26880: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_2].Data = AuxData
rule_26881: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_26882: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26883: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_26884: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26885: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_26886: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_26887: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_26888: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_26889: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_26890: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_26891: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_26892: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = InvAck
rule_26893: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26894: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_26895: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_26896: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_26897: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_26898: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_26899: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_26900: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_26901: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_26902: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_26903: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_26904: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_26905: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_26906: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26907: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_26908: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_26909: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26910: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].State != E
rule_26911: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26912: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26913: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26914: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_26915: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26916: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_26917: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_26918: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_26919: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_26920: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_26921: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_26922: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26923: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26924: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26925: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26926: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26927: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_26928: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_26929: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_26930: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_26931: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26932: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_26933: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan2[NODE_1].Cmd != GntE
rule_26934: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_26935: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26936: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_26937: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_26938: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26939: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26940: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_26941: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_26942: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_26943: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26944: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_26945: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26946: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_2].State != E
rule_26947: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_26948: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_26949: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26950: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_26951: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_26952: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_26953: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_26954: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_26955: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_26956: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_26957: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != Inv
rule_26958: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_26959: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_26960: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_26961: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_26962: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_26963: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26964: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_26965: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_26966: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_26967: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_26968: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> InvSet[NODE_1] = false
rule_26969: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_26970: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_26971: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_26972: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_26973: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_26974: Cache[NODE_1].State != E & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_26975: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_26976: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_26977: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_26978: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_26979: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_26980: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_26981: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_26982: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_26983: InvSet[NODE_1] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_26984: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_26985: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_26986: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_26987: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State = I
rule_26988: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_26989: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Cache[NODE_1].State != E
rule_26990: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntS
rule_26991: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_26992: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_26993: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_26994: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_26995: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_26996: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_26997: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_26998: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_26999: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27000: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_27001: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27002: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27003: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_27004: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27005: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_27006: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27007: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27008: InvSet[NODE_1] = true & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_27009: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27010: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27011: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27012: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_27013: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27014: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> ShrSet[NODE_2] = true
rule_27015: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27016: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_27017: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27018: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27019: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27020: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27021: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27022: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27023: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27024: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27025: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27026: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_27027: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_27028: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27029: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27030: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27031: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27032: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27033: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27034: ShrSet[NODE_1] = false & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27035: Cache[NODE_2].State != E & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27036: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27037: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27038: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27039: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27040: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27041: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27042: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> ShrSet[NODE_1] = false
rule_27043: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_27044: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27045: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27046: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27047: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27048: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27049: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27050: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27051: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_27052: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State = I -> Chan2[NODE_1].Data = AuxData
rule_27053: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State = S
rule_27054: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27055: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27056: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27057: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27058: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_27059: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27060: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27061: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27062: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27063: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27064: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27065: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27066: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27067: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27068: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27069: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27070: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_27071: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27072: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27073: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != I
rule_27074: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27075: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State = I
rule_27076: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Inv
rule_27077: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27078: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_27079: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27080: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = true
rule_27081: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_27082: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_27083: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27084: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27085: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27086: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27087: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_27088: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27089: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27090: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27091: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27092: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27093: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27094: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan2[NODE_1].Cmd != Empty
rule_27095: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27096: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27097: Cache[NODE_2].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27098: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27099: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27100: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27101: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27102: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_27103: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27104: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27105: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_27106: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27107: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27108: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_27109: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27110: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27111: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27112: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27113: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != E
rule_27114: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27115: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27116: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != E
rule_27117: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_27118: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_27119: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27120: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27121: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27122: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27123: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27124: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27125: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27126: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27127: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27128: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27129: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_27130: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_27131: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_27132: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27133: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27134: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27135: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_27136: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].Data = AuxData
rule_27137: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27138: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27139: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27140: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_1].Cmd != GntE
rule_27141: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27142: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27143: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27144: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27145: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27146: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27147: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27148: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27149: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27150: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_27151: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27152: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27153: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27154: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State = S
rule_27155: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27156: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27157: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27158: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_27159: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_27160: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27161: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27162: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_27163: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27164: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27165: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27166: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27167: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27168: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_27169: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = InvAck
rule_27170: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27171: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27172: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != Empty
rule_27173: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27174: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_27175: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27176: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27177: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27178: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_27179: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27180: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_27181: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27182: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_1].State != I
rule_27183: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27184: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_27185: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27186: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27187: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27188: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_27189: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27190: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27191: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27192: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27193: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27194: Chan2[NODE_2].Cmd != Empty & InvSet[NODE_2] = true -> Chan2[NODE_2].Data = AuxData
rule_27195: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27196: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27197: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27198: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27199: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27200: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27201: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqE
rule_27202: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27203: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_27204: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_27205: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27206: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27207: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].State != I
rule_27208: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27209: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27210: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != Empty
rule_27211: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27212: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27213: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27214: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27215: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27216: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27217: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27218: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27219: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27220: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27221: Chan1[NODE_1].Cmd = ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != Empty
rule_27222: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_27223: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != Empty
rule_27224: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_27225: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27226: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_27227: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27228: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27229: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27230: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27231: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_27232: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Cache[NODE_1].State != S
rule_27233: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_27234: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27235: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27236: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_2].State != E
rule_27237: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqE
rule_27238: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_27239: Cache[NODE_2].State = E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27240: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_27241: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_27242: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_27243: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27244: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27245: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27246: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27247: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27248: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27249: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27250: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27251: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27252: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27253: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27254: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27255: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27256: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27257: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_27258: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27259: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27260: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27261: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27262: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27263: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27264: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27265: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27266: ShrSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27267: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27268: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27269: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27270: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27271: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27272: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_27273: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27274: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27275: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_27276: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27277: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_27278: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27279: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Inv
rule_27280: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27281: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_27282: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27283: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_27284: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27285: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27286: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_27287: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27288: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Chan2[NODE_2].Data = AuxData
rule_27289: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27290: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_27291: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_27292: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27293: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27294: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27295: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27296: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27297: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_27298: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27299: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27300: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_27301: Chan1[NODE_2].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27302: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27303: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_27304: Chan1[NODE_1].Cmd != ReqS & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27305: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27306: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_1].State != E
rule_27307: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27308: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27309: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> ShrSet[NODE_1] = true
rule_27310: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27311: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_27312: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27313: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27314: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_27315: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27316: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_27317: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27318: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27319: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27320: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_27321: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27322: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27323: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_27324: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].Data = AuxData
rule_27325: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_27326: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27327: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_1].State != E
rule_27328: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Cache[NODE_1].State != I
rule_27329: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27330: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27331: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27332: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].State != S -> Cache[NODE_1].Data = AuxData
rule_27333: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_27334: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Cache[NODE_2].State != S
rule_27335: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27336: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27337: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27338: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27339: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27340: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27341: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27342: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_27343: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27344: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27345: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27346: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = InvAck
rule_27347: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27348: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27349: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27350: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27351: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27352: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_27353: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27354: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27355: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27356: Cache[NODE_1].State = S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_27357: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27358: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27359: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27360: Chan2[NODE_2].Cmd != GntE & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27361: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27362: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27363: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != S
rule_27364: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_27365: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27366: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27367: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27368: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27369: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27370: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27371: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27372: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27373: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27374: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27375: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27376: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_27377: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27378: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27379: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_27380: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27381: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27382: Cache[NODE_1].State = I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27383: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_27384: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27385: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27386: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_27387: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_27388: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_27389: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27390: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27391: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27392: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27393: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_27394: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27395: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27396: Cache[NODE_2].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27397: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_27398: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_27399: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27400: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27401: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27402: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_27403: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27404: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27405: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27406: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_27407: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27408: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State = S
rule_27409: Chan2[NODE_2].Cmd != GntS & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_27410: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27411: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27412: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27413: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27414: Cache[NODE_1].State = I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27415: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27416: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27417: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State = I
rule_27418: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27419: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_27420: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27421: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27422: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27423: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27424: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27425: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd = Empty
rule_27426: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27427: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_27428: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27429: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_27430: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_27431: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_27432: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27433: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_27434: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27435: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_27436: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27437: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_27438: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_27439: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_1] = true
rule_27440: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27441: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27442: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27443: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27444: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27445: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27446: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27447: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27448: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27449: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27450: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27451: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_27452: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27453: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27454: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan2[NODE_2].Cmd != GntS
rule_27455: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27456: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27457: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27458: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27459: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27460: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_27461: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_27462: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_27463: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = InvAck
rule_27464: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27465: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27466: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27467: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27468: Chan2[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27469: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_27470: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_27471: Chan1[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27472: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27473: Chan3[NODE_2].Cmd != InvAck & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27474: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27475: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27476: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != Empty
rule_27477: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27478: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_27479: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27480: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27481: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27482: Chan1[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27483: Cache[NODE_1].State = S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27484: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_27485: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27486: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27487: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_2] = true
rule_27488: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd = Empty
rule_27489: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27490: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27491: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27492: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27493: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27494: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_27495: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27496: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27497: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27498: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_27499: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_27500: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27501: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27502: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_27503: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27504: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State = I
rule_27505: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27506: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27507: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27508: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27509: InvSet[NODE_2] = false & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27510: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan1[NODE_2].Cmd != ReqS
rule_27511: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27512: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_27513: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27514: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27515: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_27516: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27517: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_27518: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27519: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_27520: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27521: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27522: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_27523: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27524: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27525: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27526: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != Empty
rule_27527: Cache[NODE_2].State = E & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_27528: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State = S -> Chan2[NODE_2].Data = AuxData
rule_27529: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27530: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27531: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27532: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_27533: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_27534: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != S
rule_27535: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27536: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27537: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27538: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_27539: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_27540: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27541: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_27542: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27543: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27544: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27545: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_27546: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27547: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27548: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27549: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27550: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_1].Cmd != Empty
rule_27551: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_27552: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Empty
rule_27553: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27554: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_27555: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27556: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27557: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_27558: Cache[NODE_2].State != I & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27559: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State = S
rule_27560: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27561: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27562: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_27563: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_27564: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27565: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27566: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27567: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27568: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27569: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27570: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_27571: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27572: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27573: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27574: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != ReqS
rule_27575: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_27576: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_27577: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != S
rule_27578: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27579: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27580: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_27581: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27582: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27583: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27584: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27585: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27586: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27587: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != GntE -> Chan1[NODE_2].Cmd != Empty
rule_27588: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27589: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27590: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].State != E
rule_27591: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State = I
rule_27592: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27593: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27594: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27595: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27596: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27597: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != Inv
rule_27598: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27599: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27600: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27601: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_27602: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27603: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27604: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_27605: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> ShrSet[NODE_2] = false
rule_27606: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27607: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan1[NODE_1].Cmd != ReqE
rule_27608: Cache[NODE_1].State != E & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27609: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_27610: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_27611: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_27612: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27613: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].State != I
rule_27614: Chan2[NODE_1].Cmd != Empty & InvSet[NODE_1] = true -> Chan2[NODE_1].Data = AuxData
rule_27615: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27616: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27617: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27618: Chan2[NODE_1].Cmd != GntE & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27619: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_27620: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27621: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_27622: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27623: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27624: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27625: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27626: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27627: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_2].State != I
rule_27628: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27629: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27630: Chan2[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27631: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Cache[NODE_2].State != E
rule_27632: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27633: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27634: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27635: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_27636: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_27637: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_27638: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27639: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State = I -> Chan2[NODE_1].Data = AuxData
rule_27640: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27641: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27642: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> InvSet[NODE_1] = false
rule_27643: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27644: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_27645: Chan1[NODE_2].Cmd != ReqE & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27646: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_27647: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27648: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27649: Cache[NODE_1].State = S & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_27650: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27651: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27652: Chan2[NODE_1].Cmd != GntS & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27653: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_27654: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_27655: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_27656: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27657: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_27658: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_27659: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27660: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27661: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27662: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_27663: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27664: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27665: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27666: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27667: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27668: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != I
rule_27669: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_27670: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_27671: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27672: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27673: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Data = AuxData
rule_27674: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27675: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_27676: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27677: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_27678: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_27679: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_27680: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27681: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_27682: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27683: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27684: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_27685: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27686: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_27687: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27688: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27689: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27690: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_27691: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != I
rule_27692: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27693: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27694: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_27695: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27696: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27697: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_27698: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_27699: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27700: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_27701: Cache[NODE_1].Data = AuxData & ShrSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_27702: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_27703: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Data = AuxData
rule_27704: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27705: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != I
rule_27706: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27707: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_27708: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27709: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27710: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_27711: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27712: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27713: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_27714: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27715: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_27716: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27717: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27718: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27719: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27720: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_27721: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27722: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_27723: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_27724: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27725: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27726: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27727: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27728: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_27729: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27730: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27731: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_27732: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_27733: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27734: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27735: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27736: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_27737: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_27738: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27739: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27740: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_27741: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27742: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_27743: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27744: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].State != E
rule_27745: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27746: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27747: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27748: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_27749: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27750: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_27751: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_27752: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_27753: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27754: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_27755: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_27756: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27757: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27758: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27759: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27760: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_27761: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_27762: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_27763: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27764: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27765: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27766: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27767: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_27768: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27769: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27770: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_27771: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27772: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_27773: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_27774: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27775: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_27776: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27777: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_27778: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27779: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_27780: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_27781: Chan3[NODE_2].Cmd != InvAck & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_27782: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_27783: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27784: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_27785: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27786: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27787: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27788: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_27789: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27790: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27791: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_27792: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27793: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_27794: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_27795: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_27796: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27797: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_27798: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_27799: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_27800: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_27801: Cache[NODE_2].State != I & Cache[NODE_2].State != S -> Cache[NODE_2].Data = AuxData
rule_27802: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27803: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27804: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_27805: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27806: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27807: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Data = AuxData
rule_27808: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Data = AuxData
rule_27809: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27810: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27811: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_27812: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_27813: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27814: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_27815: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27816: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_27817: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_27818: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_27819: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27820: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_27821: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27822: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27823: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27824: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_27825: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27826: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_27827: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27828: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_27829: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_1].Data = AuxData
rule_27830: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27831: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27832: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27833: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_27834: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_27835: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27836: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27837: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27838: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_27839: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Data = AuxData
rule_27840: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_27841: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27842: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_1].Cmd = Empty
rule_27843: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27844: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_27845: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27846: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27847: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_27848: Cache[NODE_1].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27849: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27850: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27851: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27852: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_27853: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27854: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27855: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_27856: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27857: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27858: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27859: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27860: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27861: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = InvAck
rule_27862: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_27863: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_27864: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27865: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27866: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd = Empty
rule_27867: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27868: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27869: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27870: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27871: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27872: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_27873: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_27874: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27875: Cache[NODE_1].State != I & Cache[NODE_2].State != S -> Cache[NODE_1].Data = AuxData
rule_27876: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_27877: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_27878: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27879: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27880: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27881: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_27882: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27883: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_27884: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != S
rule_27885: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_27886: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_27887: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Data = AuxData
rule_27888: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_27889: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_27890: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_27891: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_27892: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27893: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_27894: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_27895: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27896: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27897: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_27898: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27899: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_27900: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_27901: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27902: ShrSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_27903: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27904: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27905: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_27906: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_27907: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_27908: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27909: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_27910: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27911: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_27912: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_27913: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_27914: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != S
rule_27915: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27916: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27917: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_1].Data = AuxData
rule_27918: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_27919: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_27920: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_27921: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27922: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_27923: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_27924: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_27925: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_27926: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_27927: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27928: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_27929: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_27930: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27931: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27932: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_27933: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27934: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_27935: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_27936: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_27937: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_27938: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_27939: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_27940: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
rule_27941: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_27942: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_27943: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_27944: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_27945: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_27946: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_27947: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_27948: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_27949: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27950: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntS
rule_27951: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_1].State != I
rule_27952: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27953: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_27954: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_27955: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_27956: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_27957: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != S
rule_27958: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_27959: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_27960: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_27961: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_27962: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_2] = false
rule_27963: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_27964: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_27965: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_27966: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_27967: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27968: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_27969: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_27970: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27971: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_27972: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_27973: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27974: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_27975: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_27976: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_27977: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27978: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_27979: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_27980: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_27981: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_27982: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_27983: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_27984: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_27985: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_27986: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_27987: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_27988: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].State != E
rule_27989: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_27990: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_27991: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_27992: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_27993: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_27994: ShrSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_27995: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_27996: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_27997: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_27998: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_27999: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28000: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28001: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_28002: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28003: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28004: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28005: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28006: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28007: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28008: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_28009: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28010: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28011: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28012: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28013: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28014: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28015: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28016: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_28017: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28018: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28019: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28020: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_28021: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_28022: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28023: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28024: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28025: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_28026: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28027: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28028: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28029: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28030: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28031: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_28032: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28033: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_28034: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28035: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> ShrSet[NODE_1] = true
rule_28036: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28037: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28038: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> ShrSet[NODE_2] = true
rule_28039: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28040: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State = I
rule_28041: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28042: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28043: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28044: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28045: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28046: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28047: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28048: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28049: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28050: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_28051: ShrSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28052: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28053: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28054: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State = I
rule_28055: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_28056: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_28057: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28058: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28059: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_28060: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd = Empty
rule_28061: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28062: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28063: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28064: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28065: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28066: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28067: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28068: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28069: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_28070: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28071: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28072: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28073: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28074: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28075: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28076: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28077: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28078: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28079: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28080: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28081: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28082: Cache[NODE_2].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28083: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28084: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_28085: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28086: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28087: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28088: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28089: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_28090: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28091: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28092: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28093: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28094: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28095: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28096: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28097: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28098: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28099: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28100: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28101: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_28102: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28103: Chan2[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_28104: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28105: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28106: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28107: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28108: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28109: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_28110: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_28111: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28112: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_28113: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_28114: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_28115: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_28116: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28117: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28118: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_28119: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28120: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_28121: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28122: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28123: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28124: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28125: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28126: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28127: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28128: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28129: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28130: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28131: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28132: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != S
rule_28133: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28134: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != I
rule_28135: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28136: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28137: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28138: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_28139: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_28140: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_28141: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28142: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_28143: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28144: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State = I
rule_28145: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28146: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28147: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_28148: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28149: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28150: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28151: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_28152: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28153: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28154: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28155: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28156: Cache[NODE_1].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28157: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28158: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28159: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28160: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28161: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_28162: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_28163: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_28164: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_28165: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntE
rule_28166: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28167: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28168: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_28169: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28170: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28171: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28172: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28173: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28174: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28175: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28176: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28177: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_28178: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28179: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_28180: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_2].Data = AuxData
rule_28181: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28182: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28183: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28184: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28185: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28186: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State = I
rule_28187: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != I
rule_28188: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28189: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28190: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28191: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != E
rule_28192: Cache[NODE_2].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_28193: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28194: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_28195: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28196: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28197: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28198: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28199: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_28200: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_28201: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28202: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28203: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28204: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28205: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_28206: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28207: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28208: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28209: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != I
rule_28210: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28211: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28212: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28213: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28214: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28215: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28216: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28217: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28218: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28219: Cache[NODE_2].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28220: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28221: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_28222: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_28223: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28224: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28225: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_28226: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28227: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28228: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28229: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28230: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28231: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28232: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28233: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28234: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28235: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28236: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28237: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_28238: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_28239: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28240: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28241: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28242: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28243: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28244: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28245: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_28246: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28247: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_28248: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28249: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_28250: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28251: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28252: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28253: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != I
rule_28254: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28255: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28256: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28257: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28258: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28259: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28260: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28261: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28262: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_28263: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28264: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28265: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28266: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28267: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_28268: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28269: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_28270: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_28271: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28272: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28273: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28274: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_28275: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntS
rule_28276: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28277: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28278: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28279: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28280: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28281: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_28282: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28283: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28284: Chan2[NODE_1].Cmd = GntE & Cache[NODE_1].State != S -> Chan2[NODE_1].Data = AuxData
rule_28285: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28286: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntS
rule_28287: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28288: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_28289: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28290: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_28291: ShrSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28292: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Data = AuxData
rule_28293: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28294: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_28295: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28296: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28297: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28298: Chan2[NODE_2].Cmd = GntE & Cache[NODE_2].State != S -> Chan2[NODE_2].Data = AuxData
rule_28299: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28300: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28301: Cache[NODE_2].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28302: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28303: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28304: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28305: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28306: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].Data = AuxData
rule_28307: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28308: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28309: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28310: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_28311: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28312: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntS
rule_28313: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28314: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_28315: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28316: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28317: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28318: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_28319: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28320: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_28321: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28322: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28323: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_1].State != E
rule_28324: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28325: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28326: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28327: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != E
rule_28328: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28329: Chan2[NODE_2].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28330: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28331: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_28332: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_28333: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28334: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28335: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28336: Chan3[NODE_1].Cmd != InvAck & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_28337: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_28338: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_28339: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_28340: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28341: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28342: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28343: Cache[NODE_1].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_1].Cmd != InvAck
rule_28344: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_28345: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28346: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != I
rule_28347: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28348: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_28349: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_28350: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_28351: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_28352: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28353: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28354: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28355: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28356: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28357: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28358: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28359: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_28360: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28361: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_1].State != E
rule_28362: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28363: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_28364: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd = Empty
rule_28365: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28366: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_2].Cmd != GntE
rule_28367: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28368: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_28369: Cache[NODE_2].State != S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28370: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28371: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28372: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28373: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_28374: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_28375: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28376: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28377: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_28378: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28379: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_28380: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28381: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28382: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28383: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28384: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28385: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_28386: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28387: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28388: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28389: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28390: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = InvAck
rule_28391: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28392: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28393: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28394: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = InvAck
rule_28395: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28396: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28397: Cache[NODE_1].State != S & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28398: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28399: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_28400: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28401: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28402: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28403: ShrSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28404: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_28405: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28406: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28407: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_28408: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28409: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != Empty
rule_28410: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28411: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28412: Chan2[NODE_1].Cmd = Inv & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_28413: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28414: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28415: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].Data = AuxData
rule_28416: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28417: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28418: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28419: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28420: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_28421: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_2].Data = AuxData
rule_28422: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28423: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28424: ShrSet[NODE_1] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_28425: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28426: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_28427: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_28428: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28429: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28430: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28431: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28432: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd = Empty
rule_28433: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_28434: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28435: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28436: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28437: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28438: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28439: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28440: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28441: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_28442: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28443: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28444: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_28445: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28446: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd = Empty
rule_28447: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_28448: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd = Empty
rule_28449: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28450: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28451: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28452: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28453: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28454: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28455: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28456: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28457: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd = Empty
rule_28458: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28459: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28460: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28461: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28462: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28463: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28464: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28465: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != E
rule_28466: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28467: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_28468: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28469: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28470: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = InvAck
rule_28471: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28472: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_28473: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28474: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_28475: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_28476: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28477: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28478: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28479: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_28480: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28481: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_28482: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_28483: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28484: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28485: Cache[NODE_2].State = E & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_28486: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28487: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28488: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28489: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28490: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28491: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_28492: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28493: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28494: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28495: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_28496: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28497: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28498: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28499: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State = I
rule_28500: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntS
rule_28501: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_28502: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28503: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_28504: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28505: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28506: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> InvSet[NODE_1] = false
rule_28507: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28508: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_28509: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28510: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28511: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_28512: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28513: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_28514: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28515: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_28516: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28517: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28518: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28519: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State = I
rule_28520: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28521: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28522: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28523: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_28524: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28525: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28526: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28527: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28528: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28529: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28530: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28531: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28532: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28533: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28534: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28535: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_28536: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28537: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28538: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28539: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != S -> Chan2[NODE_2].Data = AuxData
rule_28540: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_28541: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_1].State != E
rule_28542: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28543: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28544: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28545: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28546: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_28547: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28548: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28549: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28550: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_28551: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].Data = AuxData
rule_28552: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28553: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_28554: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28555: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28556: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28557: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28558: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28559: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_28560: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_28561: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != Inv
rule_28562: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28563: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28564: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_28565: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28566: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28567: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28568: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28569: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28570: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != E
rule_28571: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_28572: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28573: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28574: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28575: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28576: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntE
rule_28577: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28578: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28579: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd = Empty
rule_28580: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_28581: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28582: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28583: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_28584: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28585: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28586: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28587: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28588: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28589: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_28590: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28591: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_28592: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28593: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28594: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28595: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Data = AuxData
rule_28596: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_28597: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28598: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28599: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28600: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = InvAck
rule_28601: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != S
rule_28602: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28603: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28604: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28605: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28606: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28607: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28608: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_2].Cmd != Empty
rule_28609: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28610: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28611: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28612: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28613: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28614: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28615: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28616: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_28617: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28618: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_28619: Chan3[NODE_2].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_28620: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_28621: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_28622: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28623: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_28624: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28625: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28626: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != E
rule_28627: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28628: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_28629: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd = Empty
rule_28630: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28631: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28632: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_28633: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28634: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28635: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28636: Cache[NODE_1].State != E & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28637: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28638: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != I
rule_28639: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_28640: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28641: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_28642: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_28643: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = InvAck
rule_28644: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28645: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28646: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State = I
rule_28647: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_28648: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28649: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28650: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_28651: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28652: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28653: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_28654: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_28655: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28656: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28657: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28658: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28659: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28660: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_28661: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28662: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28663: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28664: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_28665: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28666: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28667: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_28668: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28669: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28670: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_28671: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28672: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Cache[NODE_2].State != E
rule_28673: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28674: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_28675: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28676: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28677: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_28678: Chan3[NODE_1].Cmd = InvAck & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != Empty
rule_28679: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_28680: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28681: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28682: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28683: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28684: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd = Empty
rule_28685: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_28686: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28687: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28688: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != I
rule_28689: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntS
rule_28690: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28691: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28692: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28693: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28694: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_28695: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28696: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_28697: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28698: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28699: ShrSet[NODE_1] = false & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_28700: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28701: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_28702: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_28703: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_28704: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28705: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28706: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_28707: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28708: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28709: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_28710: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_28711: ShrSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_28712: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28713: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28714: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_28715: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_28716: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28717: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_28718: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28719: Cache[NODE_1].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_28720: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28721: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28722: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_28723: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28724: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28725: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28726: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_28727: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28728: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28729: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28730: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_28731: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_28732: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28733: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28734: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28735: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28736: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28737: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28738: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28739: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28740: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28741: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_28742: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28743: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_28744: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_28745: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28746: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28747: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28748: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_28749: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28750: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != I
rule_28751: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28752: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28753: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28754: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_28755: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_28756: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_28757: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State = I
rule_28758: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Chan2[NODE_1].Data = AuxData
rule_28759: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28760: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28761: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28762: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_28763: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != S
rule_28764: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_28765: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28766: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_28767: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28768: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28769: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28770: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_28771: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28772: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_28773: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_28774: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_28775: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28776: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_28777: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28778: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Data = AuxData
rule_28779: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28780: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28781: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != Inv
rule_28782: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_28783: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28784: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28785: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28786: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_28787: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28788: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28789: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28790: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_28791: Chan2[NODE_1].Cmd = GntE & Cache[NODE_2].State != E -> Chan2[NODE_1].Data = AuxData
rule_28792: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28793: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28794: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28795: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28796: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28797: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28798: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_28799: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_28800: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28801: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28802: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_28803: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_28804: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28805: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_28806: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_28807: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28808: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28809: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_28810: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_28811: Chan1[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28812: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_28813: ShrSet[NODE_2] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28814: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28815: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28816: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28817: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_1].State != E
rule_28818: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28819: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_28820: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_28821: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_28822: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28823: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_28824: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28825: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28826: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28827: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_28828: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_28829: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_28830: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].State != E
rule_28831: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_28832: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_28833: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28834: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_28835: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28836: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_28837: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_28838: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_28839: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_28840: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_28841: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_28842: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28843: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28844: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28845: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28846: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_2].Data = AuxData
rule_28847: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_28848: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_28849: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_28850: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_28851: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28852: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28853: InvSet[NODE_2] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28854: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_28855: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28856: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_28857: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28858: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28859: Chan3[NODE_1].Cmd != Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = InvAck
rule_28860: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = InvAck
rule_28861: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28862: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28863: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_28864: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28865: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28866: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_28867: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd = Empty
rule_28868: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28869: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_28870: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_28871: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28872: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28873: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28874: Cache[NODE_1].State = S & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_28875: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != S
rule_28876: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_28877: InvSet[NODE_2] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28878: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28879: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28880: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_28881: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_28882: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28883: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28884: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28885: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28886: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_1].State != E
rule_28887: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_28888: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28889: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_28890: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_28891: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_28892: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State = I
rule_28893: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_28894: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_28895: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_28896: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_28897: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28898: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_28899: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28900: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_28901: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28902: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_28903: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_28904: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Inv
rule_28905: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28906: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_28907: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_28908: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_28909: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_28910: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Cache[NODE_2].State != E
rule_28911: Cache[NODE_1].State != I & Cache[NODE_1].State != S -> Cache[NODE_1].Data = AuxData
rule_28912: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28913: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_28914: InvSet[NODE_2] = true & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_28915: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_28916: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28917: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_28918: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_28919: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_28920: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28921: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].State != S -> Chan2[NODE_2].Data = AuxData
rule_28922: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28923: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28924: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28925: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_1].Cmd != GntE
rule_28926: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_28927: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_28928: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_28929: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_28930: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_28931: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_28932: Cache[NODE_1].State != S & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_28933: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_28934: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_28935: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28936: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28937: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28938: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28939: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_28940: InvSet[NODE_1] = true & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_28941: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Inv
rule_28942: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_28943: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_28944: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_28945: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd = Empty
rule_28946: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_28947: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28948: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28949: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_28950: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_28951: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_28952: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_28953: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_28954: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28955: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_28956: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28957: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28958: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_28959: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_28960: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28961: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_28962: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28963: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28964: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_28965: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_28966: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_28967: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd = Empty
rule_28968: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_28969: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != Inv
rule_28970: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_28971: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28972: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Cache[NODE_2].State != I
rule_28973: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan2[NODE_2].Cmd != GntE
rule_28974: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_28975: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != Inv
rule_28976: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_28977: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_28978: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_28979: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_28980: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_28981: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_28982: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_28983: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_28984: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_28985: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28986: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_28987: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_28988: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_28989: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_28990: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_28991: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_1].State != I
rule_28992: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_28993: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_28994: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_28995: Cache[NODE_2].State = S & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].Data = AuxData
rule_28996: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_28997: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_28998: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_28999: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_29000: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29001: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29002: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29003: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29004: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29005: Cache[NODE_1].State != E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29006: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29007: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29008: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29009: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29010: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_29011: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29012: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29013: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29014: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != I
rule_29015: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29016: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29017: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29018: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29019: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29020: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29021: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_29022: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29023: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29024: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Cache[NODE_1].State != I
rule_29025: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29026: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29027: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != I
rule_29028: Cache[NODE_2].State != S & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29029: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29030: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29031: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != S
rule_29032: Cache[NODE_2].State != S & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29033: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29034: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29035: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29036: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29037: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29038: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29039: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_29040: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29041: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29042: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29043: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != GntE
rule_29044: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29045: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29046: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd != GntS
rule_29047: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29048: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29049: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29050: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29051: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29052: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29053: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29054: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_29055: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29056: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29057: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29058: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29059: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29060: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29061: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29062: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29063: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].State != I
rule_29064: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29065: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_29066: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Cache[NODE_2].State != E
rule_29067: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29068: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29069: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29070: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29071: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29072: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29073: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29074: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_29075: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29076: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29077: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_29078: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29079: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29080: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29081: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29082: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29083: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29084: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29085: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29086: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29087: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29088: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29089: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29090: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29091: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29092: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29093: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29094: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_29095: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29096: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd = Empty
rule_29097: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29098: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29099: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != E
rule_29100: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29101: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29102: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29103: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29104: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29105: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_29106: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29107: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29108: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29109: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd = Empty
rule_29110: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29111: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Inv
rule_29112: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29113: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqS
rule_29114: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29115: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29116: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29117: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29118: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29119: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29120: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29121: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29122: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29123: Cache[NODE_1].State = E & Chan1[NODE_1].Cmd != ReqE -> Cache[NODE_1].Data = AuxData
rule_29124: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29125: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29126: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29127: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29128: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != E
rule_29129: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29130: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29131: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29132: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29133: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29134: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_29135: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29136: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29137: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29138: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29139: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29140: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_29141: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29142: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29143: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_1].Cmd != GntE
rule_29144: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_1].Cmd = Empty
rule_29145: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29146: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_2].Cmd != GntE
rule_29147: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29148: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan2[NODE_1].Cmd != GntS
rule_29149: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29150: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29151: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29152: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan2[NODE_1].Cmd != GntE
rule_29153: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_29154: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29155: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_29156: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29157: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29158: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29159: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29160: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_2].State != E
rule_29161: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29162: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29163: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29164: Cache[NODE_1].State = S & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29165: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29166: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29167: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29168: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != E -> Chan2[NODE_2].Data = AuxData
rule_29169: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29170: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29171: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29172: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29173: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29174: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29175: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29176: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29177: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29178: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != I
rule_29179: Chan2[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29180: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29181: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29182: Cache[NODE_2].State != I & Cache[NODE_1].State != I -> Cache[NODE_2].Data = AuxData
rule_29183: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29184: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_29185: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29186: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29187: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Data = AuxData
rule_29188: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29189: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29190: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29191: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29192: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29193: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29194: Cache[NODE_1].State != I & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_1].Data = AuxData
rule_29195: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29196: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29197: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29198: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29199: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29200: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29201: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29202: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29203: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_29204: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29205: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan2[NODE_2].Cmd != GntE
rule_29206: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29207: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29208: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29209: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29210: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29211: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29212: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29213: Cache[NODE_2].State = E & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_29214: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29215: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd != GntE
rule_29216: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29217: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29218: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29219: Cache[NODE_2].State != I & Cache[NODE_1].State != S -> Cache[NODE_2].Data = AuxData
rule_29220: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29221: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29222: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].Data = AuxData
rule_29223: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29224: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29225: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != E
rule_29226: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29227: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29228: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_29229: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_29230: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29231: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29232: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29233: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State = I
rule_29234: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29235: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29236: Cache[NODE_1].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_29237: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd = Empty
rule_29238: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29239: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29240: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29241: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29242: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_29243: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29244: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29245: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29246: Chan3[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_29247: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_29248: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29249: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29250: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_1].State != E
rule_29251: InvSet[NODE_1] = true & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29252: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29253: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_1].State != E
rule_29254: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29255: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29256: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29257: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_2].Cmd = Empty
rule_29258: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> InvSet[NODE_2] = false
rule_29259: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29260: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29261: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29262: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29263: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29264: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29265: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29266: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29267: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_29268: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29269: Cache[NODE_1].State != E & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29270: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29271: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29272: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29273: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29274: ShrSet[NODE_2] = false & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29275: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29276: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29277: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29278: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29279: InvSet[NODE_1] = true & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29280: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29281: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29282: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29283: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_29284: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_29285: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29286: Chan2[NODE_2].Cmd = GntE & Cache[NODE_1].State != E -> Chan2[NODE_2].Data = AuxData
rule_29287: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29288: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29289: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29290: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29291: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29292: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Cache[NODE_2].State != E
rule_29293: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29294: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> InvSet[NODE_1] = false
rule_29295: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].State != I -> Chan2[NODE_2].Data = AuxData
rule_29296: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_29297: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29298: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_29299: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29300: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29301: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29302: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29303: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29304: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_1].Cmd != Empty
rule_29305: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29306: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29307: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_29308: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_29309: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29310: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_29311: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29312: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntS
rule_29313: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29314: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_29315: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29316: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_2].State != E
rule_29317: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29318: ShrSet[NODE_1] = true & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29319: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Cache[NODE_2].State != I
rule_29320: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Inv
rule_29321: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29322: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_29323: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29324: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29325: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != S
rule_29326: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29327: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29328: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29329: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29330: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29331: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> ShrSet[NODE_2] = false
rule_29332: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29333: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_29334: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29335: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29336: Cache[NODE_1].State = E & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_29337: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29338: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_29339: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29340: Cache[NODE_2].State != E & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29341: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan2[NODE_1].Cmd != GntE
rule_29342: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29343: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].State != S
rule_29344: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29345: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29346: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29347: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_29348: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29349: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Data = AuxData
rule_29350: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29351: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29352: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29353: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29354: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29355: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd = Empty
rule_29356: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29357: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29358: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29359: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29360: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_29361: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29362: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29363: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29364: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_29365: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != E -> Chan3[NODE_2].Cmd = Empty
rule_29366: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29367: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29368: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29369: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_29370: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29371: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29372: Cache[NODE_2].State != E & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29373: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29374: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29375: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_29376: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Data = AuxData
rule_29377: Cache[NODE_2].State != E & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29378: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29379: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29380: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_29381: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29382: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29383: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntS
rule_29384: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29385: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29386: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29387: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29388: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_29389: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29390: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29391: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Cache[NODE_2].State != I
rule_29392: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29393: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29394: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29395: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_29396: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_29397: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29398: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29399: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_29400: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29401: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29402: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan1[NODE_1].Cmd != ReqS
rule_29403: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29404: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29405: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29406: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29407: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29408: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29409: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_29410: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29411: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_29412: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29413: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd = Empty
rule_29414: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29415: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29416: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan1[NODE_2].Cmd != Empty
rule_29417: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_1] = false
rule_29418: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29419: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Data = AuxData
rule_29420: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd = Empty
rule_29421: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29422: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29423: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29424: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29425: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29426: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29427: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29428: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> ShrSet[NODE_1] = false
rule_29429: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29430: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29431: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29432: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29433: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29434: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29435: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29436: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29437: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29438: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_2].Data = AuxData
rule_29439: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_29440: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29441: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29442: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Empty
rule_29443: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29444: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_29445: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29446: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Data = AuxData
rule_29447: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29448: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != GntE
rule_29449: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29450: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29451: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29452: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29453: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_29454: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29455: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29456: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29457: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29458: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_29459: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29460: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_1].Cmd != InvAck
rule_29461: Cache[NODE_2].Data = AuxData & InvSet[NODE_1] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29462: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29463: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29464: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29465: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29466: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_29467: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Inv
rule_29468: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29469: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29470: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29471: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29472: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29473: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29474: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29475: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_29476: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29477: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_29478: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29479: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29480: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_29481: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29482: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != S
rule_29483: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29484: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29485: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Cache[NODE_2].State != E
rule_29486: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Inv
rule_29487: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29488: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29489: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29490: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_29491: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29492: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_29493: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29494: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29495: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29496: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29497: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Cache[NODE_1].State != S
rule_29498: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29499: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29500: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_29501: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29502: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan2[NODE_2].Cmd != GntE
rule_29503: Cache[NODE_2].Data = AuxData & ShrSet[NODE_2] = true -> Chan3[NODE_2].Cmd != InvAck
rule_29504: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29505: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29506: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29507: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29508: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_29509: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_29510: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29511: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29512: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Cache[NODE_2].State != I
rule_29513: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29514: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29515: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != Empty
rule_29516: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29517: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29518: Cache[NODE_1].State != I & Cache[NODE_2].State != I -> Cache[NODE_1].Data = AuxData
rule_29519: Chan1[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29520: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29521: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29522: ShrSet[NODE_2] = true & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29523: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29524: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_29525: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> InvSet[NODE_2] = false
rule_29526: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_29527: Cache[NODE_2].State = E & Chan1[NODE_2].Cmd != ReqE -> Cache[NODE_2].Data = AuxData
rule_29528: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Data = AuxData
rule_29529: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29530: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29531: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29532: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_29533: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29534: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_29535: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Cache[NODE_1].State != E
rule_29536: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29537: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan1[NODE_2].Cmd != ReqE
rule_29538: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_29539: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29540: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29541: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29542: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29543: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_29544: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29545: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29546: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29547: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29548: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_29549: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_29550: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_29551: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29552: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29553: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29554: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29555: Cache[NODE_1].Data = AuxData & InvSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_29556: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29557: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29558: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29559: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29560: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29561: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29562: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29563: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_29564: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29565: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != I
rule_29566: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29567: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29568: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_29569: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29570: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = InvAck
rule_29571: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_29572: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_29573: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29574: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29575: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29576: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_29577: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29578: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29579: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_29580: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29581: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29582: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29583: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_29584: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29585: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_29586: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_29587: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29588: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_29589: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29590: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_29591: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29592: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29593: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29594: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29595: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29596: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29597: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29598: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_29599: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29600: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29601: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29602: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_2].Cmd != GntE
rule_29603: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> InvSet[NODE_1] = true
rule_29604: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29605: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_29606: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29607: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29608: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29609: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_29610: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_29611: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29612: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_29613: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_29614: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29615: Cache[NODE_2].State = E & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_29616: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29617: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_29618: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_29619: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_29620: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_29621: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29622: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_29623: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_29624: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29625: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd = Empty
rule_29626: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29627: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd = Empty
rule_29628: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29629: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29630: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29631: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_29632: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29633: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29634: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29635: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29636: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29637: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != S
rule_29638: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29639: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_29640: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29641: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_29642: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_29643: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29644: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29645: Cache[NODE_2].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_29646: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29647: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29648: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29649: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29650: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29651: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29652: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != S
rule_29653: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29654: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29655: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29656: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29657: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29658: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29659: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_29660: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29661: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_29662: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_29663: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_29664: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_29665: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29666: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_29667: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29668: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_29669: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_29670: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_29671: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29672: Cache[NODE_2].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29673: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd = Empty
rule_29674: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29675: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_29676: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29677: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_29678: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_2].State != E
rule_29679: Cache[NODE_2].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29680: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29681: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29682: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29683: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29684: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_29685: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29686: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29687: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29688: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_29689: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_29690: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29691: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd = Empty
rule_29692: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29693: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29694: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29695: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29696: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_29697: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29698: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != S
rule_29699: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29700: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29701: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29702: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_29703: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29704: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29705: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_29706: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29707: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29708: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_29709: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29710: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29711: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29712: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29713: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_29714: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29715: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != I
rule_29716: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_29717: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29718: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29719: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_29720: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_29721: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29722: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29723: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29724: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29725: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29726: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_29727: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29728: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29729: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29730: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29731: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29732: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29733: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29734: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29735: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29736: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29737: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_29738: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29739: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29740: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29741: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = S
rule_29742: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29743: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29744: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29745: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != S
rule_29746: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29747: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29748: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29749: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29750: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29751: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29752: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29753: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29754: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29755: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_29756: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29757: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_29758: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29759: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29760: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_29761: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29762: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29763: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29764: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29765: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_29766: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_29767: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29768: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29769: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29770: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29771: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29772: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29773: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29774: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_29775: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_29776: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29777: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29778: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_29779: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29780: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29781: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_29782: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_29783: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29784: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29785: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29786: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_29787: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_29788: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29789: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_29790: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_29791: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_29792: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29793: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29794: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_29795: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29796: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Data = AuxData
rule_29797: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_29798: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29799: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29800: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29801: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29802: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29803: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29804: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29805: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29806: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_29807: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29808: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_29809: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_29810: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_29811: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29812: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_29813: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_29814: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_29815: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29816: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29817: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_29818: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29819: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_29820: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29821: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29822: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_29823: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29824: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29825: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_29826: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29827: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29828: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29829: Cache[NODE_2].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_29830: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29831: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29832: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_29833: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_29834: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29835: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29836: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_29837: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_29838: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29839: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_29840: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29841: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29842: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_29843: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29844: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_29845: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29846: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_29847: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_29848: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_29849: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29850: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_29851: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29852: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_29853: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29854: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_29855: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_29856: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_29857: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_29858: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_29859: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != I
rule_29860: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_29861: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_29862: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29863: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_29864: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29865: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29866: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29867: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29868: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_29869: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_29870: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_29871: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29872: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_29873: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_29874: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_29875: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29876: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29877: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29878: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_29879: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_29880: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_29881: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_29882: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29883: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_29884: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29885: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_29886: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_29887: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29888: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_29889: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_29890: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_29891: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29892: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_29893: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29894: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29895: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_29896: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_29897: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29898: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_29899: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29900: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan2[NODE_1].Cmd != GntE
rule_29901: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29902: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29903: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29904: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29905: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_29906: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_29907: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29908: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_29909: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29910: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntE
rule_29911: Cache[NODE_1].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29912: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29913: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29914: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqE -> Chan3[NODE_1].Cmd = Empty
rule_29915: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_29916: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_29917: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29918: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_29919: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_29920: Cache[NODE_2].State != S & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29921: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29922: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29923: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29924: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29925: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_29926: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29927: Cache[NODE_2].State = S & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_29928: Chan2[NODE_2].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29929: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29930: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29931: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_29932: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_29933: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_29934: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_29935: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29936: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = Empty
rule_29937: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_29938: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29939: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29940: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29941: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_29942: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_29943: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29944: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29945: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_29946: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_29947: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29948: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_29949: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_29950: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_29951: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_29952: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_29953: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_29954: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29955: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_2].State != I
rule_29956: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_29957: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_29958: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29959: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_29960: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != I
rule_29961: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_29962: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_29963: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_29964: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_29965: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29966: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29967: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_29968: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_29969: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29970: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29971: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29972: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_29973: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_29974: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29975: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_29976: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_29977: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_29978: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_29979: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_29980: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_29981: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29982: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29983: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_29984: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_29985: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_29986: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_29987: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_29988: InvSet[NODE_1] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_29989: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29990: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_29991: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_29992: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_29993: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_29994: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd = Empty
rule_29995: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_29996: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_29997: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_29998: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_29999: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30000: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_30001: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30002: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30003: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_30004: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30005: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30006: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30007: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30008: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30009: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30010: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30011: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30012: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30013: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30014: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30015: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30016: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30017: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State = I
rule_30018: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30019: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30020: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> InvSet[NODE_2] = true
rule_30021: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30022: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30023: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30024: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30025: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30026: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30027: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30028: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30029: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30030: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30031: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30032: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30033: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30034: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30035: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30036: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30037: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = I -> Chan2[NODE_2].Data = AuxData
rule_30038: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30039: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30040: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30041: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30042: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30043: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30044: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30045: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30046: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30047: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30048: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30049: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd = Empty
rule_30050: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30051: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30052: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30053: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_30054: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30055: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30056: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqE
rule_30057: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30058: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30059: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30060: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30061: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30062: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30063: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30064: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != I
rule_30065: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30066: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30067: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_30068: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30069: InvSet[NODE_1] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30070: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_30071: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30072: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != ReqE
rule_30073: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30074: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30075: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30076: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30077: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30078: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30079: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30080: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = InvAck
rule_30081: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30082: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30083: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30084: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30085: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30086: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30087: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30088: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30089: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30090: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30091: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30092: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30093: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30094: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30095: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30096: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30097: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30098: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30099: ShrSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30100: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_1].Cmd != GntE
rule_30101: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30102: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30103: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30104: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30105: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30106: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_30107: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30108: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30109: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30110: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30111: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30112: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30113: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30114: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30115: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30116: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30117: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30118: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30119: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30120: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30121: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30122: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_30123: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30124: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30125: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30126: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30127: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != I
rule_30128: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30129: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30130: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30131: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30132: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State = S
rule_30133: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30134: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30135: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30136: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30137: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30138: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30139: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30140: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30141: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30142: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30143: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30144: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30145: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30146: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30147: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_30148: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30149: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30150: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30151: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30152: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30153: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30154: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30155: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != S
rule_30156: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30157: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30158: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30159: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30160: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != I
rule_30161: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_30162: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30163: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30164: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30165: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30166: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30167: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_30168: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30169: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30170: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30171: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30172: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30173: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_30174: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_30175: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30176: ShrSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30177: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30178: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30179: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30180: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Data = AuxData
rule_30181: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_30182: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30183: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30184: Cache[NODE_2].State != I & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].Data = AuxData
rule_30185: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30186: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30187: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30188: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30189: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30190: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_30191: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30192: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30193: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30194: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_30195: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30196: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30197: Cache[NODE_1].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30198: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30199: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30200: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_30201: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30202: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30203: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30204: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30205: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_30206: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30207: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_30208: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30209: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30210: InvSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30211: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30212: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30213: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30214: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30215: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30216: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30217: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30218: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd = Empty
rule_30219: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30220: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_30221: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd = Empty
rule_30222: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30223: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30224: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != I
rule_30225: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30226: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30227: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30228: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30229: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30230: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30231: Cache[NODE_2].State = E & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30232: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30233: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30234: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30235: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30236: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30237: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30238: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30239: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30240: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30241: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30242: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30243: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_30244: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30245: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30246: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30247: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30248: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30249: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30250: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30251: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30252: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30253: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30254: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30255: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_30256: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> ShrSet[NODE_1] = false
rule_30257: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30258: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30259: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_30260: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30261: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30262: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30263: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30264: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30265: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_2].Cmd != GntE
rule_30266: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30267: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_2].State != E
rule_30268: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30269: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30270: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30271: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30272: InvSet[NODE_2] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30273: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_30274: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30275: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30276: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30277: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30278: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30279: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30280: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30281: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30282: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_30283: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30284: Cache[NODE_1].State = S & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30285: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30286: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_30287: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30288: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30289: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30290: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30291: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30292: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30293: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30294: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_2].State != E
rule_30295: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_30296: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30297: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30298: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30299: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30300: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30301: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30302: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30303: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30304: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30305: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30306: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30307: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30308: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30309: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30310: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30311: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30312: ShrSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30313: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != Inv
rule_30314: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30315: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30316: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30317: Cache[NODE_2].State != S & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30318: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30319: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30320: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_30321: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_30322: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30323: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != ReqE -> Chan2[NODE_1].Data = AuxData
rule_30324: Chan3[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_30325: InvSet[NODE_2] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30326: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30327: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30328: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30329: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30330: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30331: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30332: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30333: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30334: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30335: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_30336: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30337: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].State != E
rule_30338: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Data = AuxData
rule_30339: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30340: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30341: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30342: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30343: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30344: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30345: Cache[NODE_1].State != E & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30346: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30347: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30348: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30349: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30350: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30351: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_30352: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30353: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30354: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30355: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_30356: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30357: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30358: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30359: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_1] = false
rule_30360: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30361: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30362: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntS
rule_30363: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_30364: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30365: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30366: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30367: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].Data = AuxData
rule_30368: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30369: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30370: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30371: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_30372: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30373: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30374: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30375: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqE -> Chan2[NODE_2].Data = AuxData
rule_30376: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_30377: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30378: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30379: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30380: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30381: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30382: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30383: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30384: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_1] = true
rule_30385: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_30386: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30387: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30388: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_30389: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30390: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_30391: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_30392: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntE
rule_30393: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30394: Cache[NODE_1].State = E & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30395: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30396: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30397: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30398: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30399: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30400: Chan2[NODE_2].Cmd = Inv & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30401: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30402: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = S
rule_30403: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30404: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_30405: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30406: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30407: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30408: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_30409: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30410: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30411: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30412: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30413: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30414: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30415: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30416: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30417: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30418: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30419: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30420: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Data = AuxData
rule_30421: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntS
rule_30422: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30423: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30424: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30425: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_2].Cmd != GntE
rule_30426: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30427: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30428: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30429: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30430: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_30431: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30432: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30433: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30434: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30435: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Data = AuxData
rule_30436: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30437: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30438: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30439: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30440: ShrSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30441: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_30442: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30443: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30444: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30445: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30446: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30447: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30448: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30449: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30450: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != E
rule_30451: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_30452: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30453: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30454: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30455: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan2[NODE_2].Cmd != Empty
rule_30456: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30457: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30458: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30459: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30460: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30461: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30462: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30463: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30464: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30465: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_30466: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30467: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_30468: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30469: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30470: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30471: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30472: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30473: ShrSet[NODE_2] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30474: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30475: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30476: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_30477: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30478: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30479: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_30480: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30481: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30482: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30483: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30484: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30485: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30486: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State = S
rule_30487: InvSet[NODE_2] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30488: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Data = AuxData
rule_30489: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30490: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30491: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30492: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30493: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30494: Cache[NODE_1].State != I & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].Data = AuxData
rule_30495: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30496: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30497: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30498: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30499: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30500: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Inv
rule_30501: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30502: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30503: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan1[NODE_2].Cmd != ReqS
rule_30504: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30505: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30506: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30507: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30508: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Data = AuxData
rule_30509: InvSet[NODE_2] = false & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30510: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30511: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30512: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30513: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30514: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30515: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_30516: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30517: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30518: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30519: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30520: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30521: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30522: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_2] = false
rule_30523: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != I
rule_30524: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30525: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30526: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30527: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_30528: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30529: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30530: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30531: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = Empty
rule_30532: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30533: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30534: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State = I
rule_30535: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30536: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_1].Cmd != GntE
rule_30537: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30538: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30539: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30540: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30541: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30542: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30543: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30544: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30545: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Data = AuxData
rule_30546: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30547: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30548: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30549: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30550: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan2[NODE_1].Cmd != GntE
rule_30551: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_30552: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30553: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd = Empty
rule_30554: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_30555: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30556: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30557: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Data = AuxData
rule_30558: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30559: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30560: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30561: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30562: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Inv
rule_30563: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30564: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30565: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd = Empty
rule_30566: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30567: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30568: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30569: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Cache[NODE_1].State != E
rule_30570: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30571: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30572: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30573: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_30574: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30575: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd = Empty
rule_30576: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_30577: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30578: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30579: InvSet[NODE_1] = false & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30580: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30581: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30582: InvSet[NODE_2] = false & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_30583: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqE
rule_30584: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_1].Cmd != GntE
rule_30585: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30586: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30587: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_30588: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30589: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30590: Cache[NODE_2].Data = AuxData & InvSet[NODE_2] = false -> Chan3[NODE_2].Cmd != InvAck
rule_30591: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30592: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30593: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_30594: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_30595: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_30596: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30597: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30598: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30599: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30600: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != E
rule_30601: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30602: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30603: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Data = AuxData
rule_30604: Cache[NODE_2].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].Data = AuxData
rule_30605: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_30606: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30607: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30608: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30609: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30610: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30611: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30612: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30613: Cache[NODE_1].State = S & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].Data = AuxData
rule_30614: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30615: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != Empty
rule_30616: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30617: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30618: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30619: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30620: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30621: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_30622: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30623: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30624: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30625: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_30626: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd = Empty
rule_30627: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30628: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != ReqE
rule_30629: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30630: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30631: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30632: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30633: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30634: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30635: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30636: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30637: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30638: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30639: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30640: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30641: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30642: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30643: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_30644: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30645: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_30646: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30647: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_30648: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30649: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_30650: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30651: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30652: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30653: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != E
rule_30654: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30655: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30656: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30657: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_30658: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30659: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30660: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_30661: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_30662: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30663: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30664: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30665: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30666: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30667: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30668: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan2[NODE_1].Cmd != Empty
rule_30669: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30670: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30671: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_30672: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30673: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30674: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30675: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30676: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != ReqS
rule_30677: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30678: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30679: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30680: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30681: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30682: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntS
rule_30683: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_30684: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30685: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_30686: Cache[NODE_1].State != E & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30687: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30688: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30689: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30690: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30691: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30692: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30693: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Cache[NODE_1].State != E
rule_30694: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30695: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30696: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30697: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Cache[NODE_1].State != I
rule_30698: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30699: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30700: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30701: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_30702: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30703: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30704: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30705: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_30706: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Data = AuxData
rule_30707: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30708: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30709: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30710: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_30711: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_30712: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_30713: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30714: Chan2[NODE_1].Cmd = Inv & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30715: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30716: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_30717: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30718: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30719: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30720: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != S
rule_30721: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30722: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30723: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_30724: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30725: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30726: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30727: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30728: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30729: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_30730: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30731: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30732: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30733: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = GntS
rule_30734: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30735: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30736: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30737: InvSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30738: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30739: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30740: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> ShrSet[NODE_2] = false
rule_30741: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30742: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_30743: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30744: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30745: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Data = AuxData
rule_30746: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> ShrSet[NODE_1] = true
rule_30747: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_30748: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30749: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_30750: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30751: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30752: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_30753: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30754: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_30755: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_30756: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_30757: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_30758: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30759: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30760: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30761: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30762: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30763: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30764: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30765: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30766: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30767: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_30768: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30769: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30770: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30771: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30772: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30773: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30774: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30775: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30776: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Data = AuxData
rule_30777: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30778: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30779: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30780: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30781: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_30782: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30783: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30784: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30785: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30786: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30787: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30788: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30789: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_2].Cmd != GntE
rule_30790: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30791: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30792: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30793: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30794: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_2].Cmd = Empty
rule_30795: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30796: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntS
rule_30797: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30798: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30799: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30800: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30801: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30802: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_30803: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_30804: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30805: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30806: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30807: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30808: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd = Empty
rule_30809: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30810: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30811: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != S
rule_30812: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30813: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].Data = AuxData
rule_30814: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30815: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30816: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_30817: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30818: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_30819: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_30820: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30821: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30822: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30823: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State = I
rule_30824: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30825: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30826: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Cmd != Empty
rule_30827: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30828: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Cache[NODE_1].State != E
rule_30829: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30830: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_30831: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_2].State != I
rule_30832: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30833: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_30834: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30835: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != Inv
rule_30836: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_30837: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30838: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_30839: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30840: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_1].Cmd != GntE
rule_30841: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30842: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd = Empty
rule_30843: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_30844: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan2[NODE_2].Cmd != GntE
rule_30845: Cache[NODE_1].State = E & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_30846: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30847: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_30848: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_30849: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_30850: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30851: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30852: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30853: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30854: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30855: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30856: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30857: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30858: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd != GntE
rule_30859: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30860: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_30861: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_30862: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntE
rule_30863: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30864: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].State != S
rule_30865: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30866: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_30867: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30868: InvSet[NODE_1] = false & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30869: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30870: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30871: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State = I
rule_30872: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> InvSet[NODE_2] = false
rule_30873: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30874: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30875: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30876: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30877: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_30878: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30879: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30880: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30881: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30882: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30883: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30884: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_30885: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_30886: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30887: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan2[NODE_1].Cmd != GntS
rule_30888: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Cache[NODE_2].State != I
rule_30889: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30890: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != ReqS
rule_30891: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_2].Cmd = Empty
rule_30892: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30893: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30894: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Cache[NODE_1].State != E
rule_30895: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != E
rule_30896: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30897: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Data = AuxData
rule_30898: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30899: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30900: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30901: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30902: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State = I
rule_30903: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_30904: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30905: Cache[NODE_2].Data = AuxData & ShrSet[NODE_1] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30906: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30907: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = GntS
rule_30908: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30909: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_30910: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_30911: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30912: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_30913: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = Empty
rule_30914: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30915: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30916: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_30917: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30918: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != Inv
rule_30919: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State = I -> Chan2[NODE_1].Data = AuxData
rule_30920: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30921: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30922: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_30923: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30924: Chan2[NODE_1].Cmd != GntS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30925: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_30926: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_30927: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30928: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30929: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_30930: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = Empty
rule_30931: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30932: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30933: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30934: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30935: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_30936: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_30937: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State = I
rule_30938: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_30939: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_2].State != E
rule_30940: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_30941: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_30942: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_30943: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_30944: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_30945: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_30946: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_30947: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30948: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_30949: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_30950: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_30951: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_30952: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_30953: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_30954: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30955: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30956: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_30957: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_30958: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30959: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30960: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30961: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_30962: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_30963: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_30964: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_30965: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_30966: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_30967: Cache[NODE_1].Data = AuxData & ShrSet[NODE_2] = false -> Chan3[NODE_1].Cmd != InvAck
rule_30968: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_30969: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_30970: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_30971: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_30972: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan2[NODE_1].Cmd = Empty
rule_30973: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_30974: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != GntS
rule_30975: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_30976: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_30977: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_30978: ShrSet[NODE_1] = false & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_30979: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_30980: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_30981: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_30982: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_30983: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan2[NODE_2].Cmd != GntE
rule_30984: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30985: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_30986: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_30987: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_30988: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_30989: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_30990: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30991: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_30992: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30993: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_30994: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntS -> Cache[NODE_1].Data = AuxData
rule_30995: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_30996: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> ShrSet[NODE_2] = true
rule_30997: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_30998: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_30999: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31000: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31001: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31002: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31003: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31004: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31005: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31006: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan2[NODE_2].Cmd != GntE
rule_31007: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31008: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_2].Cmd != GntE
rule_31009: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan1[NODE_1].Cmd != ReqS
rule_31010: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31011: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31012: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != E
rule_31013: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31014: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31015: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31016: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31017: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != Empty
rule_31018: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != Inv
rule_31019: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31020: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_2].State != S
rule_31021: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31022: InvSet[NODE_1] = false & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31023: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31024: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31025: Chan3[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_31026: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31027: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31028: Cache[NODE_1].State != I & Chan2[NODE_2].Cmd != GntE -> Cache[NODE_1].Data = AuxData
rule_31029: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31030: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31031: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> InvSet[NODE_1] = false
rule_31032: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31033: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31034: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31035: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Cmd != Empty
rule_31036: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31037: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31038: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31039: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31040: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31041: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31042: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != Inv
rule_31043: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31044: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31045: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != GntE
rule_31046: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Cache[NODE_1].State != S
rule_31047: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31048: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31049: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31050: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31051: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Cache[NODE_2].State != I
rule_31052: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31053: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31054: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31055: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31056: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31057: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31058: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> ShrSet[NODE_2] = true
rule_31059: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31060: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31061: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31062: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31063: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31064: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31065: Cache[NODE_1].State = S & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31066: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31067: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd = Empty
rule_31068: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31069: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31070: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31071: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31072: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31073: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31074: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31075: Chan2[NODE_1].Cmd = GntE & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31076: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31077: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31078: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31079: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31080: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31081: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31082: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31083: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31084: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31085: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31086: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31087: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31088: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31089: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31090: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != Empty
rule_31091: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31092: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31093: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31094: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31095: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31096: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31097: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31098: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31099: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31100: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31101: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31102: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31103: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31104: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31105: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31106: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan2[NODE_2].Cmd != Empty
rule_31107: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31108: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31109: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31110: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31111: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31112: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31113: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31114: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31115: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31116: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = GntS
rule_31117: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31118: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31119: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31120: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31121: Cache[NODE_2].State != I & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].Data = AuxData
rule_31122: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31123: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31124: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31125: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31126: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31127: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31128: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31129: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31130: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31131: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31132: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31133: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31134: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31135: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31136: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31137: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31138: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31139: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31140: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31141: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31142: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31143: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31144: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31145: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31146: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31147: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31148: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31149: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31150: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31151: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31152: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31153: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31154: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31155: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31156: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31157: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31158: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31159: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31160: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31161: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31162: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31163: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31164: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31165: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31166: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31167: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31168: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31169: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31170: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State = I
rule_31171: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_31172: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31173: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31174: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31175: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31176: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31177: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31178: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31179: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31180: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31181: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31182: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31183: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_31184: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31185: Cache[NODE_2].State = S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31186: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31187: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31188: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_31189: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31190: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31191: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31192: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31193: Cache[NODE_2].State = S & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31194: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31195: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31196: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31197: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31198: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31199: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31200: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31201: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31202: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31203: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31204: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31205: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31206: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31207: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31208: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31209: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31210: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31211: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31212: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31213: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31214: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31215: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_31216: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31217: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31218: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31219: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31220: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31221: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31222: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31223: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31224: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31225: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31226: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31227: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31228: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31229: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31230: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31231: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31232: Cache[NODE_2].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31233: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31234: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31235: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31236: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31237: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31238: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31239: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31240: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31241: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31242: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31243: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31244: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31245: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31246: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31247: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31248: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31249: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31250: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31251: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31252: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31253: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31254: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31255: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31256: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31257: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != I
rule_31258: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31259: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31260: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31261: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31262: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31263: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = I -> Chan3[NODE_2].Cmd != InvAck
rule_31264: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31265: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd = InvAck
rule_31266: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31267: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31268: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Data = AuxData
rule_31269: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31270: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31271: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31272: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31273: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31274: Cache[NODE_1].State = S & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_31275: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31276: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31277: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqE
rule_31278: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31279: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31280: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31281: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31282: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31283: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31284: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31285: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31286: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31287: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31288: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31289: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31290: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31291: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31292: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31293: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_31294: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Data = AuxData
rule_31295: Cache[NODE_1].State = E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31296: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31297: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31298: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31299: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31300: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31301: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31302: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31303: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31304: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31305: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31306: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31307: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31308: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31309: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31310: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31311: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31312: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31313: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31314: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31315: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31316: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_31317: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_31318: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31319: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31320: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31321: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31322: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31323: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31324: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31325: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31326: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31327: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31328: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31329: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31330: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31331: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31332: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31333: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31334: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31335: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31336: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31337: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31338: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31339: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31340: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_31341: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31342: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31343: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31344: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31345: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31346: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31347: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31348: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31349: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31350: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != Empty
rule_31351: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31352: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31353: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31354: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31355: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31356: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31357: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31358: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31359: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31360: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntS
rule_31361: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31362: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31363: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31364: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31365: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31366: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31367: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31368: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31369: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31370: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31371: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31372: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31373: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31374: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31375: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_1].State != S
rule_31376: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31377: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31378: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31379: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31380: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31381: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31382: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31383: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31384: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31385: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31386: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31387: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31388: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31389: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31390: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan2[NODE_2].Cmd != Empty
rule_31391: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31392: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31393: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31394: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31395: Cache[NODE_1].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31396: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31397: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31398: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31399: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31400: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31401: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31402: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31403: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31404: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31405: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31406: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31407: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd = InvAck
rule_31408: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31409: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31410: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31411: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31412: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31413: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31414: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31415: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_31416: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31417: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31418: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31419: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31420: Cache[NODE_1].State = E & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].Data = AuxData
rule_31421: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31422: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31423: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31424: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_31425: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31426: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31427: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31428: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31429: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31430: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31431: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31432: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31433: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31434: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31435: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_31436: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31437: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31438: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31439: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31440: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31441: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31442: Cache[NODE_1].State = I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31443: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31444: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31445: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31446: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_31447: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31448: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31449: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31450: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31451: Cache[NODE_1].State != I & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].Data = AuxData
rule_31452: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31453: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31454: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31455: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31456: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31457: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31458: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31459: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31460: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31461: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31462: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31463: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31464: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31465: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31466: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan2[NODE_2].Cmd != Empty
rule_31467: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31468: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31469: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31470: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31471: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31472: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31473: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_31474: Cache[NODE_2].State = E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31475: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31476: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State = I
rule_31477: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31478: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31479: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31480: Cache[NODE_1].State != I & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].Data = AuxData
rule_31481: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31482: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31483: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31484: Cache[NODE_1].State = I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31485: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31486: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31487: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31488: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_31489: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31490: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31491: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31492: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31493: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31494: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31495: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31496: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31497: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31498: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31499: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31500: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31501: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Cache[NODE_1].State != E
rule_31502: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31503: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31504: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31505: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31506: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31507: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31508: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31509: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31510: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31511: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31512: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31513: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan1[NODE_2].Cmd != Empty
rule_31514: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31515: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31516: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31517: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31518: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31519: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31520: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31521: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31522: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31523: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31524: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31525: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_31526: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31527: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31528: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31529: Chan2[NODE_1].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31530: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_31531: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31532: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_31533: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd = Empty
rule_31534: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31535: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31536: Cache[NODE_2].State = I & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31537: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd = Empty
rule_31538: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31539: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31540: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31541: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31542: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_31543: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31544: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31545: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31546: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31547: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31548: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31549: Chan2[NODE_1].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31550: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31551: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31552: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31553: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31554: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_31555: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31556: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31557: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31558: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31559: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31560: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != Empty
rule_31561: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31562: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31563: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31564: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31565: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31566: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != Empty
rule_31567: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31568: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31569: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31570: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31571: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31572: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31573: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31574: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31575: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = E -> Cache[NODE_2].Data = AuxData
rule_31576: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31577: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_31578: Cache[NODE_2].State != I & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].Data = AuxData
rule_31579: Chan3[NODE_1].Cmd != InvAck & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31580: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31581: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31582: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_31583: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31584: Chan3[NODE_2].Cmd != InvAck & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31585: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd = Empty
rule_31586: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31587: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31588: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31589: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31590: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31591: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31592: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31593: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31594: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31595: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan1[NODE_1].Cmd != Empty
rule_31596: Chan2[NODE_1].Cmd = GntS & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_31597: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31598: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31599: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31600: Chan3[NODE_1].Cmd = Empty & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31601: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31602: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31603: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31604: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31605: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31606: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_2].Cmd != InvAck
rule_31607: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31608: Cache[NODE_2].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31609: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31610: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_31611: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31612: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31613: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31614: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31615: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31616: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31617: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31618: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31619: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31620: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_2].Cmd != InvAck
rule_31621: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31622: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31623: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31624: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31625: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqS
rule_31626: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31627: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_31628: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31629: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31630: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31631: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31632: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31633: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31634: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31635: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31636: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31637: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31638: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31639: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31640: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31641: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != Empty
rule_31642: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_31643: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31644: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31645: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31646: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31647: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31648: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31649: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan2[NODE_1].Cmd != Empty
rule_31650: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31651: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31652: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31653: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31654: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31655: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31656: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31657: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31658: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31659: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31660: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31661: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31662: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31663: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31664: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State = I
rule_31665: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31666: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31667: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31668: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31669: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != Empty
rule_31670: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31671: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd = Empty
rule_31672: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31673: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31674: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31675: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31676: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_31677: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31678: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31679: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31680: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31681: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31682: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31683: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31684: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Chan3[NODE_1].Cmd != InvAck
rule_31685: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_31686: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31687: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31688: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31689: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_31690: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_31691: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31692: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31693: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31694: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31695: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31696: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31697: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31698: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31699: Cache[NODE_1].State = I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31700: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31701: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31702: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31703: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31704: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31705: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31706: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31707: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31708: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31709: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31710: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31711: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31712: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31713: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31714: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan2[NODE_1].Cmd != GntE
rule_31715: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31716: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31717: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Chan3[NODE_2].Cmd != InvAck
rule_31718: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_31719: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31720: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31721: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31722: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31723: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31724: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State = I
rule_31725: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31726: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_31727: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_31728: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31729: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31730: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31731: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31732: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != Empty
rule_31733: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31734: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31735: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31736: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31737: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31738: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_31739: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31740: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31741: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != Inv
rule_31742: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31743: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan2[NODE_2].Cmd != GntS
rule_31744: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31745: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31746: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31747: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31748: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_31749: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31750: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_1].State != I
rule_31751: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != S
rule_31752: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan1[NODE_2].Cmd != ReqS
rule_31753: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31754: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31755: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31756: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31757: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31758: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31759: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31760: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31761: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = GntS
rule_31762: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31763: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31764: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Inv
rule_31765: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31766: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31767: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31768: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31769: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31770: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31771: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31772: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31773: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31774: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31775: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31776: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31777: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31778: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31779: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31780: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31781: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan2[NODE_1].Cmd != GntE
rule_31782: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_31783: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd = InvAck
rule_31784: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31785: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd = Empty
rule_31786: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31787: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31788: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31789: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != Empty
rule_31790: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31791: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != S
rule_31792: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Cache[NODE_2].State != I
rule_31793: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_31794: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31795: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31796: Cache[NODE_1].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31797: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31798: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31799: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31800: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan1[NODE_1].Cmd != Empty
rule_31801: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31802: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31803: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd = Empty
rule_31804: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd = Empty
rule_31805: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31806: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31807: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_31808: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntE
rule_31809: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != E
rule_31810: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd = Empty
rule_31811: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31812: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_31813: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31814: Cache[NODE_2].State = E & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].Data = AuxData
rule_31815: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31816: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != Empty
rule_31817: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31818: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31819: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Cache[NODE_2].State != I
rule_31820: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31821: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31822: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31823: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan2[NODE_2].Cmd != GntE
rule_31824: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_1].Cmd != GntE
rule_31825: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31826: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31827: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31828: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_31829: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31830: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31831: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31832: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31833: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_31834: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31835: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31836: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Cache[NODE_1].State != I
rule_31837: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31838: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31839: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31840: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31841: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31842: Cache[NODE_1].State = I & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_31843: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Cache[NODE_2].State != E
rule_31844: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31845: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_31846: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_1].Cmd != InvAck
rule_31847: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31848: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_31849: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31850: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31851: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31852: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31853: Chan2[NODE_2].Cmd = GntS & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31854: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31855: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31856: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_31857: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31858: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31859: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31860: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31861: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31862: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31863: Chan3[NODE_2].Cmd = Empty & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31864: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31865: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd = Empty
rule_31866: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_31867: Chan2[NODE_2].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31868: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_31869: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Chan3[NODE_1].Cmd != InvAck
rule_31870: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31871: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31872: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31873: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_31874: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31875: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31876: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan1[NODE_2].Cmd != Empty
rule_31877: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31878: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != E
rule_31879: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31880: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31881: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_31882: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan1[NODE_1].Cmd != ReqE
rule_31883: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31884: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd != GntS
rule_31885: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31886: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntE
rule_31887: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31888: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31889: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_31890: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd = InvAck
rule_31891: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31892: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31893: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31894: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31895: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_31896: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31897: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_31898: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31899: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_31900: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31901: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31902: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31903: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_31904: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31905: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31906: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != GntS
rule_31907: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_31908: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_31909: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31910: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31911: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31912: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_1].Cmd = Empty
rule_31913: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31914: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd = InvAck
rule_31915: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan1[NODE_2].Cmd != ReqE
rule_31916: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31917: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqS
rule_31918: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31919: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State = E -> Chan3[NODE_2].Cmd != InvAck
rule_31920: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan2[NODE_1].Cmd != Empty
rule_31921: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31922: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd = Empty
rule_31923: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_31924: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_31925: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_2].Cmd = Empty
rule_31926: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31927: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31928: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_31929: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31930: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != GntS
rule_31931: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31932: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_31933: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Cache[NODE_1].State != I
rule_31934: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_31935: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31936: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_1].Cmd != GntS
rule_31937: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31938: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31939: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31940: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31941: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_31942: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_31943: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd = Empty
rule_31944: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_31945: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_31946: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31947: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_31948: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31949: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_31950: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_31951: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31952: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31953: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31954: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31955: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_31956: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31957: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_31958: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31959: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31960: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31961: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_31962: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_31963: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_31964: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31965: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd = InvAck
rule_31966: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31967: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31968: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_31969: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_31970: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_1].State != S
rule_31971: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31972: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31973: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_31974: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31975: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_31976: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_31977: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31978: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_31979: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_31980: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31981: Chan2[NODE_2].Cmd != Empty & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31982: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Cache[NODE_2].State != E
rule_31983: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != ReqE
rule_31984: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_31985: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31986: Chan2[NODE_2].Cmd = GntE & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Data = AuxData
rule_31987: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan1[NODE_2].Cmd != ReqS
rule_31988: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_31989: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_2].Cmd != GntE
rule_31990: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_31991: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_31992: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_31993: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Cache[NODE_2].State != E
rule_31994: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_31995: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_31996: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = I -> Chan3[NODE_1].Cmd != InvAck
rule_31997: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_31998: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_31999: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32000: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != Inv
rule_32001: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32002: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32003: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32004: Cache[NODE_2].State = I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32005: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32006: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan2[NODE_1].Cmd != Empty
rule_32007: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan2[NODE_2].Cmd != GntE
rule_32008: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32009: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != Inv
rule_32010: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32011: Cache[NODE_2].State = I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32012: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32013: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32014: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State = E -> Cache[NODE_1].Data = AuxData
rule_32015: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32016: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32017: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32018: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan1[NODE_1].Cmd != Empty
rule_32019: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32020: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32021: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32022: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32023: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32024: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32025: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32026: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32027: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32028: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32029: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Data = AuxData
rule_32030: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32031: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32032: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32033: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32034: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32035: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32036: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32037: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32038: Chan2[NODE_2].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32039: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32040: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32041: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != Empty
rule_32042: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32043: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32044: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32045: Cache[NODE_2].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32046: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32047: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32048: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32049: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32050: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32051: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32052: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Inv -> Cache[NODE_2].Data = AuxData
rule_32053: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_32054: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32055: Cache[NODE_1].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32056: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32057: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32058: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32059: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32060: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32061: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32062: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32063: Chan2[NODE_1].Cmd = Inv & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32064: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd = InvAck
rule_32065: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32066: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32067: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32068: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32069: Cache[NODE_2].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32070: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32071: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32072: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32073: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32074: Chan2[NODE_2].Cmd = Inv & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32075: Cache[NODE_1].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32076: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32077: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32078: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32079: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32080: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32081: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != S
rule_32082: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32083: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32084: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32085: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32086: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32087: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32088: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32089: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32090: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32091: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32092: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32093: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32094: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32095: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32096: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32097: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32098: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32099: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32100: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32101: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32102: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32103: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32104: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32105: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32106: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32107: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32108: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan2[NODE_2].Cmd != Empty
rule_32109: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32110: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32111: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32112: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32113: Chan1[NODE_2].Cmd = ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32114: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32115: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32116: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32117: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32118: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32119: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32120: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32121: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32122: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32123: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32124: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32125: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32126: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32127: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32128: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32129: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32130: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State = S -> Cache[NODE_2].Data = AuxData
rule_32131: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32132: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Data = AuxData
rule_32133: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32134: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32135: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32136: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32137: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State = S -> Cache[NODE_1].Data = AuxData
rule_32138: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32139: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_1].Cmd != InvAck
rule_32140: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32141: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32142: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32143: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32144: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32145: Cache[NODE_2].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32146: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32147: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32148: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32149: Cache[NODE_2].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32150: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32151: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32152: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32153: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32154: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd = InvAck
rule_32155: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd = InvAck
rule_32156: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32157: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32158: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_32159: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32160: Cache[NODE_1].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32161: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd = GntE -> Chan2[NODE_1].Data = AuxData
rule_32162: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32163: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32164: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32165: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan2[NODE_2].Cmd != Empty
rule_32166: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32167: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != S
rule_32168: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32169: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32170: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32171: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_2].State != E
rule_32172: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32173: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32174: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32175: Cache[NODE_1].State != S & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32176: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32177: Chan1[NODE_1].Cmd = ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32178: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32179: Chan2[NODE_2].Cmd = GntE & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Data = AuxData
rule_32180: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32181: Chan2[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32182: Chan3[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32183: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32184: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32185: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32186: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32187: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32188: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32189: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32190: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32191: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32192: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32193: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32194: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32195: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntS
rule_32196: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32197: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32198: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32199: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32200: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32201: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan2[NODE_1].Cmd != Empty
rule_32202: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32203: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32204: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32205: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32206: Chan2[NODE_1].Cmd = Inv & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32207: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32208: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32209: Chan2[NODE_1].Cmd = GntE & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32210: Cache[NODE_2].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32211: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32212: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32213: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Inv -> Cache[NODE_1].Data = AuxData
rule_32214: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32215: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32216: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32217: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32218: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32219: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32220: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32221: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32222: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32223: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32224: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32225: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32226: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32227: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32228: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32229: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32230: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32231: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32232: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32233: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32234: Cache[NODE_1].State != S & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32235: Chan1[NODE_1].Cmd = ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32236: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32237: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32238: Chan1[NODE_1].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32239: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32240: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32241: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32242: Chan1[NODE_2].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32243: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State = S
rule_32244: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32245: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32246: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32247: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32248: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32249: Chan1[NODE_2].Cmd = ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32250: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32251: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32252: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32253: Cache[NODE_1].State != E & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32254: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32255: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32256: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32257: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32258: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32259: Cache[NODE_1].State != E & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32260: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32261: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32262: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32263: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32264: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_32265: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32266: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32267: Cache[NODE_2].State != E & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32268: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32269: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32270: Cache[NODE_2].State = S & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32271: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32272: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32273: Chan3[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32274: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32275: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32276: Cache[NODE_1].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32277: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32278: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32279: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32280: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32281: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32282: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32283: Cache[NODE_2].State != E & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32284: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32285: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32286: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32287: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32288: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32289: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32290: Cache[NODE_2].State = S & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32291: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32292: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32293: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32294: Cache[NODE_2].State != S & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32295: Chan2[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32296: Chan2[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32297: Chan2[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32298: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32299: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32300: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32301: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_1].State != E
rule_32302: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32303: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32304: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32305: Chan3[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32306: Chan3[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32307: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32308: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32309: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32310: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_1].State != S
rule_32311: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32312: Chan2[NODE_2].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32313: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32314: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32315: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntS
rule_32316: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32317: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32318: Chan3[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32319: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd = Empty
rule_32320: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32321: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntS
rule_32322: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32323: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32324: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32325: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32326: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32327: Chan2[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32328: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32329: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32330: Chan2[NODE_1].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32331: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32332: Chan2[NODE_2].Cmd = GntE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32333: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32334: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd = Empty
rule_32335: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32336: Cache[NODE_1].Data = AuxData & Cache[NODE_1].State != E -> Chan3[NODE_1].Cmd != InvAck
rule_32337: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32338: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32339: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32340: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32341: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32342: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32343: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Cache[NODE_1].State != I
rule_32344: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32345: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32346: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32347: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32348: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32349: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32350: Chan2[NODE_2].Cmd = Inv & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32351: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32352: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32353: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32354: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32355: Chan1[NODE_1].Cmd = ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32356: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32357: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32358: Chan2[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32359: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32360: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32361: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32362: Chan2[NODE_1].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32363: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32364: Cache[NODE_1].State = S & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32365: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32366: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32367: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Inv -> Chan3[NODE_2].Cmd != InvAck
rule_32368: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32369: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32370: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32371: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32372: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32373: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32374: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32375: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32376: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32377: Chan3[NODE_2].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32378: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32379: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32380: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32381: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32382: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32383: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32384: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32385: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32386: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32387: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != Empty
rule_32388: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32389: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32390: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32391: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32392: Chan2[NODE_2].Cmd = GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32393: Chan3[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32394: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32395: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32396: Cache[NODE_2].State = S & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32397: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32398: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Cache[NODE_2].State != I
rule_32399: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = InvAck
rule_32400: Chan2[NODE_1].Cmd != Inv & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32401: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32402: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32403: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32404: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32405: Chan1[NODE_1].Cmd = ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32406: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32407: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32408: Cache[NODE_2].State != E & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32409: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32410: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32411: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32412: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32413: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32414: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_32415: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = InvAck
rule_32416: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32417: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32418: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32419: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32420: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32421: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_2].Cmd = Empty
rule_32422: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32423: Cache[NODE_1].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32424: Chan2[NODE_2].Cmd != Inv & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32425: Chan2[NODE_1].Cmd = GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32426: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32427: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32428: Chan1[NODE_1].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32429: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32430: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32431: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32432: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_1].Cmd != InvAck
rule_32433: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32434: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32435: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32436: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32437: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32438: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32439: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32440: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32441: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32442: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != S -> Chan3[NODE_2].Cmd != InvAck
rule_32443: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32444: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Cache[NODE_2].State != S
rule_32445: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32446: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32447: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32448: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd = InvAck
rule_32449: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32450: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32451: Chan2[NODE_1].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Data = AuxData
rule_32452: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32453: Chan2[NODE_2].Cmd != Inv & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32454: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32455: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntS
rule_32456: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32457: Cache[NODE_1].State != E & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32458: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32459: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32460: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan2[NODE_2].Cmd != GntE
rule_32461: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != Empty
rule_32462: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32463: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32464: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32465: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32466: Chan2[NODE_2].Cmd = GntS & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Data = AuxData
rule_32467: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32468: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan2[NODE_1].Cmd != Empty
rule_32469: Cache[NODE_1].State != I & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32470: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32471: Chan1[NODE_2].Cmd = ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32472: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32473: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan2[NODE_2].Cmd = Empty
rule_32474: Chan3[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32475: Cache[NODE_2].Data = AuxData & Cache[NODE_2].State != E -> Chan3[NODE_2].Cmd != InvAck
rule_32476: Cache[NODE_2].State != S & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32477: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32478: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Chan3[NODE_2].Cmd != InvAck
rule_32479: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32480: Chan1[NODE_2].Cmd = ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32481: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32482: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32483: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32484: Cache[NODE_1].State != S & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32485: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32486: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != Empty
rule_32487: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd = GntE -> Chan2[NODE_2].Data = AuxData
rule_32488: Cache[NODE_2].State != S & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32489: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32490: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32491: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32492: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = ReqE -> Chan3[NODE_1].Cmd != InvAck
rule_32493: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32494: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32495: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32496: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32497: Cache[NODE_1].State != E & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32498: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan2[NODE_1].Cmd != GntE
rule_32499: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State = S
rule_32500: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32501: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32502: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd = Empty
rule_32503: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32504: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = ReqE -> Chan3[NODE_2].Cmd != InvAck
rule_32505: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32506: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32507: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32508: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32509: Chan1[NODE_2].Cmd = ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32510: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != S -> Chan3[NODE_1].Cmd != InvAck
rule_32511: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32512: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32513: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = Empty
rule_32514: Chan2[NODE_1].Cmd != Inv & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32515: Chan2[NODE_1].Cmd != Inv & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32516: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State = S
rule_32517: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32518: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State = S
rule_32519: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32520: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32521: Chan2[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32522: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32523: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32524: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32525: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32526: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32527: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32528: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32529: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan2[NODE_2].Cmd != Empty
rule_32530: Chan2[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32531: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_2].Cmd = Empty
rule_32532: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32533: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32534: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32535: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32536: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_32537: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32538: Cache[NODE_2].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32539: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32540: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32541: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32542: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32543: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32544: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32545: Chan2[NODE_2].Cmd != GntE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32546: Chan1[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32547: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32548: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32549: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32550: Chan3[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32551: Cache[NODE_2].Data = AuxData & Chan1[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32552: Cache[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32553: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32554: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32555: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32556: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32557: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32558: Cache[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32559: Chan3[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32560: Chan2[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32561: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32562: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32563: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32564: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32565: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32566: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_2].Cmd != GntE
rule_32567: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32568: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32569: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32570: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32571: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32572: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32573: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32574: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32575: Chan2[NODE_1].Cmd != GntS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32576: Chan3[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32577: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32578: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32579: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32580: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32581: Chan2[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32582: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32583: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32584: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32585: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32586: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32587: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32588: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32589: Chan1[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32590: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd = InvAck
rule_32591: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32592: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32593: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd = Empty
rule_32594: Chan2[NODE_2].Cmd != GntS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32595: Chan2[NODE_1].Cmd != GntS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32596: Chan2[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32597: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32598: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntS
rule_32599: Cache[NODE_1].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32600: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32601: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32602: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32603: Chan2[NODE_1].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32604: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32605: Chan2[NODE_1].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32606: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32607: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32608: Chan1[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32609: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32610: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32611: Chan3[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32612: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32613: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32614: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32615: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32616: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32617: Cache[NODE_2].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32618: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32619: Chan1[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32620: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd = Empty
rule_32621: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32622: Chan2[NODE_2].Cmd != GntE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32623: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32624: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32625: Cache[NODE_1].State != I & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32626: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32627: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32628: Chan2[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32629: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32630: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Inv
rule_32631: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32632: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32633: Chan2[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32634: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd = InvAck
rule_32635: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32636: Chan1[NODE_2].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32637: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_32638: Chan2[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32639: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_1].Cmd != InvAck
rule_32640: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32641: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32642: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32643: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32644: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32645: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd = GntS
rule_32646: Cache[NODE_1].State != I & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32647: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != E
rule_32648: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_32649: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32650: Chan1[NODE_2].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32651: Cache[NODE_2].State != I & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].Data = AuxData
rule_32652: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan2[NODE_1].Cmd != Empty
rule_32653: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Cache[NODE_2].State != E
rule_32654: Chan1[NODE_2].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32655: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32656: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32657: Chan1[NODE_1].Cmd != ReqS & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32658: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32659: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32660: Chan2[NODE_1].Cmd != GntE & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32661: Chan2[NODE_1].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_32662: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != GntS -> Chan3[NODE_2].Cmd != InvAck
rule_32663: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32664: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32665: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32666: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32667: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntE -> Chan3[NODE_2].Cmd != InvAck
rule_32668: Chan1[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32669: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32670: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Inv
rule_32671: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntS
rule_32672: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32673: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_1].State != I
rule_32674: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32675: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32676: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32677: Chan2[NODE_1].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Data = AuxData
rule_32678: Chan2[NODE_2].Cmd != GntE & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32679: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32680: Chan1[NODE_1].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32681: Chan1[NODE_2].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32682: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32683: Chan3[NODE_1].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32684: Chan3[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32685: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != ReqS -> Chan3[NODE_2].Cmd != InvAck
rule_32686: Chan3[NODE_2].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32687: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32688: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32689: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32690: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32691: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32692: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32693: Chan2[NODE_2].Cmd = GntS & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Data = AuxData
rule_32694: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd = Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32695: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32696: Chan1[NODE_2].Cmd != ReqE & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32697: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_2].State != E
rule_32698: Chan2[NODE_2].Cmd = GntS & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Data = AuxData
rule_32699: Chan1[NODE_1].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32700: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32701: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32702: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Cache[NODE_2].State != I
rule_32703: Cache[NODE_1].State != I & Chan2[NODE_2].Data = AuxData -> Cache[NODE_1].Data = AuxData
rule_32704: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = Empty
rule_32705: Chan2[NODE_2].Cmd != GntE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32706: Cache[NODE_2].Data = AuxData & Cache[NODE_1].State != I -> Cache[NODE_1].Data = AuxData
rule_32707: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32708: Chan3[NODE_2].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32709: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32710: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != ReqS -> Chan3[NODE_1].Cmd != InvAck
rule_32711: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32712: Chan1[NODE_1].Cmd != ReqS & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32713: Chan2[NODE_1].Cmd != GntS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32714: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_1].Cmd != Empty
rule_32715: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32716: Chan2[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32717: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32718: Chan1[NODE_1].Cmd != ReqS & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32719: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32720: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan2[NODE_1].Cmd != GntE
rule_32721: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32722: Chan2[NODE_2].Cmd != GntS & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32723: Cache[NODE_1].Data = AuxData & Cache[NODE_2].State != I -> Cache[NODE_2].Data = AuxData
rule_32724: Chan1[NODE_1].Cmd != ReqE & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32725: Chan3[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32726: Chan2[NODE_2].Cmd = Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32727: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Cache[NODE_2].State != I
rule_32728: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32729: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_2].Cmd != Empty
rule_32730: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != I
rule_32731: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32732: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32733: Chan1[NODE_2].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32734: Chan1[NODE_1].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32735: Chan2[NODE_1].Cmd = Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32736: Chan2[NODE_2].Cmd = Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32737: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32738: Chan3[NODE_2].Cmd = Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32739: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32740: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32741: Chan2[NODE_2].Cmd != GntS & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32742: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32743: Chan1[NODE_2].Cmd != ReqE & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32744: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32745: Chan3[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32746: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd = GntS
rule_32747: Chan2[NODE_1].Cmd != GntE & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32748: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32749: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32750: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd = Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32751: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Cache[NODE_1].State != E
rule_32752: Chan3[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != GntS -> Chan3[NODE_1].Cmd != InvAck
rule_32753: Chan1[NODE_1].Cmd = Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32754: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32755: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32756: Chan3[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32757: Chan3[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32758: Cache[NODE_1].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32759: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32760: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32761: Chan3[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32762: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32763: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32764: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32765: Chan3[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32766: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32767: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32768: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32769: Chan1[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32770: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32771: Chan1[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32772: Chan3[NODE_2].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32773: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32774: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32775: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != Empty
rule_32776: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32777: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32778: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32779: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32780: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32781: Chan1[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32782: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32783: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32784: Chan2[NODE_1].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32785: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32786: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32787: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32788: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32789: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32790: Chan1[NODE_2].Cmd != Empty & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32791: Chan3[NODE_1].Cmd = InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32792: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32793: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32794: Chan1[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32795: Chan3[NODE_1].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32796: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32797: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32798: Chan3[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32799: Chan3[NODE_1].Cmd != Empty & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32800: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32801: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != Empty
rule_32802: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32803: Chan2[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32804: Chan3[NODE_2].Cmd != InvAck & Chan3[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = InvAck
rule_32805: Cache[NODE_1].Data = AuxData & Chan1[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32806: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_2].Cmd != GntE
rule_32807: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32808: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = Empty
rule_32809: Chan1[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32810: Chan3[NODE_1].Cmd != InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd = InvAck
rule_32811: Chan2[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32812: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32813: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32814: Chan1[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32815: Chan2[NODE_2].Cmd != Empty & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32816: Chan3[NODE_2].Cmd = InvAck & Chan3[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32817: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != Empty -> Chan3[NODE_1].Cmd != InvAck
rule_32818: Chan2[NODE_1].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32819: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32820: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32821: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_1].Cmd != GntE
rule_32822: Cache[NODE_2].Data = AuxData & Chan1[NODE_1].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32823: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32824: Chan2[NODE_2].Cmd != Empty & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32825: Chan2[NODE_1].Cmd != Empty & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32826: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32827: Cache[NODE_2].Data = AuxData & Chan2[NODE_2].Cmd != Empty -> Chan3[NODE_2].Cmd != InvAck
rule_32828: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd = InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32829: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd = Empty
rule_32830: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32831: Chan2[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd = InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32832: Chan1[NODE_2].Cmd != Empty & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32833: Chan3[NODE_1].Cmd != InvAck & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32834: Cache[NODE_2].Data = AuxData & Chan3[NODE_1].Cmd != InvAck -> Chan3[NODE_2].Cmd != InvAck
rule_32835: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32836: Chan3[NODE_2].Cmd != InvAck & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32837: Chan3[NODE_1].Cmd != InvAck & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32838: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan2[NODE_2].Cmd != Empty
rule_32839: Cache[NODE_1].Data = AuxData & Chan3[NODE_2].Cmd != InvAck -> Chan3[NODE_1].Cmd != InvAck
rule_32840: Chan3[NODE_2].Cmd != InvAck & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32841: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32842: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan2[NODE_1].Cmd != Empty
rule_32843: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32844: Chan2[NODE_2].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32845: Chan2[NODE_1].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32846: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32847: Cache[NODE_1].Data = AuxData & Chan2[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32848: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32849: Cache[NODE_2].Data = AuxData & Chan2[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32850: Cache[NODE_1].Data = AuxData & Cache[NODE_2].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
rule_32851: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_1].Cmd != InvAck
rule_32852: Cache[NODE_2].Data = AuxData & Cache[NODE_1].Data = AuxData -> Chan3[NODE_2].Cmd != InvAck
