Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 27 00:19:28 2023
| Host         : LAPTOP-CG7C0U9M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sc_cpu_iotest_control_sets_placed.rpt
| Design       : sc_cpu_iotest
| Device       : xc7a50t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           21 |
| No           | No                    | Yes                    |              83 |           26 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1056 |          462 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal     |                Enable Signal                |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+
|  sys_clk_in_IBUF_BUFG |                                             | display/ans[7]_i_1_n_1     |                1 |              1 |         1.00 |
|  sys_clk_in_IBUF_BUFG |                                             | display/sel0[1]            |                3 |              4 |         1.33 |
|  sys_clk_in_IBUF_BUFG |                                             |                            |                5 |              8 |         1.60 |
|  n_0_2518_BUFG        | sc_computer_main/imem/E[0]                  | sc_computer_main/sys_rst_n |                5 |             13 |         2.60 |
|  n_0_2518_BUFG        | sc_computer_main/imem/clock_out_reg_0[0]    | sc_computer_main/sys_rst_n |                6 |             13 |         2.17 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[9]_3[0]  | sc_computer_main/sys_rst_n |               11 |             32 |         2.91 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_11[0] | sc_computer_main/sys_rst_n |                9 |             32 |         3.56 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_21[0] | sc_computer_main/sys_rst_n |                9 |             32 |         3.56 |
|  clock_BUFG           |                                             | sc_computer_main/sys_rst_n |               13 |             32 |         2.46 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_12[0] | sc_computer_main/sys_rst_n |               15 |             32 |         2.13 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_20[0] | sc_computer_main/sys_rst_n |               11 |             32 |         2.91 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_4[0]  | sc_computer_main/sys_rst_n |               20 |             32 |         1.60 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_7[0]  | sc_computer_main/sys_rst_n |               22 |             32 |         1.45 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_9[0]  | sc_computer_main/sys_rst_n |               23 |             32 |         1.39 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[8]_0[0]  | sc_computer_main/sys_rst_n |               12 |             32 |         2.67 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[8]_1[0]  | sc_computer_main/sys_rst_n |               14 |             32 |         2.29 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_2[0]  | sc_computer_main/sys_rst_n |               16 |             32 |         2.00 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[9][0]    | sc_computer_main/sys_rst_n |                8 |             32 |         4.00 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[9]_0[0]  | sc_computer_main/sys_rst_n |               20 |             32 |         1.60 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[9]_2[0]  | sc_computer_main/sys_rst_n |               14 |             32 |         2.29 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_3[0]  | sc_computer_main/sys_rst_n |               12 |             32 |         2.67 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_19[0] | sc_computer_main/sys_rst_n |               11 |             32 |         2.91 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_5[0]  | sc_computer_main/sys_rst_n |               13 |             32 |         2.46 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_6[0]  | sc_computer_main/sys_rst_n |               18 |             32 |         1.78 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[8][0]    | sc_computer_main/sys_rst_n |               15 |             32 |         2.13 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_14[0] | sc_computer_main/sys_rst_n |               13 |             32 |         2.46 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_8[0]  | sc_computer_main/sys_rst_n |               19 |             32 |         1.68 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_16[0] | sc_computer_main/sys_rst_n |               19 |             32 |         1.68 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[9]_1[0]  | sc_computer_main/sys_rst_n |               14 |             32 |         2.29 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_0[0]  | sc_computer_main/sys_rst_n |               14 |             32 |         2.29 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[10][0]   | sc_computer_main/sys_rst_n |               13 |             32 |         2.46 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_1[0]  | sc_computer_main/sys_rst_n |                9 |             32 |         3.56 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_10[0] | sc_computer_main/sys_rst_n |               13 |             32 |         2.46 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_13[0] | sc_computer_main/sys_rst_n |                9 |             32 |         3.56 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_15[0] | sc_computer_main/sys_rst_n |               14 |             32 |         2.29 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_17[0] | sc_computer_main/sys_rst_n |                9 |             32 |         3.56 |
|  clock_BUFG           | sc_computer_main/imem/bbstub_douta[7]_18[0] | sc_computer_main/sys_rst_n |               16 |             32 |         2.00 |
|  n_0_2518_BUFG        | sc_computer_main/imem/clock_out_reg[0]      | sc_computer_main/sys_rst_n |               16 |             38 |         2.38 |
|  n_0_2518_BUFG        |                                             |                            |               16 |             42 |         2.62 |
|  sys_clk_in_IBUF_BUFG |                                             | sc_computer_main/sys_rst_n |               13 |             51 |         3.92 |
+-----------------------+---------------------------------------------+----------------------------+------------------+----------------+--------------+


