// Seed: 201650791
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    output wand id_3,
    output tri id_4,
    output uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output tri id_12,
    output wor id_13
);
  wire id_15;
  assign id_3 = 1;
  wire id_16;
  wire id_17;
  assign id_5 = id_10;
  id_18 :
  assert property (@(posedge id_2) id_18)
  else;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  wor  id_3
    , id_8,
    input  tri0 id_4,
    input  wire id_5,
    input  wand id_6
);
  module_0(
      id_1, id_5, id_5, id_1, id_1, id_1, id_5, id_6, id_3, id_3, id_0, id_5, id_1, id_1
  );
endmodule
