module top_module(
	output reg zero);

	// Output zero assignment
	assign zero = 0;

endmodule
