#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001df6fc134c0 .scope module, "tb_conv" "tb_conv" 2 1;
 .timescale 0 0;
P_000001df6fc13650 .param/l "DATA_W" 0 2 6, +C4<00000000000000000000000000001000>;
P_000001df6fc13688 .param/l "IMG_H" 0 2 4, +C4<00000000000000000000000000000101>;
P_000001df6fc136c0 .param/l "IMG_W" 0 2 3, +C4<00000000000000000000000000000101>;
P_000001df6fc136f8 .param/l "K" 0 2 5, +C4<00000000000000000000000000000011>;
P_000001df6fc13730 .param/l "OUT_CNT" 1 2 10, +C4<00000000000000000000000000000000000000000000000000000000000000001001>;
P_000001df6fc13768 .param/l "OUT_H" 1 2 9, +C4<0000000000000000000000000000000011>;
P_000001df6fc137a0 .param/l "OUT_W" 1 2 8, +C4<0000000000000000000000000000000011>;
v000001df6fc89e40_0 .var/i "c", 31 0;
v000001df6fc8a5c0_0 .var "clk", 0 0;
v000001df6fc8a840_0 .net/s "conv_out", 24 0, v000001df6fc25800_0;  1 drivers
v000001df6fc89bc0_0 .var/i "errors", 31 0;
v000001df6fc8a0c0_0 .var/i "golden", 31 0;
v000001df6fc8a7a0_0 .var/i "i", 31 0;
v000001df6fc89940 .array/s "image", 24 0, 7 0;
v000001df6fc8a200_0 .var/i "j", 31 0;
v000001df6fc8a700_0 .var/s "kernel_flat", 71 0;
v000001df6fc89a80_0 .var/i "out_seen", 31 0;
v000001df6fc8a160_0 .var/s "pixel_in", 7 0;
v000001df6fc899e0_0 .var/i "r", 31 0;
v000001df6fc8b490_0 .net "valid_out", 0 0, v000001df6fbe2510_0;  1 drivers
v000001df6fc8aef0_0 .var "valid_pixel", 0 0;
S_000001df6fc254e0 .scope module, "dut" "conv_top" 2 33, 3 1 0, S_000001df6fc134c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "valid_pixel";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /INPUT 72 "kernel_flat";
    .port_info 4 /OUTPUT 25 "conv_out";
    .port_info 5 /OUTPUT 1 "valid_out";
P_000001df6fc07770 .param/l "DATA_W" 0 3 6, +C4<00000000000000000000000000001000>;
P_000001df6fc077a8 .param/l "IMG_H" 0 3 4, +C4<00000000000000000000000000000101>;
P_000001df6fc077e0 .param/l "IMG_W" 0 3 3, +C4<00000000000000000000000000000101>;
P_000001df6fc07818 .param/l "K" 0 3 5, +C4<00000000000000000000000000000011>;
P_000001df6fc07850 .param/l "VEC_LEN" 1 3 17, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
v000001df6fc8a2a0_0 .net "clk", 0 0, v000001df6fc8a5c0_0;  1 drivers
v000001df6fc89d00_0 .var "col", 7 0;
v000001df6fc8a3e0_0 .net/s "conv_out", 24 0, v000001df6fc25800_0;  alias, 1 drivers
v000001df6fc8a340_0 .var/i "i", 31 0;
v000001df6fc8a480_0 .var/i "j", 31 0;
v000001df6fc89b20_0 .net/s "kernel_flat", 71 0, v000001df6fc8a700_0;  1 drivers
v000001df6fc8a660 .array/s "linebuf", 14 0, 7 0;
v000001df6fc89f80_0 .net/s "pixel_in", 7 0, v000001df6fc8a160_0;  1 drivers
v000001df6fc8a020_0 .var "row", 7 0;
v000001df6fc89da0_0 .net "valid_out", 0 0, v000001df6fbe2510_0;  alias, 1 drivers
v000001df6fc89c60_0 .net "valid_pixel", 0 0, v000001df6fc8aef0_0;  1 drivers
v000001df6fc89ee0_0 .var "valid_window", 0 0;
v000001df6fc8a520_0 .var/s "window_flat", 71 0;
v000001df6fc8a660_0 .array/port v000001df6fc8a660, 0;
v000001df6fc8a660_1 .array/port v000001df6fc8a660, 1;
E_000001df6fc0caf0/0 .event anyedge, v000001df6fc8a020_0, v000001df6fc89d00_0, v000001df6fc8a660_0, v000001df6fc8a660_1;
v000001df6fc8a660_2 .array/port v000001df6fc8a660, 2;
v000001df6fc8a660_3 .array/port v000001df6fc8a660, 3;
v000001df6fc8a660_4 .array/port v000001df6fc8a660, 4;
v000001df6fc8a660_5 .array/port v000001df6fc8a660, 5;
E_000001df6fc0caf0/1 .event anyedge, v000001df6fc8a660_2, v000001df6fc8a660_3, v000001df6fc8a660_4, v000001df6fc8a660_5;
v000001df6fc8a660_6 .array/port v000001df6fc8a660, 6;
v000001df6fc8a660_7 .array/port v000001df6fc8a660, 7;
v000001df6fc8a660_8 .array/port v000001df6fc8a660, 8;
v000001df6fc8a660_9 .array/port v000001df6fc8a660, 9;
E_000001df6fc0caf0/2 .event anyedge, v000001df6fc8a660_6, v000001df6fc8a660_7, v000001df6fc8a660_8, v000001df6fc8a660_9;
v000001df6fc8a660_10 .array/port v000001df6fc8a660, 10;
v000001df6fc8a660_11 .array/port v000001df6fc8a660, 11;
v000001df6fc8a660_12 .array/port v000001df6fc8a660, 12;
v000001df6fc8a660_13 .array/port v000001df6fc8a660, 13;
E_000001df6fc0caf0/3 .event anyedge, v000001df6fc8a660_10, v000001df6fc8a660_11, v000001df6fc8a660_12, v000001df6fc8a660_13;
v000001df6fc8a660_14 .array/port v000001df6fc8a660, 14;
E_000001df6fc0caf0/4 .event anyedge, v000001df6fc8a660_14;
E_000001df6fc0caf0 .event/or E_000001df6fc0caf0/0, E_000001df6fc0caf0/1, E_000001df6fc0caf0/2, E_000001df6fc0caf0/3, E_000001df6fc0caf0/4;
S_000001df6fc25670 .scope module, "u_core" "conv_core" 3 72, 4 1 0, S_000001df6fc254e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "valid_in";
    .port_info 2 /INPUT 72 "img_vec";
    .port_info 3 /INPUT 72 "ker_vec";
    .port_info 4 /OUTPUT 25 "result";
    .port_info 5 /OUTPUT 1 "valid_out";
P_000001df6fbc9b30 .param/l "DATA_W" 0 4 3, +C4<00000000000000000000000000001000>;
P_000001df6fbc9b68 .param/l "VEC_LEN" 0 4 4, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
v000001df6fc11220_0 .var/s "acc", 24 0;
v000001df6fc122d0_0 .net "clk", 0 0, v000001df6fc8a5c0_0;  alias, 1 drivers
v000001df6fbe2b00_0 .var/i "i", 31 0;
v000001df6fbe2e70_0 .net/s "img_vec", 71 0, v000001df6fc8a520_0;  1 drivers
v000001df6fbca3f0_0 .net/s "ker_vec", 71 0, v000001df6fc8a700_0;  alias, 1 drivers
v000001df6fc25800_0 .var/s "result", 24 0;
v000001df6fc258a0_0 .net "valid_in", 0 0, v000001df6fc89ee0_0;  1 drivers
v000001df6fbe2510_0 .var "valid_out", 0 0;
E_000001df6fc0c8b0 .event posedge, v000001df6fc122d0_0;
    .scope S_000001df6fc25670;
T_0 ;
    %wait E_000001df6fc0c8b0;
    %load/vec4 v000001df6fc258a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v000001df6fc11220_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fbe2b00_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001df6fbe2b00_0;
    %pad/s 64;
    %cmpi/s 9, 0, 64;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v000001df6fc11220_0;
    %load/vec4 v000001df6fbe2e70_0;
    %load/vec4 v000001df6fbe2b00_0;
    %muli 8, 0, 32;
    %part/s 8;
    %pad/u 25;
    %load/vec4 v000001df6fbca3f0_0;
    %load/vec4 v000001df6fbe2b00_0;
    %muli 8, 0, 32;
    %part/s 8;
    %pad/u 25;
    %mul;
    %add;
    %store/vec4 v000001df6fc11220_0, 0, 25;
    %load/vec4 v000001df6fbe2b00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fbe2b00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v000001df6fc11220_0;
    %assign/vec4 v000001df6fc25800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6fbe2510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6fbe2510_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001df6fc254e0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df6fc8a020_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df6fc89d00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6fc89ee0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001df6fc254e0;
T_2 ;
    %wait E_000001df6fc0c8b0;
    %load/vec4 v000001df6fc89c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001df6fc8a340_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001df6fc8a340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001df6fc8a340_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v000001df6fc89d00_0;
    %pad/u 39;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df6fc8a660, 4;
    %load/vec4 v000001df6fc8a340_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v000001df6fc89d00_0;
    %pad/u 39;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6fc8a660, 0, 4;
    %load/vec4 v000001df6fc8a340_0;
    %subi 1, 0, 32;
    %store/vec4 v000001df6fc8a340_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v000001df6fc89f80_0;
    %ix/getv 3, v000001df6fc89d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6fc8a660, 0, 4;
    %load/vec4 v000001df6fc8a020_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.6, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001df6fc89d00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6fc89ee0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6fc89ee0_0, 0;
T_2.5 ;
    %load/vec4 v000001df6fc89d00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001df6fc89d00_0, 0;
    %load/vec4 v000001df6fc8a020_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001df6fc8a020_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001df6fc89d00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001df6fc89d00_0, 0;
T_2.8 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6fc89ee0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001df6fc254e0;
T_3 ;
    %wait E_000001df6fc0caf0;
    %pushi/vec4 0, 0, 72;
    %store/vec4 v000001df6fc8a520_0, 0, 72;
    %load/vec4 v000001df6fc8a020_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.2, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v000001df6fc89d00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc8a340_0, 0, 32;
T_3.3 ;
    %load/vec4 v000001df6fc8a340_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc8a480_0, 0, 32;
T_3.5 ;
    %load/vec4 v000001df6fc8a480_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.6, 5;
    %load/vec4 v000001df6fc8a340_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v000001df6fc89d00_0;
    %pad/u 32;
    %load/vec4 v000001df6fc8a480_0;
    %sub;
    %pad/u 39;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df6fc8a660, 4;
    %load/vec4 v000001df6fc8a340_0;
    %muli 3, 0, 32;
    %load/vec4 v000001df6fc8a480_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v000001df6fc8a520_0, 4, 8;
    %load/vec4 v000001df6fc8a480_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc8a480_0, 0, 32;
    %jmp T_3.5;
T_3.6 ;
    %load/vec4 v000001df6fc8a340_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc8a340_0, 0, 32;
    %jmp T_3.3;
T_3.4 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001df6fc134c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6fc8a5c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001df6fc134c0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001df6fc8a5c0_0;
    %inv;
    %store/vec4 v000001df6fc8a5c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001df6fc134c0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc899e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001df6fc899e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc89e40_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001df6fc89e40_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v000001df6fc899e0_0;
    %muli 5, 0, 32;
    %load/vec4 v000001df6fc89e40_0;
    %add;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v000001df6fc899e0_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v000001df6fc89e40_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001df6fc89940, 4, 0;
    %load/vec4 v000001df6fc89e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc89e40_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v000001df6fc899e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc899e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc8a7a0_0, 0, 32;
T_6.4 ;
    %load/vec4 v000001df6fc8a7a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_6.5, 5;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v000001df6fc8a7a0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v000001df6fc8a700_0, 4, 8;
    %load/vec4 v000001df6fc8a7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc8a7a0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6fc8aef0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001df6fc8a160_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc89bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc89a80_0, 0, 32;
    %wait E_000001df6fc0c8b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc899e0_0, 0, 32;
T_6.6 ;
    %load/vec4 v000001df6fc899e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_6.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc89e40_0, 0, 32;
T_6.8 ;
    %load/vec4 v000001df6fc89e40_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_6.9, 5;
    %wait E_000001df6fc0c8b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df6fc8aef0_0, 0, 1;
    %load/vec4 v000001df6fc899e0_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v000001df6fc89e40_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001df6fc89940, 4;
    %store/vec4 v000001df6fc8a160_0, 0, 8;
    %load/vec4 v000001df6fc89e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc89e40_0, 0, 32;
    %jmp T_6.8;
T_6.9 ;
    %load/vec4 v000001df6fc899e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc899e0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6fc8aef0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001df6fc134c0;
T_7 ;
    %wait E_000001df6fc0c8b0;
    %load/vec4 v000001df6fc8b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001df6fc89a80_0;
    %pad/s 34;
    %pushi/vec4 3, 0, 34;
    %div/s;
    %pad/s 32;
    %store/vec4 v000001df6fc899e0_0, 0, 32;
    %load/vec4 v000001df6fc89a80_0;
    %pad/s 34;
    %pushi/vec4 3, 0, 34;
    %mod/s;
    %pad/s 32;
    %store/vec4 v000001df6fc89e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc8a0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc8a7a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001df6fc8a7a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6fc8a200_0, 0, 32;
T_7.4 ;
    %load/vec4 v000001df6fc8a200_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v000001df6fc8a0c0_0;
    %load/vec4 v000001df6fc899e0_0;
    %load/vec4 v000001df6fc8a7a0_0;
    %add;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v000001df6fc89e40_0;
    %load/vec4 v000001df6fc8a200_0;
    %add;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001df6fc89940, 4;
    %pad/s 32;
    %add;
    %store/vec4 v000001df6fc8a0c0_0, 0, 32;
    %load/vec4 v000001df6fc8a200_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc8a200_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %load/vec4 v000001df6fc8a7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc8a7a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 77 "$display", "OUT[%0d,%0d] = %0d (exp %0d)", v000001df6fc899e0_0, v000001df6fc89e40_0, v000001df6fc8a840_0, v000001df6fc8a0c0_0 {0 0 0};
    %load/vec4 v000001df6fc8a840_0;
    %pad/s 32;
    %load/vec4 v000001df6fc8a0c0_0;
    %cmp/ne;
    %jmp/0xz  T_7.6, 6;
    %load/vec4 v000001df6fc89bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc89bc0_0, 0, 32;
T_7.6 ;
    %load/vec4 v000001df6fc89a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6fc89a80_0, 0, 32;
    %load/vec4 v000001df6fc89a80_0;
    %pad/s 68;
    %cmpi/e 9, 0, 68;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v000001df6fc89bc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_call 2 87 "$display", "\342\234\205 TEST PASSED" {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call 2 89 "$display", "\342\235\214 TEST FAILED (%0d errors)", v000001df6fc89bc0_0 {0 0 0};
T_7.11 ;
    %vpi_call 2 90 "$finish" {0 0 0};
T_7.8 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_conv.v";
    "conv_top.v";
    "conv_core.v";
