// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_dout,
        img_num_data_valid,
        img_fifo_cap,
        img_empty_n,
        img_read,
        pix_27,
        pix_26,
        pix_25,
        pix_24,
        pix_23,
        pix_22,
        pix_21,
        pix_20,
        trunc_ln789_1,
        bytePlanes_plane1_din,
        bytePlanes_plane1_num_data_valid,
        bytePlanes_plane1_fifo_cap,
        bytePlanes_plane1_full_n,
        bytePlanes_plane1_write,
        bytePlanes_plane0_din,
        bytePlanes_plane0_num_data_valid,
        bytePlanes_plane0_fifo_cap,
        bytePlanes_plane0_full_n,
        bytePlanes_plane0_write,
        VideoFormat_val,
        empty_66,
        cmp223_5,
        cmp223_4,
        empty,
        cmp223_2,
        icmp9,
        sub220_cast,
        cmp223,
        pix_55_out,
        pix_55_out_ap_vld,
        pix_54_out,
        pix_54_out_ap_vld,
        pix_53_out,
        pix_53_out_ap_vld,
        pix_52_out,
        pix_52_out_ap_vld,
        pix_51_out,
        pix_51_out_ap_vld,
        pix_50_out,
        pix_50_out_ap_vld,
        pix_49_out,
        pix_49_out_ap_vld,
        pix_48_out,
        pix_48_out_ap_vld,
        out_pix_UV_1_out_i,
        out_pix_UV_1_out_o,
        out_pix_UV_1_out_o_ap_vld,
        out_pix_Y_1_out_i,
        out_pix_Y_1_out_o,
        out_pix_Y_1_out_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [119:0] img_dout;
input  [2:0] img_num_data_valid;
input  [2:0] img_fifo_cap;
input   img_empty_n;
output   img_read;
input  [9:0] pix_27;
input  [9:0] pix_26;
input  [9:0] pix_25;
input  [9:0] pix_24;
input  [9:0] pix_23;
input  [9:0] pix_22;
input  [9:0] pix_21;
input  [9:0] pix_20;
input  [11:0] trunc_ln789_1;
output  [255:0] bytePlanes_plane1_din;
input  [9:0] bytePlanes_plane1_num_data_valid;
input  [9:0] bytePlanes_plane1_fifo_cap;
input   bytePlanes_plane1_full_n;
output   bytePlanes_plane1_write;
output  [255:0] bytePlanes_plane0_din;
input  [9:0] bytePlanes_plane0_num_data_valid;
input  [9:0] bytePlanes_plane0_fifo_cap;
input   bytePlanes_plane0_full_n;
output   bytePlanes_plane0_write;
input  [5:0] VideoFormat_val;
input  [0:0] empty_66;
input  [0:0] cmp223_5;
input  [0:0] cmp223_4;
input  [0:0] empty;
input  [0:0] cmp223_2;
input  [0:0] icmp9;
input  [11:0] sub220_cast;
input  [0:0] cmp223;
output  [9:0] pix_55_out;
output   pix_55_out_ap_vld;
output  [9:0] pix_54_out;
output   pix_54_out_ap_vld;
output  [9:0] pix_53_out;
output   pix_53_out_ap_vld;
output  [9:0] pix_52_out;
output   pix_52_out_ap_vld;
output  [9:0] pix_51_out;
output   pix_51_out_ap_vld;
output  [9:0] pix_50_out;
output   pix_50_out_ap_vld;
output  [9:0] pix_49_out;
output   pix_49_out_ap_vld;
output  [9:0] pix_48_out;
output   pix_48_out_ap_vld;
input  [255:0] out_pix_UV_1_out_i;
output  [255:0] out_pix_UV_1_out_o;
output   out_pix_UV_1_out_o_ap_vld;
input  [255:0] out_pix_Y_1_out_i;
output  [255:0] out_pix_Y_1_out_o;
output   out_pix_Y_1_out_o_ap_vld;

reg ap_idle;
reg img_read;
reg bytePlanes_plane1_write;
reg bytePlanes_plane0_write;
reg pix_55_out_ap_vld;
reg pix_54_out_ap_vld;
reg pix_53_out_ap_vld;
reg pix_52_out_ap_vld;
reg pix_51_out_ap_vld;
reg pix_50_out_ap_vld;
reg pix_49_out_ap_vld;
reg pix_48_out_ap_vld;
reg[255:0] out_pix_UV_1_out_o;
reg out_pix_UV_1_out_o_ap_vld;
reg[255:0] out_pix_Y_1_out_o;
reg out_pix_Y_1_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln806_reg_2050;
reg   [0:0] or_ln811_reg_2063;
reg    ap_predicate_op125_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage5;
reg   [0:0] or_ln811_4_reg_2133;
reg    ap_predicate_op210_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_subdone;
reg    bytePlanes_plane1_blk_n;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln832_reg_2067;
reg    bytePlanes_plane0_blk_n;
reg    img_blk_n;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln811_1_reg_2116;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln811_2_reg_2125;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln811_3_reg_2129;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln811_5_reg_2137;
reg   [9:0] pix_123_reg_348;
reg   [9:0] pix_122_reg_358;
reg   [9:0] pix_121_reg_368;
reg   [9:0] pix_120_reg_378;
reg   [9:0] pix_119_reg_388;
reg   [9:0] pix_118_reg_398;
reg   [9:0] pix_117_reg_408;
reg   [9:0] pix_116_reg_418;
reg   [9:0] pix_179_reg_428;
reg   [9:0] pix_178_reg_439;
reg   [9:0] pix_177_reg_450;
reg   [9:0] pix_176_reg_461;
reg   [9:0] pix_175_reg_472;
reg   [9:0] pix_174_reg_483;
reg   [9:0] pix_173_reg_494;
reg   [9:0] pix_172_reg_505;
reg   [9:0] pix_223_reg_516;
reg   [9:0] pix_222_reg_527;
reg   [9:0] pix_221_reg_538;
reg   [9:0] pix_220_reg_549;
reg   [9:0] pix_219_reg_560;
reg   [9:0] pix_218_reg_571;
reg   [9:0] pix_217_reg_582;
reg   [9:0] pix_216_reg_593;
reg   [9:0] pix_261_reg_604;
reg   [9:0] pix_260_reg_615;
reg   [9:0] pix_259_reg_626;
reg   [9:0] pix_258_reg_637;
reg   [9:0] pix_257_reg_648;
reg   [9:0] pix_256_reg_659;
reg   [9:0] pix_255_reg_670;
reg   [9:0] pix_254_reg_681;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op170_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op146_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op190_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg   [0:0] icmp9_read_reg_2025;
reg    ap_predicate_op230_read_state7;
reg    ap_block_state7_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cmp223_2_read_reg_2030;
reg   [0:0] tmp_15_reg_2035;
reg   [0:0] cmp223_4_read_reg_2040;
reg   [0:0] cmp223_5_read_reg_2045;
wire   [0:0] icmp_ln806_fu_1180_p2;
wire   [0:0] cmp221_fu_1190_p2;
reg   [0:0] cmp221_reg_2054;
wire   [0:0] or_ln811_fu_1196_p2;
wire   [0:0] and_ln832_fu_1208_p2;
wire   [9:0] pix_238_fu_1274_p1;
wire   [0:0] or_ln811_1_fu_1278_p2;
wire   [9:0] pix_239_fu_1282_p1;
wire   [0:0] or_ln811_2_fu_1286_p2;
wire   [0:0] or_ln811_3_fu_1290_p2;
wire   [0:0] or_ln811_4_fu_1294_p2;
wire   [0:0] or_ln811_5_fu_1298_p2;
wire   [9:0] pix_244_fu_1302_p1;
wire   [9:0] pix_252_fu_1306_p1;
wire   [9:0] pix_268_fu_1310_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_123_reg_348;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_122_reg_358;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_121_reg_368;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_120_reg_378;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_119_reg_388;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_118_reg_398;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_117_reg_408;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_116_reg_418;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_179_reg_428;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_178_reg_439;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_177_reg_450;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_176_reg_461;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_175_reg_472;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_174_reg_483;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_173_reg_494;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_172_reg_505;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_223_reg_516;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_222_reg_527;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_221_reg_538;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_220_reg_549;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_219_reg_560;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_218_reg_571;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_217_reg_582;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_216_reg_593;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_261_reg_604;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_260_reg_615;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_259_reg_626;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_258_reg_637;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_257_reg_648;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_256_reg_659;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_255_reg_670;
reg   [9:0] ap_phi_reg_pp0_iter0_pix_254_reg_681;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_277_reg_692;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_277_reg_692;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_276_reg_702;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_276_reg_702;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_275_reg_712;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_275_reg_712;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_274_reg_722;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_274_reg_722;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_273_reg_732;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_273_reg_732;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_272_reg_742;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_272_reg_742;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_271_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_271_reg_752;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_270_reg_762;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_270_reg_762;
reg   [9:0] ap_phi_mux_pix_293_phi_fu_775_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_293_reg_772;
reg   [9:0] ap_phi_mux_pix_292_phi_fu_785_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_292_reg_782;
reg   [9:0] ap_phi_mux_pix_291_phi_fu_795_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_291_reg_792;
reg   [9:0] ap_phi_mux_pix_290_phi_fu_805_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_290_reg_802;
reg   [9:0] ap_phi_mux_pix_289_phi_fu_815_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_289_reg_812;
reg   [9:0] ap_phi_mux_pix_288_phi_fu_825_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_288_reg_822;
reg   [9:0] ap_phi_mux_pix_287_phi_fu_835_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_287_reg_832;
reg   [9:0] ap_phi_mux_pix_286_phi_fu_845_p4;
wire   [9:0] pix_284_fu_1316_p1;
wire   [9:0] ap_phi_reg_pp0_iter1_pix_286_reg_842;
wire   [255:0] out_pix_UV_7_fu_1678_p5;
wire   [255:0] out_pix_Y_7_fu_1655_p5;
reg   [11:0] x_2_fu_184;
wire   [11:0] x_3_fu_1174_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_x;
reg   [9:0] pix_48_fu_188;
reg   [9:0] pix_49_fu_192;
reg   [9:0] pix_50_fu_196;
reg   [9:0] pix_51_fu_200;
reg   [9:0] pix_52_fu_204;
reg   [9:0] pix_53_fu_208;
reg   [9:0] pix_54_fu_212;
reg   [9:0] pix_55_fu_216;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] zext_ln806_fu_1186_p1;
wire  signed [12:0] sub220_cast_cast_fu_1056_p1;
wire   [0:0] icmp_ln832_fu_1202_p2;
wire   [29:0] tmp_fu_1337_p4;
wire   [29:0] tmp_s_fu_1359_p4;
wire   [255:0] out_pix_Y_fu_1347_p5;
wire   [29:0] tmp_1_fu_1381_p4;
wire   [255:0] out_pix_UV_fu_1369_p5;
wire   [29:0] tmp_2_fu_1403_p4;
wire   [255:0] out_pix_Y_1_fu_1391_p5;
wire   [29:0] tmp_3_fu_1425_p4;
wire   [255:0] out_pix_UV_1_fu_1413_p5;
wire   [29:0] tmp_4_fu_1447_p4;
wire   [255:0] out_pix_Y_2_fu_1435_p5;
wire   [29:0] tmp_5_fu_1469_p4;
wire   [255:0] out_pix_UV_2_fu_1457_p5;
wire   [29:0] tmp_6_fu_1491_p4;
wire   [255:0] out_pix_Y_3_fu_1479_p5;
wire   [29:0] tmp_7_fu_1513_p4;
wire   [255:0] out_pix_UV_3_fu_1501_p5;
wire   [29:0] tmp_8_fu_1535_p4;
wire   [255:0] out_pix_Y_4_fu_1523_p5;
wire   [29:0] tmp_9_fu_1557_p4;
wire   [255:0] out_pix_UV_4_fu_1545_p5;
wire   [29:0] tmp_10_fu_1579_p4;
wire   [255:0] out_pix_Y_5_fu_1567_p5;
wire   [29:0] tmp_11_fu_1601_p4;
wire   [255:0] out_pix_UV_5_fu_1589_p5;
wire   [29:0] tmp_12_fu_1623_p4;
wire   [255:0] out_pix_Y_6_fu_1611_p5;
wire   [29:0] tmp_13_fu_1645_p4;
wire   [255:0] out_pix_UV_6_fu_1633_p5;
wire   [29:0] tmp_14_fu_1668_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1033;
reg    ap_condition_1038;
reg    ap_condition_1042;
reg    ap_condition_1046;
reg    ap_condition_337;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 x_2_fu_184 = 12'd0;
#0 pix_48_fu_188 = 10'd0;
#0 pix_49_fu_192 = 10'd0;
#0 pix_50_fu_196 = 10'd0;
#0 pix_51_fu_200 = 10'd0;
#0 pix_52_fu_204 = 10'd0;
#0 pix_53_fu_208 = 10'd0;
#0 pix_54_fu_212 = 10'd0;
#0 pix_55_fu_216 = 10'd0;
#0 ap_done_reg = 1'b0;
end

dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_116_reg_418 <= pix_48_fu_188;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_116_reg_418 <= pix_238_fu_1274_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_117_reg_408 <= pix_49_fu_192;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_117_reg_408 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_118_reg_398 <= pix_50_fu_196;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_118_reg_398 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_119_reg_388 <= pix_51_fu_200;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_119_reg_388 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_120_reg_378 <= pix_52_fu_204;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_120_reg_378 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_121_reg_368 <= pix_53_fu_208;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_121_reg_368 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_122_reg_358 <= pix_54_fu_212;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_122_reg_358 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1033)) begin
        if ((or_ln811_reg_2063 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_123_reg_348 <= pix_55_fu_216;
        end else if ((or_ln811_reg_2063 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_123_reg_348 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_172_reg_505 <= ap_phi_reg_pp0_iter0_pix_116_reg_418;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_172_reg_505 <= pix_239_fu_1282_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_173_reg_494 <= ap_phi_reg_pp0_iter0_pix_117_reg_408;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_173_reg_494 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_174_reg_483 <= ap_phi_reg_pp0_iter0_pix_118_reg_398;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_174_reg_483 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_175_reg_472 <= ap_phi_reg_pp0_iter0_pix_119_reg_388;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_175_reg_472 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_176_reg_461 <= ap_phi_reg_pp0_iter0_pix_120_reg_378;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_176_reg_461 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_177_reg_450 <= ap_phi_reg_pp0_iter0_pix_121_reg_368;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_177_reg_450 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_178_reg_439 <= ap_phi_reg_pp0_iter0_pix_122_reg_358;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_178_reg_439 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1038)) begin
        if ((or_ln811_1_reg_2116 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_179_reg_428 <= ap_phi_reg_pp0_iter0_pix_123_reg_348;
        end else if ((or_ln811_1_reg_2116 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_179_reg_428 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_216_reg_593 <= ap_phi_reg_pp0_iter0_pix_172_reg_505;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_216_reg_593 <= pix_244_fu_1302_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_217_reg_582 <= ap_phi_reg_pp0_iter0_pix_173_reg_494;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_217_reg_582 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_218_reg_571 <= ap_phi_reg_pp0_iter0_pix_174_reg_483;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_218_reg_571 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_219_reg_560 <= ap_phi_reg_pp0_iter0_pix_175_reg_472;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_219_reg_560 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_220_reg_549 <= ap_phi_reg_pp0_iter0_pix_176_reg_461;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_220_reg_549 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_221_reg_538 <= ap_phi_reg_pp0_iter0_pix_177_reg_450;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_221_reg_538 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_222_reg_527 <= ap_phi_reg_pp0_iter0_pix_178_reg_439;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_222_reg_527 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1042)) begin
        if ((or_ln811_2_reg_2125 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_223_reg_516 <= ap_phi_reg_pp0_iter0_pix_179_reg_428;
        end else if ((or_ln811_2_reg_2125 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_223_reg_516 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_254_reg_681 <= ap_phi_reg_pp0_iter0_pix_216_reg_593;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_254_reg_681 <= pix_252_fu_1306_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_255_reg_670 <= ap_phi_reg_pp0_iter0_pix_217_reg_582;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_255_reg_670 <= {{img_dout[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_256_reg_659 <= ap_phi_reg_pp0_iter0_pix_218_reg_571;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_256_reg_659 <= {{img_dout[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_257_reg_648 <= ap_phi_reg_pp0_iter0_pix_219_reg_560;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_257_reg_648 <= {{img_dout[49:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_258_reg_637 <= ap_phi_reg_pp0_iter0_pix_220_reg_549;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_258_reg_637 <= {{img_dout[69:60]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_259_reg_626 <= ap_phi_reg_pp0_iter0_pix_221_reg_538;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_259_reg_626 <= {{img_dout[79:70]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_260_reg_615 <= ap_phi_reg_pp0_iter0_pix_222_reg_527;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_260_reg_615 <= {{img_dout[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1046)) begin
        if ((or_ln811_3_reg_2129 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_pix_261_reg_604 <= ap_phi_reg_pp0_iter0_pix_223_reg_516;
        end else if ((or_ln811_3_reg_2129 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_pix_261_reg_604 <= {{img_dout[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_270_reg_762 <= ap_phi_reg_pp0_iter0_pix_254_reg_681;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_270_reg_762 <= pix_268_fu_1310_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_270_reg_762 <= ap_phi_reg_pp0_iter0_pix_270_reg_762;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_271_reg_752 <= ap_phi_reg_pp0_iter0_pix_255_reg_670;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_271_reg_752 <= {{img_dout[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_271_reg_752 <= ap_phi_reg_pp0_iter0_pix_271_reg_752;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_272_reg_742 <= ap_phi_reg_pp0_iter0_pix_256_reg_659;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_272_reg_742 <= {{img_dout[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_272_reg_742 <= ap_phi_reg_pp0_iter0_pix_272_reg_742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_273_reg_732 <= ap_phi_reg_pp0_iter0_pix_257_reg_648;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_273_reg_732 <= {{img_dout[49:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_273_reg_732 <= ap_phi_reg_pp0_iter0_pix_273_reg_732;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_274_reg_722 <= ap_phi_reg_pp0_iter0_pix_258_reg_637;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_274_reg_722 <= {{img_dout[69:60]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_274_reg_722 <= ap_phi_reg_pp0_iter0_pix_274_reg_722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_275_reg_712 <= ap_phi_reg_pp0_iter0_pix_259_reg_626;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_275_reg_712 <= {{img_dout[79:70]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_275_reg_712 <= ap_phi_reg_pp0_iter0_pix_275_reg_712;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_276_reg_702 <= ap_phi_reg_pp0_iter0_pix_260_reg_615;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_276_reg_702 <= {{img_dout[99:90]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_276_reg_702 <= ap_phi_reg_pp0_iter0_pix_276_reg_702;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_337)) begin
        if (((or_ln811_4_reg_2133 == 1'd0) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_277_reg_692 <= ap_phi_reg_pp0_iter0_pix_261_reg_604;
        end else if (((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_277_reg_692 <= {{img_dout[109:100]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_277_reg_692 <= ap_phi_reg_pp0_iter0_pix_277_reg_692;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_48_fu_188 <= pix_20;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_48_fu_188 <= ap_phi_mux_pix_286_phi_fu_845_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_49_fu_192 <= pix_21;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_49_fu_192 <= ap_phi_mux_pix_287_phi_fu_835_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_50_fu_196 <= pix_22;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_50_fu_196 <= ap_phi_mux_pix_288_phi_fu_825_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_51_fu_200 <= pix_23;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_51_fu_200 <= ap_phi_mux_pix_289_phi_fu_815_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_52_fu_204 <= pix_24;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_52_fu_204 <= ap_phi_mux_pix_290_phi_fu_805_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_53_fu_208 <= pix_25;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_53_fu_208 <= ap_phi_mux_pix_291_phi_fu_795_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_54_fu_212 <= pix_26;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_54_fu_212 <= ap_phi_mux_pix_292_phi_fu_785_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pix_55_fu_216 <= pix_27;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            pix_55_fu_216 <= ap_phi_mux_pix_293_phi_fu_775_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln806_fu_1180_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_2_fu_184 <= x_3_fu_1174_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_2_fu_184 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln832_reg_2067 <= and_ln832_fu_1208_p2;
        cmp221_reg_2054 <= cmp221_fu_1190_p2;
        cmp223_2_read_reg_2030 <= cmp223_2;
        cmp223_4_read_reg_2040 <= cmp223_4;
        cmp223_5_read_reg_2045 <= cmp223_5;
        icmp9_read_reg_2025 <= icmp9;
        icmp_ln806_reg_2050 <= icmp_ln806_fu_1180_p2;
        or_ln811_reg_2063 <= or_ln811_fu_1196_p2;
        tmp_15_reg_2035 <= empty;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln811_1_reg_2116 <= or_ln811_1_fu_1278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_ln811_2_reg_2125 <= or_ln811_2_fu_1286_p2;
        or_ln811_3_reg_2129 <= or_ln811_3_fu_1290_p2;
        or_ln811_4_reg_2133 <= or_ln811_4_fu_1294_p2;
        or_ln811_5_reg_2137 <= or_ln811_5_fu_1298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pix_116_reg_418 <= ap_phi_reg_pp0_iter0_pix_116_reg_418;
        pix_117_reg_408 <= ap_phi_reg_pp0_iter0_pix_117_reg_408;
        pix_118_reg_398 <= ap_phi_reg_pp0_iter0_pix_118_reg_398;
        pix_119_reg_388 <= ap_phi_reg_pp0_iter0_pix_119_reg_388;
        pix_120_reg_378 <= ap_phi_reg_pp0_iter0_pix_120_reg_378;
        pix_121_reg_368 <= ap_phi_reg_pp0_iter0_pix_121_reg_368;
        pix_122_reg_358 <= ap_phi_reg_pp0_iter0_pix_122_reg_358;
        pix_123_reg_348 <= ap_phi_reg_pp0_iter0_pix_123_reg_348;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pix_172_reg_505 <= ap_phi_reg_pp0_iter0_pix_172_reg_505;
        pix_173_reg_494 <= ap_phi_reg_pp0_iter0_pix_173_reg_494;
        pix_174_reg_483 <= ap_phi_reg_pp0_iter0_pix_174_reg_483;
        pix_175_reg_472 <= ap_phi_reg_pp0_iter0_pix_175_reg_472;
        pix_176_reg_461 <= ap_phi_reg_pp0_iter0_pix_176_reg_461;
        pix_177_reg_450 <= ap_phi_reg_pp0_iter0_pix_177_reg_450;
        pix_178_reg_439 <= ap_phi_reg_pp0_iter0_pix_178_reg_439;
        pix_179_reg_428 <= ap_phi_reg_pp0_iter0_pix_179_reg_428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pix_216_reg_593 <= ap_phi_reg_pp0_iter0_pix_216_reg_593;
        pix_217_reg_582 <= ap_phi_reg_pp0_iter0_pix_217_reg_582;
        pix_218_reg_571 <= ap_phi_reg_pp0_iter0_pix_218_reg_571;
        pix_219_reg_560 <= ap_phi_reg_pp0_iter0_pix_219_reg_560;
        pix_220_reg_549 <= ap_phi_reg_pp0_iter0_pix_220_reg_549;
        pix_221_reg_538 <= ap_phi_reg_pp0_iter0_pix_221_reg_538;
        pix_222_reg_527 <= ap_phi_reg_pp0_iter0_pix_222_reg_527;
        pix_223_reg_516 <= ap_phi_reg_pp0_iter0_pix_223_reg_516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pix_254_reg_681 <= ap_phi_reg_pp0_iter0_pix_254_reg_681;
        pix_255_reg_670 <= ap_phi_reg_pp0_iter0_pix_255_reg_670;
        pix_256_reg_659 <= ap_phi_reg_pp0_iter0_pix_256_reg_659;
        pix_257_reg_648 <= ap_phi_reg_pp0_iter0_pix_257_reg_648;
        pix_258_reg_637 <= ap_phi_reg_pp0_iter0_pix_258_reg_637;
        pix_259_reg_626 <= ap_phi_reg_pp0_iter0_pix_259_reg_626;
        pix_260_reg_615 <= ap_phi_reg_pp0_iter0_pix_260_reg_615;
        pix_261_reg_604 <= ap_phi_reg_pp0_iter0_pix_261_reg_604;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln806_reg_2050 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_286_phi_fu_845_p4 = ap_phi_reg_pp0_iter1_pix_270_reg_762;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_286_phi_fu_845_p4 = pix_284_fu_1316_p1;
        end else begin
            ap_phi_mux_pix_286_phi_fu_845_p4 = ap_phi_reg_pp0_iter1_pix_286_reg_842;
        end
    end else begin
        ap_phi_mux_pix_286_phi_fu_845_p4 = ap_phi_reg_pp0_iter1_pix_286_reg_842;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_287_phi_fu_835_p4 = ap_phi_reg_pp0_iter1_pix_271_reg_752;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_287_phi_fu_835_p4 = {{img_dout[19:10]}};
        end else begin
            ap_phi_mux_pix_287_phi_fu_835_p4 = ap_phi_reg_pp0_iter1_pix_287_reg_832;
        end
    end else begin
        ap_phi_mux_pix_287_phi_fu_835_p4 = ap_phi_reg_pp0_iter1_pix_287_reg_832;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_288_phi_fu_825_p4 = ap_phi_reg_pp0_iter1_pix_272_reg_742;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_288_phi_fu_825_p4 = {{img_dout[39:30]}};
        end else begin
            ap_phi_mux_pix_288_phi_fu_825_p4 = ap_phi_reg_pp0_iter1_pix_288_reg_822;
        end
    end else begin
        ap_phi_mux_pix_288_phi_fu_825_p4 = ap_phi_reg_pp0_iter1_pix_288_reg_822;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_289_phi_fu_815_p4 = ap_phi_reg_pp0_iter1_pix_273_reg_732;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_289_phi_fu_815_p4 = {{img_dout[49:40]}};
        end else begin
            ap_phi_mux_pix_289_phi_fu_815_p4 = ap_phi_reg_pp0_iter1_pix_289_reg_812;
        end
    end else begin
        ap_phi_mux_pix_289_phi_fu_815_p4 = ap_phi_reg_pp0_iter1_pix_289_reg_812;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_290_phi_fu_805_p4 = ap_phi_reg_pp0_iter1_pix_274_reg_722;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_290_phi_fu_805_p4 = {{img_dout[69:60]}};
        end else begin
            ap_phi_mux_pix_290_phi_fu_805_p4 = ap_phi_reg_pp0_iter1_pix_290_reg_802;
        end
    end else begin
        ap_phi_mux_pix_290_phi_fu_805_p4 = ap_phi_reg_pp0_iter1_pix_290_reg_802;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_291_phi_fu_795_p4 = ap_phi_reg_pp0_iter1_pix_275_reg_712;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_291_phi_fu_795_p4 = {{img_dout[79:70]}};
        end else begin
            ap_phi_mux_pix_291_phi_fu_795_p4 = ap_phi_reg_pp0_iter1_pix_291_reg_792;
        end
    end else begin
        ap_phi_mux_pix_291_phi_fu_795_p4 = ap_phi_reg_pp0_iter1_pix_291_reg_792;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_292_phi_fu_785_p4 = ap_phi_reg_pp0_iter1_pix_276_reg_702;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_292_phi_fu_785_p4 = {{img_dout[99:90]}};
        end else begin
            ap_phi_mux_pix_292_phi_fu_785_p4 = ap_phi_reg_pp0_iter1_pix_292_reg_782;
        end
    end else begin
        ap_phi_mux_pix_292_phi_fu_785_p4 = ap_phi_reg_pp0_iter1_pix_292_reg_782;
    end
end

always @ (*) begin
    if ((icmp_ln806_reg_2050 == 1'd0)) begin
        if ((or_ln811_5_reg_2137 == 1'd0)) begin
            ap_phi_mux_pix_293_phi_fu_775_p4 = ap_phi_reg_pp0_iter1_pix_277_reg_692;
        end else if ((or_ln811_5_reg_2137 == 1'd1)) begin
            ap_phi_mux_pix_293_phi_fu_775_p4 = {{img_dout[109:100]}};
        end else begin
            ap_phi_mux_pix_293_phi_fu_775_p4 = ap_phi_reg_pp0_iter1_pix_293_reg_772;
        end
    end else begin
        ap_phi_mux_pix_293_phi_fu_775_p4 = ap_phi_reg_pp0_iter1_pix_293_reg_772;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x = 12'd0;
    end else begin
        ap_sig_allocacmp_x = x_2_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bytePlanes_plane0_blk_n = bytePlanes_plane0_full_n;
    end else begin
        bytePlanes_plane0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bytePlanes_plane0_write = 1'b1;
    end else begin
        bytePlanes_plane0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd0 == and_ln832_reg_2067) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bytePlanes_plane1_blk_n = bytePlanes_plane1_full_n;
    end else begin
        bytePlanes_plane1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln832_reg_2067) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bytePlanes_plane1_write = 1'b1;
    end else begin
        bytePlanes_plane1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op210_read_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_ln811_3_reg_2129 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln811_2_reg_2125 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln811_1_reg_2116 == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op125_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln811_5_reg_2137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        img_blk_n = img_empty_n;
    end else begin
        img_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op210_read_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op230_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op190_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op146_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op170_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op125_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img_read = 1'b1;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_pix_UV_1_out_o = out_pix_UV_7_fu_1678_p5;
    end else begin
        out_pix_UV_1_out_o = out_pix_UV_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_pix_UV_1_out_o_ap_vld = 1'b1;
    end else begin
        out_pix_UV_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_pix_Y_1_out_o = out_pix_Y_7_fu_1655_p5;
    end else begin
        out_pix_Y_1_out_o = out_pix_Y_1_out_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_pix_Y_1_out_o_ap_vld = 1'b1;
    end else begin
        out_pix_Y_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_48_out_ap_vld = 1'b1;
    end else begin
        pix_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_49_out_ap_vld = 1'b1;
    end else begin
        pix_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_50_out_ap_vld = 1'b1;
    end else begin
        pix_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_51_out_ap_vld = 1'b1;
    end else begin
        pix_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_52_out_ap_vld = 1'b1;
    end else begin
        pix_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_53_out_ap_vld = 1'b1;
    end else begin
        pix_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_54_out_ap_vld = 1'b1;
    end else begin
        pix_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_55_out_ap_vld = 1'b1;
    end else begin
        pix_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start_int == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln832_fu_1208_p2 = (icmp_ln832_fu_1202_p2 & empty_66);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op125_read_state2 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op146_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op170_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((img_empty_n == 1'b0) & (ap_predicate_op190_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((ap_predicate_op210_read_state6 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter1 = ((bytePlanes_plane0_full_n == 1'b0) | ((img_empty_n == 1'b0) & (ap_predicate_op230_read_state7 == 1'b1)) | ((1'd0 == and_ln832_reg_2067) & (bytePlanes_plane1_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1033 = ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1038 = ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1042 = ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_1046 = ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln806_reg_2050 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_337 = ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_pix_270_reg_762 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_271_reg_752 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_272_reg_742 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_273_reg_732 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_274_reg_722 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_275_reg_712 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_276_reg_702 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_277_reg_692 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_286_reg_842 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_287_reg_832 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_288_reg_822 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_289_reg_812 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_290_reg_802 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_291_reg_792 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_292_reg_782 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_293_reg_772 = 'bx;

always @ (*) begin
    ap_predicate_op125_read_state2 = ((or_ln811_reg_2063 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0));
end

always @ (*) begin
    ap_predicate_op146_read_state3 = ((icmp_ln806_reg_2050 == 1'd0) & (or_ln811_1_reg_2116 == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_read_state4 = ((icmp_ln806_reg_2050 == 1'd0) & (or_ln811_2_reg_2125 == 1'd1));
end

always @ (*) begin
    ap_predicate_op190_read_state5 = ((icmp_ln806_reg_2050 == 1'd0) & (or_ln811_3_reg_2129 == 1'd1));
end

always @ (*) begin
    ap_predicate_op210_read_state6 = ((or_ln811_4_reg_2133 == 1'd1) & (icmp_ln806_reg_2050 == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_read_state7 = ((icmp_ln806_reg_2050 == 1'd0) & (or_ln811_5_reg_2137 == 1'd1));
end

assign bytePlanes_plane0_din = {{out_pix_Y_6_fu_1611_p5[255:254]}, {tmp_13_fu_1645_p4}, {out_pix_Y_6_fu_1611_p5[223:0]}};

assign bytePlanes_plane1_din = {{out_pix_UV_6_fu_1633_p5[255:254]}, {tmp_14_fu_1668_p4}, {out_pix_UV_6_fu_1633_p5[223:0]}};

assign cmp221_fu_1190_p2 = (($signed(zext_ln806_fu_1186_p1) < $signed(sub220_cast_cast_fu_1056_p1)) ? 1'b1 : 1'b0);

assign icmp_ln806_fu_1180_p2 = ((ap_sig_allocacmp_x == trunc_ln789_1) ? 1'b1 : 1'b0);

assign icmp_ln832_fu_1202_p2 = ((VideoFormat_val == 6'd23) ? 1'b1 : 1'b0);

assign or_ln811_1_fu_1278_p2 = (icmp9_read_reg_2025 | cmp221_reg_2054);

assign or_ln811_2_fu_1286_p2 = (cmp223_2_read_reg_2030 | cmp221_reg_2054);

assign or_ln811_3_fu_1290_p2 = (tmp_15_reg_2035 | cmp221_reg_2054);

assign or_ln811_4_fu_1294_p2 = (cmp223_4_read_reg_2040 | cmp221_reg_2054);

assign or_ln811_5_fu_1298_p2 = (cmp223_5_read_reg_2045 | cmp221_reg_2054);

assign or_ln811_fu_1196_p2 = (cmp223 | cmp221_fu_1190_p2);

assign out_pix_UV_1_fu_1413_p5 = {{out_pix_UV_fu_1369_p5[255:62]}, {tmp_2_fu_1403_p4}, {out_pix_UV_fu_1369_p5[31:0]}};

assign out_pix_UV_2_fu_1457_p5 = {{out_pix_UV_1_fu_1413_p5[255:94]}, {tmp_4_fu_1447_p4}, {out_pix_UV_1_fu_1413_p5[63:0]}};

assign out_pix_UV_3_fu_1501_p5 = {{out_pix_UV_2_fu_1457_p5[255:126]}, {tmp_6_fu_1491_p4}, {out_pix_UV_2_fu_1457_p5[95:0]}};

assign out_pix_UV_4_fu_1545_p5 = {{out_pix_UV_3_fu_1501_p5[255:158]}, {tmp_8_fu_1535_p4}, {out_pix_UV_3_fu_1501_p5[127:0]}};

assign out_pix_UV_5_fu_1589_p5 = {{out_pix_UV_4_fu_1545_p5[255:190]}, {tmp_10_fu_1579_p4}, {out_pix_UV_4_fu_1545_p5[159:0]}};

assign out_pix_UV_6_fu_1633_p5 = {{out_pix_UV_5_fu_1589_p5[255:222]}, {tmp_12_fu_1623_p4}, {out_pix_UV_5_fu_1589_p5[191:0]}};

assign out_pix_UV_7_fu_1678_p5 = {{out_pix_UV_6_fu_1633_p5[255:254]}, {tmp_14_fu_1668_p4}, {out_pix_UV_6_fu_1633_p5[223:0]}};

assign out_pix_UV_fu_1369_p5 = {{out_pix_UV_1_out_i[255:30]}, {tmp_s_fu_1359_p4}};

assign out_pix_Y_1_fu_1391_p5 = {{out_pix_Y_fu_1347_p5[255:62]}, {tmp_1_fu_1381_p4}, {out_pix_Y_fu_1347_p5[31:0]}};

assign out_pix_Y_2_fu_1435_p5 = {{out_pix_Y_1_fu_1391_p5[255:94]}, {tmp_3_fu_1425_p4}, {out_pix_Y_1_fu_1391_p5[63:0]}};

assign out_pix_Y_3_fu_1479_p5 = {{out_pix_Y_2_fu_1435_p5[255:126]}, {tmp_5_fu_1469_p4}, {out_pix_Y_2_fu_1435_p5[95:0]}};

assign out_pix_Y_4_fu_1523_p5 = {{out_pix_Y_3_fu_1479_p5[255:158]}, {tmp_7_fu_1513_p4}, {out_pix_Y_3_fu_1479_p5[127:0]}};

assign out_pix_Y_5_fu_1567_p5 = {{out_pix_Y_4_fu_1523_p5[255:190]}, {tmp_9_fu_1557_p4}, {out_pix_Y_4_fu_1523_p5[159:0]}};

assign out_pix_Y_6_fu_1611_p5 = {{out_pix_Y_5_fu_1567_p5[255:222]}, {tmp_11_fu_1601_p4}, {out_pix_Y_5_fu_1567_p5[191:0]}};

assign out_pix_Y_7_fu_1655_p5 = {{out_pix_Y_6_fu_1611_p5[255:254]}, {tmp_13_fu_1645_p4}, {out_pix_Y_6_fu_1611_p5[223:0]}};

assign out_pix_Y_fu_1347_p5 = {{out_pix_Y_1_out_i[255:30]}, {tmp_fu_1337_p4}};

assign pix_238_fu_1274_p1 = img_dout[9:0];

assign pix_239_fu_1282_p1 = img_dout[9:0];

assign pix_244_fu_1302_p1 = img_dout[9:0];

assign pix_252_fu_1306_p1 = img_dout[9:0];

assign pix_268_fu_1310_p1 = img_dout[9:0];

assign pix_284_fu_1316_p1 = img_dout[9:0];

assign pix_48_out = pix_48_fu_188;

assign pix_49_out = pix_49_fu_192;

assign pix_50_out = pix_50_fu_196;

assign pix_51_out = pix_51_fu_200;

assign pix_52_out = pix_52_fu_204;

assign pix_53_out = pix_53_fu_208;

assign pix_54_out = pix_54_fu_212;

assign pix_55_out = pix_55_fu_216;

assign sub220_cast_cast_fu_1056_p1 = $signed(sub220_cast);

assign tmp_10_fu_1579_p4 = {{{ap_phi_reg_pp0_iter1_pix_273_reg_732}, {ap_phi_reg_pp0_iter1_pix_271_reg_752}}, {pix_261_reg_604}};

assign tmp_11_fu_1601_p4 = {{{ap_phi_mux_pix_286_phi_fu_845_p4}, {ap_phi_reg_pp0_iter1_pix_276_reg_702}}, {ap_phi_reg_pp0_iter1_pix_274_reg_722}};

assign tmp_12_fu_1623_p4 = {{{ap_phi_mux_pix_287_phi_fu_835_p4}, {ap_phi_reg_pp0_iter1_pix_277_reg_692}}, {ap_phi_reg_pp0_iter1_pix_275_reg_712}};

assign tmp_13_fu_1645_p4 = {{{ap_phi_mux_pix_292_phi_fu_785_p4}, {ap_phi_mux_pix_290_phi_fu_805_p4}}, {ap_phi_mux_pix_288_phi_fu_825_p4}};

assign tmp_14_fu_1668_p4 = {{{ap_phi_mux_pix_293_phi_fu_775_p4}, {ap_phi_mux_pix_291_phi_fu_795_p4}}, {ap_phi_mux_pix_289_phi_fu_815_p4}};

assign tmp_1_fu_1381_p4 = {{{pix_174_reg_483}, {pix_172_reg_505}}, {pix_122_reg_358}};

assign tmp_2_fu_1403_p4 = {{{pix_175_reg_472}, {pix_173_reg_494}}, {pix_123_reg_348}};

assign tmp_3_fu_1425_p4 = {{{pix_216_reg_593}, {pix_178_reg_439}}, {pix_176_reg_461}};

assign tmp_4_fu_1447_p4 = {{{pix_217_reg_582}, {pix_179_reg_428}}, {pix_177_reg_450}};

assign tmp_5_fu_1469_p4 = {{{pix_222_reg_527}, {pix_220_reg_549}}, {pix_218_reg_571}};

assign tmp_6_fu_1491_p4 = {{{pix_223_reg_516}, {pix_221_reg_538}}, {pix_219_reg_560}};

assign tmp_7_fu_1513_p4 = {{{pix_258_reg_637}, {pix_256_reg_659}}, {pix_254_reg_681}};

assign tmp_8_fu_1535_p4 = {{{pix_259_reg_626}, {pix_257_reg_648}}, {pix_255_reg_670}};

assign tmp_9_fu_1557_p4 = {{{ap_phi_reg_pp0_iter1_pix_272_reg_742}, {ap_phi_reg_pp0_iter1_pix_270_reg_762}}, {pix_260_reg_615}};

assign tmp_fu_1337_p4 = {{{pix_120_reg_378}, {pix_118_reg_398}}, {pix_116_reg_418}};

assign tmp_s_fu_1359_p4 = {{{pix_121_reg_368}, {pix_119_reg_388}}, {pix_117_reg_408}};

assign x_3_fu_1174_p2 = (ap_sig_allocacmp_x + 12'd1);

assign zext_ln806_fu_1186_p1 = ap_sig_allocacmp_x;

endmodule //dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9
