$comment
	File created using the following command:
		vcd file sum.msim.vcd -direction
$end
$date
	Fri Apr 01 15:44:46 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module sum_vlg_vec_tst $end
$var reg 16 ! a [15:0] $end
$var reg 16 " b [15:0] $end
$var wire 1 # o [15] $end
$var wire 1 $ o [14] $end
$var wire 1 % o [13] $end
$var wire 1 & o [12] $end
$var wire 1 ' o [11] $end
$var wire 1 ( o [10] $end
$var wire 1 ) o [9] $end
$var wire 1 * o [8] $end
$var wire 1 + o [7] $end
$var wire 1 , o [6] $end
$var wire 1 - o [5] $end
$var wire 1 . o [4] $end
$var wire 1 / o [3] $end
$var wire 1 0 o [2] $end
$var wire 1 1 o [1] $end
$var wire 1 2 o [0] $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : a[0]~input_o $end
$var wire 1 ; b[1]~input_o $end
$var wire 1 < a[2]~input_o $end
$var wire 1 = b[3]~input_o $end
$var wire 1 > a[4]~input_o $end
$var wire 1 ? b[5]~input_o $end
$var wire 1 @ a[6]~input_o $end
$var wire 1 A b[7]~input_o $end
$var wire 1 B b[8]~input_o $end
$var wire 1 C a[9]~input_o $end
$var wire 1 D a[10]~input_o $end
$var wire 1 E a[11]~input_o $end
$var wire 1 F a[12]~input_o $end
$var wire 1 G b[13]~input_o $end
$var wire 1 H b[14]~input_o $end
$var wire 1 I a[15]~input_o $end
$var wire 1 J o[0]~output_o $end
$var wire 1 K o[1]~output_o $end
$var wire 1 L o[2]~output_o $end
$var wire 1 M o[3]~output_o $end
$var wire 1 N o[4]~output_o $end
$var wire 1 O o[5]~output_o $end
$var wire 1 P o[6]~output_o $end
$var wire 1 Q o[7]~output_o $end
$var wire 1 R o[8]~output_o $end
$var wire 1 S o[9]~output_o $end
$var wire 1 T o[10]~output_o $end
$var wire 1 U o[11]~output_o $end
$var wire 1 V o[12]~output_o $end
$var wire 1 W o[13]~output_o $end
$var wire 1 X o[14]~output_o $end
$var wire 1 Y o[15]~output_o $end
$var wire 1 Z b[0]~input_o $end
$var wire 1 [ Add0~0_combout $end
$var wire 1 \ Add1~0_combout $end
$var wire 1 ] a[1]~input_o $end
$var wire 1 ^ Add0~1 $end
$var wire 1 _ Add0~2_combout $end
$var wire 1 ` Add1~1 $end
$var wire 1 a Add1~2_combout $end
$var wire 1 b b[2]~input_o $end
$var wire 1 c Add0~3 $end
$var wire 1 d Add0~4_combout $end
$var wire 1 e Add1~3 $end
$var wire 1 f Add1~4_combout $end
$var wire 1 g a[3]~input_o $end
$var wire 1 h Add0~5 $end
$var wire 1 i Add0~6_combout $end
$var wire 1 j Add1~5 $end
$var wire 1 k Add1~6_combout $end
$var wire 1 l b[4]~input_o $end
$var wire 1 m Add0~7 $end
$var wire 1 n Add0~8_combout $end
$var wire 1 o Add1~7 $end
$var wire 1 p Add1~8_combout $end
$var wire 1 q a[5]~input_o $end
$var wire 1 r Add0~9 $end
$var wire 1 s Add0~10_combout $end
$var wire 1 t Add1~9 $end
$var wire 1 u Add1~10_combout $end
$var wire 1 v b[6]~input_o $end
$var wire 1 w Add0~11 $end
$var wire 1 x Add0~12_combout $end
$var wire 1 y Add1~11 $end
$var wire 1 z Add1~12_combout $end
$var wire 1 { a[7]~input_o $end
$var wire 1 | Add0~13 $end
$var wire 1 } Add0~14_combout $end
$var wire 1 ~ Add1~13 $end
$var wire 1 !! Add1~14_combout $end
$var wire 1 "! a[8]~input_o $end
$var wire 1 #! Add0~15 $end
$var wire 1 $! Add0~16_combout $end
$var wire 1 %! Add1~15 $end
$var wire 1 &! Add1~16_combout $end
$var wire 1 '! b[9]~input_o $end
$var wire 1 (! Add0~17 $end
$var wire 1 )! Add0~18_combout $end
$var wire 1 *! Add1~17 $end
$var wire 1 +! Add1~18_combout $end
$var wire 1 ,! b[10]~input_o $end
$var wire 1 -! Add0~19 $end
$var wire 1 .! Add0~20_combout $end
$var wire 1 /! Add1~19 $end
$var wire 1 0! Add1~20_combout $end
$var wire 1 1! b[11]~input_o $end
$var wire 1 2! Add0~21 $end
$var wire 1 3! Add0~22_combout $end
$var wire 1 4! Add1~21 $end
$var wire 1 5! Add1~22_combout $end
$var wire 1 6! b[12]~input_o $end
$var wire 1 7! Add0~23 $end
$var wire 1 8! Add0~24_combout $end
$var wire 1 9! Add1~23 $end
$var wire 1 :! Add1~24_combout $end
$var wire 1 ;! a[13]~input_o $end
$var wire 1 <! Add0~25 $end
$var wire 1 =! Add0~26_combout $end
$var wire 1 >! Add1~25 $end
$var wire 1 ?! Add1~26_combout $end
$var wire 1 @! a[14]~input_o $end
$var wire 1 A! Add0~27 $end
$var wire 1 B! Add0~28_combout $end
$var wire 1 C! Add1~27 $end
$var wire 1 D! Add1~28_combout $end
$var wire 1 E! b[15]~input_o $end
$var wire 1 F! Add0~29 $end
$var wire 1 G! Add0~30_combout $end
$var wire 1 H! Add1~29 $end
$var wire 1 I! Add1~30_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b11 "
12
01
10
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
x3
04
15
x6
17
18
19
1:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
1L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
1\
1]
1^
1_
0`
0a
0b
0c
1d
0e
1f
0g
0h
0i
1j
0k
0l
1m
0n
0o
0p
0q
0r
0s
1t
0u
0v
1w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
$end
#1000000
