

================================================================
== Vitis HLS Report for 'load_input_buffer_c1'
================================================================
* Date:           Wed Nov  1 03:31:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76729|    76729|  0.767 ms|  0.767 ms|  76729|  76729|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1     |    76728|    76728|      3336|          -|          -|    23|        no|
        | + VITIS_LOOP_75_1.1  |     3315|     3315|        13|          -|          -|   255|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 31 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 18 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bh = alloca i32 1"   --->   Operation 35 'alloca' 'bh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 36 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 37 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h_cast2 = zext i8 %h_read"   --->   Operation 38 'zext' 'h_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_33, void @empty_6, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %h_read" [src/conv1.cpp:75]   --->   Operation 40 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln77 = add i9 %zext_ln75, i9 508" [src/conv1.cpp:77]   --->   Operation 41 'add' 'add_ln77' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i9 %add_ln77" [src/conv1.cpp:77]   --->   Operation 42 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln75 = store i5 0, i5 %bh" [src/conv1.cpp:75]   --->   Operation 43 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [src/conv1.cpp:75]   --->   Operation 44 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bh_1 = load i5 %bh" [src/conv1.cpp:75]   --->   Operation 45 'load' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i5.i1, i5 %bh_1, i5 %bh_1, i1 0" [src/conv1.cpp:86]   --->   Operation 46 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i11 %or_ln" [src/conv1.cpp:86]   --->   Operation 47 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln86" [src/conv1.cpp:86]   --->   Operation 48 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln86 = or i11 %or_ln, i11 1" [src/conv1.cpp:86]   --->   Operation 49 'or' 'or_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i11 %or_ln86" [src/conv1.cpp:86]   --->   Operation 50 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln86_1" [src/conv1.cpp:86]   --->   Operation 51 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln86 = add i11 %or_ln, i11 2" [src/conv1.cpp:86]   --->   Operation 52 'add' 'add_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i11 %add_ln86" [src/conv1.cpp:86]   --->   Operation 53 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln86_2" [src/conv1.cpp:86]   --->   Operation 54 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "%add_ln86_1 = add i11 %or_ln, i11 3" [src/conv1.cpp:86]   --->   Operation 55 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i11 %add_ln86_1" [src/conv1.cpp:86]   --->   Operation 56 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln86_3" [src/conv1.cpp:86]   --->   Operation 57 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln95 = add i11 %or_ln, i11 61" [src/conv1.cpp:95]   --->   Operation 58 'add' 'add_ln95' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i11 %add_ln95" [src/conv1.cpp:95]   --->   Operation 59 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln95" [src/conv1.cpp:95]   --->   Operation 60 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln95_1 = add i11 %or_ln, i11 62" [src/conv1.cpp:95]   --->   Operation 61 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i11 %add_ln95_1" [src/conv1.cpp:95]   --->   Operation 62 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln95_1" [src/conv1.cpp:95]   --->   Operation 63 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.79ns)   --->   "%add_ln95_2 = add i11 %or_ln, i11 63" [src/conv1.cpp:95]   --->   Operation 64 'add' 'add_ln95_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i11 %add_ln95_2" [src/conv1.cpp:95]   --->   Operation 65 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln95_2" [src/conv1.cpp:95]   --->   Operation 66 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.79ns)   --->   "%add_ln95_3 = add i11 %or_ln, i11 64" [src/conv1.cpp:95]   --->   Operation 67 'add' 'add_ln95_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i11 %add_ln95_3" [src/conv1.cpp:95]   --->   Operation 68 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln95_3" [src/conv1.cpp:95]   --->   Operation 69 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i5 %bh_1" [src/conv1.cpp:75]   --->   Operation 70 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln75 = icmp_eq  i5 %bh_1, i5 23" [src/conv1.cpp:75]   --->   Operation 71 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln75 = add i5 %bh_1, i5 1" [src/conv1.cpp:75]   --->   Operation 72 'add' 'add_ln75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc.split, void %for.end57" [src/conv1.cpp:75]   --->   Operation 73 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %bh_1" [src/conv1.cpp:77]   --->   Operation 74 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln77_1 = add i10 %sext_ln77, i10 %zext_ln75_1" [src/conv1.cpp:77]   --->   Operation 75 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln77_1, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:77]   --->   Operation 76 'bitselect' 'tmp' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_sgt  i10 %add_ln77_1, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:77]   --->   Operation 77 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln55_1 = add i6 %zext_ln77, i6 60" [src/srcnn.cpp:55->src/conv1.cpp:77]   --->   Operation 78 'add' 'add_ln55_1' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i6 %add_ln55_1" [src/srcnn.cpp:55->src/conv1.cpp:77]   --->   Operation 79 'sext' 'sext_ln55' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.76ns)   --->   "%add_ln55 = add i10 %sext_ln55, i10 %h_cast2" [src/srcnn.cpp:55->src/conv1.cpp:77]   --->   Operation 80 'add' 'add_ln55' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln77_1, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:77]   --->   Operation 81 'bitselect' 'tmp_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln54 = select i1 %tmp_1, i10 0, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:77]   --->   Operation 82 'select' 'select_ln54' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln54 = or i1 %tmp, i1 %icmp_ln55" [src/srcnn.cpp:54->src/conv1.cpp:77]   --->   Operation 83 'or' 'or_ln54' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln54, i10 %select_ln54, i10 %add_ln55" [src/srcnn.cpp:54->src/conv1.cpp:77]   --->   Operation 84 'select' 'hclamp' <Predicate = (!icmp_ln75)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:79]   --->   Operation 85 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln79_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:79]   --->   Operation 86 'bitconcatenate' 'shl_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i12 %shl_ln79_1" [src/conv1.cpp:79]   --->   Operation 87 'sext' 'sext_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.89ns)   --->   "%sub_ln79 = sub i20 %shl_ln, i20 %sext_ln79" [src/conv1.cpp:79]   --->   Operation 88 'sub' 'sub_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln79_2 = sext i20 %sub_ln79" [src/conv1.cpp:79]   --->   Operation 89 'sext' 'sext_ln79_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln79 = add i64 %sext_ln79_2, i64 %input_ftmap_read" [src/conv1.cpp:79]   --->   Operation 90 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln79, i32 2, i32 63" [src/conv1.cpp:79]   --->   Operation 91 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i62 %trunc_ln3" [src/conv1.cpp:79]   --->   Operation 92 'sext' 'sext_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 %sext_ln79_1" [src/conv1.cpp:79]   --->   Operation 93 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.08ns)   --->   "%add_ln80 = add i64 %add_ln79, i64 1020" [src/conv1.cpp:80]   --->   Operation 94 'add' 'add_ln80' <Predicate = (!icmp_ln75)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln80, i32 2, i32 63" [src/conv1.cpp:80]   --->   Operation 95 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i62 %trunc_ln4" [src/conv1.cpp:80]   --->   Operation 96 'sext' 'sext_ln80' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i32 %input_r, i64 %sext_ln80" [src/conv1.cpp:80]   --->   Operation 97 'getelementptr' 'input_r_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [src/conv1.cpp:99]   --->   Operation 98 'ret' 'ret_ln99' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 99 [8/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 99 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 100 [7/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 100 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 101 [8/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 101 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 102 [6/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 102 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 103 [7/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 103 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 104 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 105 [5/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 105 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [6/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 106 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 108 [4/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 108 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [5/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 109 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 111 [3/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 111 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 112 [4/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 112 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 113 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 114 [2/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 114 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 115 [3/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 115 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 116 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 117 [1/8] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr, i32 1" [src/conv1.cpp:79]   --->   Operation 117 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 118 [2/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 118 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 119 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 120 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %input_r_addr" [src/conv1.cpp:79]   --->   Operation 120 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 121 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 122 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 123 'trunc' 'trunc_ln371' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/8] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %input_r_addr_1, i32 1" [src/conv1.cpp:80]   --->   Operation 124 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 125 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 126 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 127 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 128 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.76ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 129 'add' 'add_ln346' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 130 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.76ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 131 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 132 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.39ns)   --->   "%select_ln18 = select i1 %tmp_3, i9 %sext_ln18, i9 %add_ln346" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 133 'select' 'select_ln18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 134 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 135 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.38ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 136 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (1.38ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 137 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 138 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 139 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 140 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.44ns)   --->   "%val = select i1 %tmp_3, i32 %zext_ln21, i32 %tmp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 141 'select' 'val' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (1.01ns)   --->   "%result_2 = sub i32 0, i32 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 142 'sub' 'result_2' <Predicate = (xs_sign)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.44ns)   --->   "%result = select i1 %xs_sign, i32 %result_2, i32 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 143 'select' 'result' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %input_r_addr, i32 255" [src/conv1.cpp:89]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.19>
ST_13 : [1/1] (0.42ns)   --->   Input mux for Operation 145 '%conv = sitofp i32 %result'
ST_13 : Operation 145 [4/4] (4.77ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 145 'sitofp' 'conv' <Predicate = true> <Delay = 4.77> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 146 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 146 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.19>
ST_15 : Operation 147 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 147 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 148 [1/1] (7.30ns)   --->   "%data_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %input_r_addr_1" [src/conv1.cpp:80]   --->   Operation 148 'read' 'data_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 149 'partselect' 'xs_exp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = trunc i32 %data_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 150 'trunc' 'trunc_ln371_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %result" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79]   --->   Operation 151 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:86]   --->   Operation 152 'store' 'store_ln86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_16 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:86]   --->   Operation 153 'store' 'store_ln86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>

State 17 <SV = 16> <Delay = 2.91>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:75]   --->   Operation 154 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:75]   --->   Operation 155 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_1, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 156 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 157 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 158 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 159 'add' 'add_ln346_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 160 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.76ns)   --->   "%sub_ln18_1 = sub i8 127, i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 161 'sub' 'sub_ln18_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i8 %sub_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 162 'sext' 'sext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.39ns)   --->   "%select_ln18_2 = select i1 %tmp_6, i9 %sext_ln18_2, i9 %add_ln346_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 163 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %select_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 164 'sext' 'sext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 165 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln18_3cast = trunc i32 %sext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 166 'trunc' 'sext_ln18_3cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.14ns)   --->   "%lshr_ln18_1 = lshr i25 %mantissa_1, i25 %sext_ln18_3cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 167 'lshr' 'lshr_ln18_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i25 %lshr_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 168 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (1.38ns)   --->   "%shl_ln18_1 = shl i79 %zext_ln15_1, i79 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 169 'shl' 'shl_ln18_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i79 %shl_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 170 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.36ns)   --->   "%smantissa = select i1 %tmp_6, i56 %zext_ln18_2, i56 %trunc_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 171 'select' 'smantissa' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:86]   --->   Operation 172 'store' 'store_ln86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_17 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %conv, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:86]   --->   Operation 173 'store' 'store_ln86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_17 : Operation 174 [1/1] (0.42ns)   --->   "%br_ln89 = br void %load-store-loop" [src/conv1.cpp:89]   --->   Operation 174 'br' 'br_ln89' <Predicate = true> <Delay = 0.42>

State 18 <SV = 17> <Delay = 6.66>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%loop_index = phi i8 0, void %for.inc.split, i8 %empty_79, void %.exit"   --->   Operation 175 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i8 %loop_index"   --->   Operation 176 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.76ns)   --->   "%exitcond2 = icmp_eq  i8 %loop_index, i8 255"   --->   Operation 177 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.76ns)   --->   "%empty_79 = add i8 %loop_index, i8 1"   --->   Operation 178 'add' 'empty_79' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop.split, void %for.inc49"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.76ns)   --->   "%arrayidx31612_sum = add i9 %loop_index_cast, i9 4"   --->   Operation 180 'add' 'arrayidx31612_sum' <Predicate = (!exitcond2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [13/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 181 'urem' 'empty_81' <Predicate = (!exitcond2)> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%arrayidx31612_sum_cast = zext i9 %arrayidx31612_sum"   --->   Operation 182 'zext' 'arrayidx31612_sum_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (2.14ns)   --->   "%mul = mul i19 %arrayidx31612_sum_cast, i19 993"   --->   Operation 183 'mul' 'mul' <Predicate = (!exitcond2)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul, i32 16, i32 17"   --->   Operation 184 'partselect' 'p_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%val_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %smantissa, i32 24, i32 55" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 185 'partselect' 'val_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (1.01ns)   --->   "%result_6 = sub i32 0, i32 %val_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 186 'sub' 'result_6' <Predicate = (exitcond2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 187 'bitselect' 'xs_sign_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.44ns)   --->   "%result_7 = select i1 %xs_sign_1, i32 %result_6, i32 %val_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 188 'select' 'result_7' <Predicate = (exitcond2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : [1/1] (0.42ns)   --->   Input mux for Operation 189 '%conv1_1 = sitofp i32 %result_7'
ST_18 : Operation 189 [4/4] (4.77ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 189 'sitofp' 'conv1_1' <Predicate = (exitcond2)> <Delay = 4.77> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln75 = store i5 %add_ln75, i5 %bh" [src/conv1.cpp:75]   --->   Operation 190 'store' 'store_ln75' <Predicate = (exitcond2)> <Delay = 0.42>

State 19 <SV = 18> <Delay = 1.39>
ST_19 : Operation 191 [12/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 191 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.39>
ST_20 : Operation 192 [11/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 192 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.39>
ST_21 : Operation 193 [10/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 193 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.39>
ST_22 : Operation 194 [9/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 194 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.39>
ST_23 : Operation 195 [8/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 195 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.39>
ST_24 : Operation 196 [7/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 196 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.39>
ST_25 : Operation 197 [6/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 197 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.39>
ST_26 : Operation 198 [5/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 198 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.39>
ST_27 : Operation 199 [4/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 199 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.39>
ST_28 : Operation 200 [3/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 200 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 201 [1/1] (7.30ns)   --->   "%input_r_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %input_r_addr" [src/conv1.cpp:79]   --->   Operation 201 'read' 'input_r_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 202 [2/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 202 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.42>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%empty_80 = bitcast i32 %input_r_addr_read" [src/conv1.cpp:79]   --->   Operation 204 'bitcast' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/13] (1.39ns)   --->   "%empty_81 = urem i9 %arrayidx31612_sum, i9 66"   --->   Operation 205 'urem' 'empty_81' <Predicate = true> <Delay = 1.39> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 1.39> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%p_cast76 = zext i9 %empty_81"   --->   Operation 206 'zext' 'p_cast76' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.79ns)   --->   "%empty_82 = add i11 %or_ln, i11 %p_cast76" [src/conv1.cpp:86]   --->   Operation 207 'add' 'empty_82' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%p_cast78 = zext i11 %empty_82" [src/conv1.cpp:86]   --->   Operation 208 'zext' 'p_cast78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 209 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %p_cast78" [src/conv1.cpp:86]   --->   Operation 209 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %p_cast78" [src/conv1.cpp:86]   --->   Operation 210 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %p_cast78" [src/conv1.cpp:86]   --->   Operation 211 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast78" [src/conv1.cpp:86]   --->   Operation 212 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %p_cast, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2"   --->   Operation 213 'switch' 'switch_ln0' <Predicate = true> <Delay = 0.73>
ST_30 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln79 = store i32 %empty_80, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:79]   --->   Operation 214 'store' 'store_ln79' <Predicate = (p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 215 'br' 'br_ln0' <Predicate = (p_cast == 2)> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln79 = store i32 %empty_80, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:79]   --->   Operation 216 'store' 'store_ln79' <Predicate = (p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 217 'br' 'br_ln0' <Predicate = (p_cast == 1)> <Delay = 0.00>
ST_30 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln79 = store i32 %empty_80, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:79]   --->   Operation 218 'store' 'store_ln79' <Predicate = (p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 219 'br' 'br_ln0' <Predicate = (p_cast == 0)> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (1.23ns)   --->   "%store_ln79 = store i32 %empty_80, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:79]   --->   Operation 220 'store' 'store_ln79' <Predicate = (p_cast == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 221 'br' 'br_ln0' <Predicate = (p_cast == 3)> <Delay = 0.00>
ST_30 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 18> <Delay = 5.19>
ST_31 : Operation 223 [3/4] (5.19ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 223 'sitofp' 'conv1_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 19> <Delay = 5.19>
ST_32 : Operation 224 [2/4] (5.19ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 224 'sitofp' 'conv1_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 20> <Delay = 6.43>
ST_33 : Operation 225 [1/4] (5.19ns)   --->   "%conv1_1 = sitofp i32 %result_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80]   --->   Operation 225 'sitofp' 'conv1_1' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln95 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8" [src/conv1.cpp:95]   --->   Operation 226 'store' 'store_ln95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_33 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln95 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9" [src/conv1.cpp:95]   --->   Operation 227 'store' 'store_ln95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>

State 34 <SV = 21> <Delay = 1.23>
ST_34 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln95 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10" [src/conv1.cpp:95]   --->   Operation 228 'store' 'store_ln95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_34 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln95 = store i32 %conv1_1, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11" [src/conv1.cpp:95]   --->   Operation 229 'store' 'store_ln95' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1518> <RAM>
ST_34 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [src/conv1.cpp:75]   --->   Operation 230 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.765ns
The critical path consists of the following:
	wire read operation ('h_read') on port 'h' [9]  (0.000 ns)
	'add' operation ('add_ln77', src/conv1.cpp:77) [14]  (0.765 ns)

 <State 2>: 5.030ns
The critical path consists of the following:
	'load' operation ('bh', src/conv1.cpp:75) on local variable 'bh' [19]  (0.000 ns)
	'add' operation ('add_ln77_1', src/conv1.cpp:77) [52]  (0.776 ns)
	'icmp' operation ('icmp_ln55', src/srcnn.cpp:55->src/conv1.cpp:77) [54]  (0.787 ns)
	'or' operation ('or_ln54', src/srcnn.cpp:54->src/conv1.cpp:77) [60]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:54->src/conv1.cpp:77) [61]  (0.403 ns)
	'sub' operation ('sub_ln79', src/conv1.cpp:79) [65]  (0.894 ns)
	'add' operation ('add_ln79', src/conv1.cpp:79) [67]  (1.085 ns)
	'add' operation ('add_ln80', src/conv1.cpp:80) [94]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [71]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('x', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [72]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:89) on port 'input_r' (src/conv1.cpp:89) [123]  (7.300 ns)

 <State 13>: 5.197ns
The critical path consists of the following:
	multiplexor before operation 'sitofp' with delay (0.427 ns)
'sitofp' operation ('conv', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79) [118]  (4.770 ns)

 <State 14>: 5.197ns
The critical path consists of the following:
	'sitofp' operation ('conv', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79) [118]  (5.197 ns)

 <State 15>: 5.197ns
The critical path consists of the following:
	'sitofp' operation ('conv', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:79) [118]  (5.197 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('x', src/conv1.cpp:80) on port 'input_r' (src/conv1.cpp:80) [99]  (7.300 ns)

 <State 17>: 2.916ns
The critical path consists of the following:
	'add' operation ('add_ln346_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [105]  (0.765 ns)
	'select' operation ('select_ln18_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [109]  (0.398 ns)
	'shl' operation ('shl_ln18_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [115]  (1.388 ns)
	'select' operation ('smantissa', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [117]  (0.365 ns)

 <State 18>: 6.662ns
The critical path consists of the following:
	'sub' operation ('result_6', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [164]  (1.016 ns)
	'select' operation ('result_7', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [166]  (0.449 ns)
	multiplexor before operation 'sitofp' with delay (0.427 ns)
'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [167]  (4.770 ns)

 <State 19>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 20>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 21>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 22>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 23>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 24>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 25>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 26>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 27>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 28>: 1.392ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('input_r_addr_read', src/conv1.cpp:79) on port 'input_r' (src/conv1.cpp:79) [133]  (7.300 ns)

 <State 30>: 3.427ns
The critical path consists of the following:
	'urem' operation ('empty_81') [136]  (1.392 ns)
	'add' operation ('empty_82', src/conv1.cpp:86) [138]  (0.798 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_14', src/conv1.cpp:86) [142]  (0.000 ns)
	'store' operation ('store_ln79', src/conv1.cpp:79) of variable 'empty_80', src/conv1.cpp:79 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_1' [149]  (1.237 ns)

 <State 31>: 5.197ns
The critical path consists of the following:
	'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [167]  (5.197 ns)

 <State 32>: 5.197ns
The critical path consists of the following:
	'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [167]  (5.197 ns)

 <State 33>: 6.434ns
The critical path consists of the following:
	'sitofp' operation ('conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80) [167]  (5.197 ns)
	'store' operation ('store_ln95', src/conv1.cpp:95) of variable 'conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in' [168]  (1.237 ns)

 <State 34>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln95', src/conv1.cpp:95) of variable 'conv1_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv1.cpp:80 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in' [170]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
