

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Sun Oct 18 11:15:22 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1667592|  1667592|  1667592|  1667592|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.B_CONV1.gep.BIAS            |        7|        7|         3|          1|          1|     6|    yes   |
        |- memcpy.pic_in.gep.FM_DDR_BUFF1     |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- memcpy.W_CONV1.gep.WEIGHT          |      158|      158|        10|          1|          1|   150|    yes   |
        |- Loop 4                             |  1589060|  1589060|    317812|          -|          -|     5|    no    |
        | + Loop 4.1                          |   317810|   317810|     63562|          -|          -|     5|    no    |
        |  ++ Loop 4.1.1                      |    63560|    63560|      2270|          -|          -|    28|    no    |
        |   +++ Loop 4.1.1.1                  |     2268|     2268|        81|          -|          -|    28|    no    |
        |    ++++ conv1_label1                |       78|       78|        13|          -|          -|     6|    no    |
        |- Loop 5                             |    48664|    48664|      1738|          -|          -|    28|    no    |
        | + Loop 5.1                          |     1736|     1736|        62|          -|          -|    28|    no    |
        |  ++ conv1_label2                    |       60|       60|        10|          -|          -|     6|    no    |
        |- Loop 6                             |    27468|    27468|      1962|          -|          -|    14|    no    |
        | + Loop 6.1                          |     1960|     1960|       140|          -|          -|    14|    no    |
        |  ++ conv1_label3                    |      138|      138|        23|          -|          -|     6|    no    |
        |- memcpy.FM_DDR_BUFF2.conv_out1.gep  |     1177|     1177|         3|          1|          1|  1176|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 10
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 18 19 20 }
  Pipeline-2 : II = 1, D = 10, States = { 28 29 30 31 32 33 34 35 36 37 }
  Pipeline-3 : II = 1, D = 3, States = { 94 95 96 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond9)
	9  / (!exitcond9)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	21  / (exitcond14)
	19  / (!exitcond14)
19 --> 
	20  / true
20 --> 
	18  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	38  / (exitcond15)
	29  / (!exitcond15)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	28  / true
38 --> 
	39  / true
39 --> 
	40  / (!exitcond8)
	57  / (exitcond8)
40 --> 
	41  / (!exitcond7)
	39  / (exitcond7)
41 --> 
	42  / (!exitcond6)
	40  / (exitcond6)
42 --> 
	43  / (!exitcond5)
	41  / (exitcond5)
43 --> 
	44  / true
44 --> 
	45  / (!exitcond4)
	42  / (exitcond4)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	44  / true
57 --> 
	58  / (!exitcond3)
	69  / (exitcond3)
58 --> 
	59  / (!exitcond2)
	57  / (exitcond2)
59 --> 
	60  / (!exitcond1)
	58  / (exitcond1)
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	59  / true
69 --> 
	70  / (tmp_38)
	94  / (!tmp_38)
70 --> 
	71  / (tmp_45)
	69  / (!tmp_45)
71 --> 
	72  / (!exitcond)
	70  / (exitcond)
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	71  / true
94 --> 
	97  / (exitcond16)
	95  / (!exitcond16)
95 --> 
	96  / true
96 --> 
	94  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 102 [7/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 102 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 103 [6/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 103 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 104 [5/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 104 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 105 [4/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 105 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 106 [3/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 106 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 107 [2/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 107 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 112 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 113 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.65>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%indvar = phi i3 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 114 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.13ns)   --->   "%exitcond9 = icmp eq i3 %indvar, -2" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 115 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 116 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.65ns)   --->   "%indvar_next = add i3 %indvar, 1" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 117 'add' 'indvar_next' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %burst.rd.header16.preheader, label %burst.rd.body" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 119 [1/1] (8.75ns)   --->   "%BIAS_read = call float @_ssdm_op_Read.m_axi.floatP(float* %BIAS) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 119 'read' 'BIAS_read' <Predicate = (!exitcond9)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 120 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 121 'specpipeline' 'empty_31' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_B_CONV1_OC)" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 122 'specloopname' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%indvar9 = zext i3 %indvar to i64" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 123 'zext' 'indvar9' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%B_CONV1_addr_1 = getelementptr [6 x float]* @B_CONV1, i64 0, i64 %indvar9" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 124 'getelementptr' 'B_CONV1_addr_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (2.32ns)   --->   "store float %BIAS_read, float* %B_CONV1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 125 'store' <Predicate = (!exitcond9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 126 'specregionend' 'burstread_rend' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:38]   --->   Operation 127 'br' <Predicate = (!exitcond9)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 128 [7/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 128 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 129 [6/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 129 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 130 [5/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 130 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 131 [4/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 131 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 132 [3/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 132 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 133 [2/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 133 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 134 [1/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 134 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 135 [1/1] (1.76ns)   --->   "br label %burst.rd.header16" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 135 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 15> <Delay = 1.88>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%indvar8 = phi i11 [ %indvar_next4, %burst.rd.body17 ], [ 0, %burst.rd.header16.preheader ]" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 136 'phi' 'indvar8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (1.88ns)   --->   "%exitcond14 = icmp eq i11 %indvar8, -1024" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 137 'icmp' 'exitcond14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 138 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (1.63ns)   --->   "%indvar_next4 = add i11 %indvar8, 1" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 139 'add' 'indvar_next4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %burst.rd.header29.preheader, label %burst.rd.body17" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 141 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 141 'read' 'FM_DDR_BUFF1_read' <Predicate = (!exitcond14)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 3.25>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 142 'specregionbegin' 'burstread_rbegin3' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 143 'specpipeline' 'empty_33' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_pic_in_OC_s)" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 144 'specloopname' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%indvar1 = zext i11 %indvar8 to i64" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 145 'zext' 'indvar1' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%pic_in_addr_1 = getelementptr [1024 x float]* @pic_in, i64 0, i64 %indvar1" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 146 'getelementptr' 'pic_in_addr_1' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF1_read, float* %pic_in_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 147 'store' <Predicate = (!exitcond14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%burstread_rend26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 148 'specregionend' 'burstread_rend26' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "br label %burst.rd.header16" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 149 'br' <Predicate = (!exitcond14)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 150 [7/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 150 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 151 [6/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 151 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 152 [5/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 152 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 153 [4/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 153 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 154 [3/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 154 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 155 [2/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 155 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 156 [1/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 156 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 157 [1/1] (1.76ns)   --->   "br label %burst.rd.header29" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 157 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 23> <Delay = 6.73>
ST_28 : Operation 158 [1/1] (0.00ns)   --->   "%indvar2 = phi i8 [ %indvar_next5, %burst.rd.body30 ], [ 0, %burst.rd.header29.preheader ]" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 158 'phi' 'indvar2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 159 [1/1] (0.00ns)   --->   "%phi_mul = phi i16 [ %next_mul, %burst.rd.body30 ], [ 0, %burst.rd.header29.preheader ]"   --->   Operation 159 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 160 [1/1] (0.00ns)   --->   "%phi_urem = phi i8 [ %idx_urem, %burst.rd.body30 ], [ 0, %burst.rd.header29.preheader ]"   --->   Operation 160 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 161 [1/1] (1.55ns)   --->   "%exitcond15 = icmp eq i8 %indvar2, -106" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 161 'icmp' 'exitcond15' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind"   --->   Operation 162 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (1.91ns)   --->   "%indvar_next5 = add i8 %indvar2, 1" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 163 'add' 'indvar_next5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %burst.rd.end28.preheader, label %burst.rd.body30" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (1.91ns)   --->   "%next_urem = add i8 1, %phi_urem"   --->   Operation 165 'add' 'next_urem' <Predicate = (!exitcond15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 166 [1/1] (1.55ns)   --->   "%tmp = icmp ult i8 %next_urem, 25"   --->   Operation 166 'icmp' 'tmp' <Predicate = (!exitcond15)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (1.24ns)   --->   "%idx_urem = select i1 %tmp, i8 %next_urem, i8 0"   --->   Operation 167 'select' 'idx_urem' <Predicate = (!exitcond15)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (2.07ns)   --->   "%next_mul = add i16 328, %phi_mul"   --->   Operation 168 'add' 'next_mul' <Predicate = (!exitcond15)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_70 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %phi_mul, i32 13, i32 15)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 169 'partselect' 'tmp_70' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i8 %phi_urem to i5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 170 'trunc' 'tmp_72' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_28 : Operation 171 [1/1] (1.36ns)   --->   "%tmp_74 = icmp ult i5 %tmp_72, -7" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 171 'icmp' 'tmp_74' <Predicate = (!exitcond15)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (1.78ns)   --->   "%tmp_78 = add i5 7, %tmp_72" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 172 'add' 'tmp_78' <Predicate = (!exitcond15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 173 [1/1] (1.21ns)   --->   "%tmp_57 = select i1 %tmp_74, i5 %tmp_72, i5 %tmp_78" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 173 'select' 'tmp_57' <Predicate = (!exitcond15)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%zext_cast = zext i5 %tmp_57 to i12" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 174 'zext' 'zext_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (3.74ns)   --->   "%mul = mul i12 52, %zext_cast" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 175 'mul' 'mul' <Predicate = (!exitcond15)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_79 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul, i32 8, i32 11)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 176 'partselect' 'tmp_79' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_28 : Operation 177 [9/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 177 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 3.20>
ST_29 : Operation 178 [8/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 178 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 3.20>
ST_30 : Operation 179 [7/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 179 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 3.20>
ST_31 : Operation 180 [6/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 180 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 3.20>
ST_32 : Operation 181 [5/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 181 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 3.20>
ST_33 : Operation 182 [4/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 182 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 3.20>
ST_34 : Operation 183 [3/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 183 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 3.20>
ST_35 : Operation 184 [2/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 184 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 8.75>
ST_36 : Operation 185 [1/1] (8.75ns)   --->   "%WEIGHT_read = call float @_ssdm_op_Read.m_axi.floatP(float* %WEIGHT) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 185 'read' 'WEIGHT_read' <Predicate = (!exitcond15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i3 %tmp_70 to i11" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 186 'zext' 'tmp_51_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_70, i2 0)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 187 'bitconcatenate' 'tmp_71' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_71 to i11" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 188 'zext' 'p_shl1_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = add i11 %tmp_51_cast, %p_shl1_cast" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 189 'add' 'tmp_s' <Predicate = (!exitcond15)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 190 [1/1] (0.00ns)   --->   "%div7 = sext i4 %tmp_79 to i5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 190 'sext' 'div7' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i5 %div7 to i11" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 191 'zext' 'tmp_59_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 192 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_80 = add i11 %tmp_s, %tmp_59_cast" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 192 'add' 'tmp_80' <Predicate = (!exitcond15)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i11 %tmp_80 to i9" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 193 'trunc' 'tmp_81' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i11 %tmp_80 to i7" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 194 'trunc' 'tmp_82' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 195 [1/1] (0.00ns)   --->   "%p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_82, i2 0)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 195 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_83 = add i9 %tmp_81, %p_shl_cast" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 196 'add' 'tmp_83' <Predicate = (!exitcond15)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 197 [1/9] (3.20ns)   --->   "%tmp_63 = urem i5 %tmp_57, 5" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 197 'urem' 'tmp_63' <Predicate = (!exitcond15)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i5 %tmp_63 to i9" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 198 'zext' 'tmp_70_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_36 : Operation 199 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_84 = add i9 %tmp_83, %tmp_70_cast" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 199 'add' 'tmp_84' <Predicate = (!exitcond15)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 32> <Delay = 3.25>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 200 'specregionbegin' 'burstread_rbegin4' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 201 'specpipeline' 'empty_35' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_W_CONV1_OC)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 202 'specloopname' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i9 %tmp_84 to i64" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 203 'zext' 'tmp_103_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%W_CONV1_addr_1 = getelementptr [150 x float]* @W_CONV1, i64 0, i64 %tmp_103_cast" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 204 'getelementptr' 'W_CONV1_addr_1' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_37 : Operation 205 [1/1] (3.25ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 205 'store' <Predicate = (!exitcond15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%burstread_rend39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 206 'specregionend' 'burstread_rend39' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "br label %burst.rd.header29" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 207 'br' <Predicate = (!exitcond15)> <Delay = 0.00>

State 38 <SV = 24> <Delay = 1.76>
ST_38 : Operation 208 [1/1] (1.76ns)   --->   "br label %burst.rd.end28" [../2C_prj/lenet5/conv.cpp:42]   --->   Operation 208 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 25> <Delay = 2.10>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%kr = phi i3 [ %kr_2, %burst.rd.end28.loopexit ], [ 0, %burst.rd.end28.preheader ]"   --->   Operation 209 'phi' 'kr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%kr_cast = zext i3 %kr to i5" [../2C_prj/lenet5/conv.cpp:42]   --->   Operation 210 'zext' 'kr_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (1.13ns)   --->   "%exitcond8 = icmp eq i3 %kr, -3" [../2C_prj/lenet5/conv.cpp:42]   --->   Operation 211 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 212 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 212 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 213 [1/1] (1.65ns)   --->   "%kr_2 = add i3 %kr, 1" [../2C_prj/lenet5/conv.cpp:42]   --->   Operation 213 'add' 'kr_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader13.preheader, label %.preheader17.preheader" [../2C_prj/lenet5/conv.cpp:42]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %kr to i6" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 215 'zext' 'tmp_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (1.76ns)   --->   "br label %.preheader17" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 216 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_39 : Operation 217 [1/1] (1.76ns)   --->   "br label %.preheader13" [../2C_prj/lenet5/conv.cpp:55]   --->   Operation 217 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 40 <SV = 26> <Delay = 2.10>
ST_40 : Operation 218 [1/1] (0.00ns)   --->   "%kc = phi i3 [ 0, %.preheader17.preheader ], [ %kc_2, %.preheader17.loopexit ]"   --->   Operation 218 'phi' 'kc' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%kc_cast = zext i3 %kc to i5" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 219 'zext' 'kc_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (1.13ns)   --->   "%exitcond7 = icmp eq i3 %kc, -3" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 220 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 221 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 222 [1/1] (1.65ns)   --->   "%kc_2 = add i3 %kc, 1" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 222 'add' 'kc_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %burst.rd.end28.loopexit, label %.preheader16.preheader" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i3 %kc to i9" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 224 'zext' 'tmp_41_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_40 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader16" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 225 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_40 : Operation 226 [1/1] (0.00ns)   --->   "br label %burst.rd.end28"   --->   Operation 226 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 41 <SV = 27> <Delay = 2.34>
ST_41 : Operation 227 [1/1] (0.00ns)   --->   "%r = phi i5 [ 0, %.preheader16.preheader ], [ %r_6, %.preheader16.loopexit ]"   --->   Operation 227 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 228 [1/1] (1.36ns)   --->   "%exitcond6 = icmp eq i5 %r, -4" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 228 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 229 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 229 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 230 [1/1] (1.78ns)   --->   "%r_6 = add i5 %r, 1" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 230 'add' 'r_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader17.loopexit, label %.preheader15.preheader" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 232 [1/1] (1.78ns)   --->   "%tmp_50 = add i5 %kr_cast, %r" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 232 'add' 'tmp_50' <Predicate = (!exitcond6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i5 %r to i10" [../2C_prj/lenet5/conv.cpp:45]   --->   Operation 233 'zext' 'tmp_52_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (1.76ns)   --->   "br label %.preheader15" [../2C_prj/lenet5/conv.cpp:45]   --->   Operation 234 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_41 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 235 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 42 <SV = 28> <Delay = 5.03>
ST_42 : Operation 236 [1/1] (0.00ns)   --->   "%c = phi i5 [ 0, %.preheader15.preheader ], [ %c_6, %.preheader15.loopexit ]"   --->   Operation 236 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 237 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %c, -4" [../2C_prj/lenet5/conv.cpp:45]   --->   Operation 237 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 238 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (1.78ns)   --->   "%c_6 = add i5 %c, 1" [../2C_prj/lenet5/conv.cpp:45]   --->   Operation 239 'add' 'c_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader16.loopexit, label %.preheader14.preheader" [../2C_prj/lenet5/conv.cpp:45]   --->   Operation 240 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 241 [1/1] (1.78ns)   --->   "%tmp_62 = add i5 %c, %kc_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 241 'add' 'tmp_62' <Predicate = (!exitcond5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_96 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_50, i5 %tmp_62)" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 242 'bitconcatenate' 'tmp_96' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_97 = zext i10 %tmp_96 to i64" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 243 'zext' 'tmp_97' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_42 : Operation 244 [1/1] (0.00ns)   --->   "%pic_in_addr = getelementptr [1024 x float]* @pic_in, i64 0, i64 %tmp_97" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 244 'getelementptr' 'pic_in_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_42 : Operation 245 [2/2] (3.25ns)   --->   "%pic_in_load = load float* %pic_in_addr, align 4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 245 'load' 'pic_in_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "br label %.preheader16"   --->   Operation 246 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 43 <SV = 29> <Delay = 3.25>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i5 %c to i14" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 247 'zext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 248 [1/2] (3.25ns)   --->   "%pic_in_load = load float* %pic_in_addr, align 4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 248 'load' 'pic_in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_43 : Operation 249 [1/1] (1.76ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 249 'br' <Predicate = true> <Delay = 1.76>

State 44 <SV = 30> <Delay = 7.58>
ST_44 : Operation 250 [1/1] (0.00ns)   --->   "%chl_out2 = phi i3 [ %chl_out_3, %1 ], [ 0, %.preheader14.preheader ]"   --->   Operation 250 'phi' 'chl_out2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 251 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %chl_out2, -2" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 251 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 252 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 253 [1/1] (1.65ns)   --->   "%chl_out_3 = add i3 %chl_out2, 1" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 253 'add' 'chl_out_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader15.loopexit, label %1" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i3 %chl_out2 to i6" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 255 'zext' 'tmp_67_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_121 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %chl_out2, i2 0)" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 256 'bitconcatenate' 'tmp_121' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl10_cast1 = zext i5 %tmp_121 to i6" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 257 'zext' 'p_shl10_cast1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i5 %tmp_121 to i9" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 258 'zext' 'p_shl10_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 259 [1/1] (1.78ns)   --->   "%tmp_122 = add i6 %tmp_67_cast, %p_shl10_cast1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 259 'add' 'tmp_122' <Predicate = (!exitcond4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_123 = add i6 5, %tmp_122" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 260 'add' 'tmp_123' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 261 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_124 = add i6 %tmp_123, %tmp_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 261 'add' 'tmp_124' <Predicate = (!exitcond4)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %chl_out2, i5 0)" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 262 'bitconcatenate' 'tmp_128' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 263 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i8 %tmp_128 to i9" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 263 'zext' 'p_shl7_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 264 [1/1] (1.91ns)   --->   "%tmp_129 = sub i9 %p_shl7_cast, %p_shl10_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 264 'sub' 'tmp_129' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_147_cast = sext i9 %tmp_129 to i10" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 265 'sext' 'tmp_147_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 266 [1/1] (1.82ns)   --->   "%tmp_130 = add i10 %tmp_147_cast, %tmp_52_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 266 'add' 'tmp_130' <Predicate = (!exitcond4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_131 = trunc i10 %tmp_130 to i9" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 267 'trunc' 'tmp_131' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 268 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_131, i5 0)" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 268 'bitconcatenate' 'p_shl5_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_132 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_130, i2 0)" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 269 'bitconcatenate' 'tmp_132' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 270 [1/1] (0.00ns)   --->   "%p_shl6_cast = sext i12 %tmp_132 to i14" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 270 'sext' 'p_shl6_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_133 = sub i14 %p_shl5_cast, %p_shl6_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 271 'sub' 'tmp_133' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 272 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp_134 = add i14 %tmp_133, %tmp_64_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 272 'add' 'tmp_134' <Predicate = (!exitcond4)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_152_cast = zext i14 %tmp_134 to i64" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 273 'zext' 'tmp_152_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "%conv1_buff_addr_5 = getelementptr [4704 x float]* @conv1_buff, i64 0, i64 %tmp_152_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 274 'getelementptr' 'conv1_buff_addr_5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader15"   --->   Operation 275 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 45 <SV = 31> <Delay = 6.95>
ST_45 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i6 %tmp_124 to i9" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 276 'zext' 'tmp_141_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_124, i2 0)" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 277 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i8 %tmp_125 to i9" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 278 'zext' 'p_shl9_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_126 = add i9 %tmp_141_cast, %p_shl9_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 279 'add' 'tmp_126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 280 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_127 = add i9 %tmp_126, %tmp_41_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 280 'add' 'tmp_127' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_144_cast = zext i9 %tmp_127 to i64" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 281 'zext' 'tmp_144_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%W_CONV1_addr = getelementptr [150 x float]* @W_CONV1, i64 0, i64 %tmp_144_cast" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 282 'getelementptr' 'W_CONV1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 283 [2/2] (3.25ns)   --->   "%W_CONV1_load = load float* %W_CONV1_addr, align 4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 283 'load' 'W_CONV1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 46 <SV = 32> <Delay = 3.25>
ST_46 : Operation 284 [1/2] (3.25ns)   --->   "%W_CONV1_load = load float* %W_CONV1_addr, align 4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 284 'load' 'W_CONV1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 47 <SV = 33> <Delay = 5.70>
ST_47 : Operation 285 [4/4] (5.70ns)   --->   "%tmp_68 = fmul float %pic_in_load, %W_CONV1_load" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 285 'fmul' 'tmp_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 34> <Delay = 5.70>
ST_48 : Operation 286 [3/4] (5.70ns)   --->   "%tmp_68 = fmul float %pic_in_load, %W_CONV1_load" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 286 'fmul' 'tmp_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 35> <Delay = 5.70>
ST_49 : Operation 287 [2/4] (5.70ns)   --->   "%tmp_68 = fmul float %pic_in_load, %W_CONV1_load" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 287 'fmul' 'tmp_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 288 [2/2] (3.25ns)   --->   "%conv1_buff_load_5 = load float* %conv1_buff_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 288 'load' 'conv1_buff_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 50 <SV = 36> <Delay = 5.70>
ST_50 : Operation 289 [1/4] (5.70ns)   --->   "%tmp_68 = fmul float %pic_in_load, %W_CONV1_load" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 289 'fmul' 'tmp_68' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 290 [1/2] (3.25ns)   --->   "%conv1_buff_load_5 = load float* %conv1_buff_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 290 'load' 'conv1_buff_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 51 <SV = 37> <Delay = 8.39>
ST_51 : Operation 291 [5/5] (8.39ns)   --->   "%tmp_69 = fadd float %conv1_buff_load_5, %tmp_68" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 291 'fadd' 'tmp_69' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 38> <Delay = 7.25>
ST_52 : Operation 292 [4/5] (7.25ns)   --->   "%tmp_69 = fadd float %conv1_buff_load_5, %tmp_68" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 292 'fadd' 'tmp_69' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 39> <Delay = 7.25>
ST_53 : Operation 293 [3/5] (7.25ns)   --->   "%tmp_69 = fadd float %conv1_buff_load_5, %tmp_68" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 293 'fadd' 'tmp_69' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 40> <Delay = 7.25>
ST_54 : Operation 294 [2/5] (7.25ns)   --->   "%tmp_69 = fadd float %conv1_buff_load_5, %tmp_68" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 294 'fadd' 'tmp_69' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 41> <Delay = 7.25>
ST_55 : Operation 295 [1/5] (7.25ns)   --->   "%tmp_69 = fadd float %conv1_buff_load_5, %tmp_68" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 295 'fadd' 'tmp_69' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 42> <Delay = 3.25>
ST_56 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 296 'specloopname' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 297 [1/1] (3.25ns)   --->   "store float %tmp_69, float* %conv1_buff_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 297 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_56 : Operation 298 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:47]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 26> <Delay = 2.34>
ST_57 : Operation 299 [1/1] (0.00ns)   --->   "%r1 = phi i5 [ %r_4, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]"   --->   Operation 299 'phi' 'r1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 300 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %r1, -4" [../2C_prj/lenet5/conv.cpp:55]   --->   Operation 300 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 301 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 301 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 302 [1/1] (1.78ns)   --->   "%r_4 = add i5 %r1, 1" [../2C_prj/lenet5/conv.cpp:55]   --->   Operation 302 'add' 'r_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader10.preheader, label %.preheader12.preheader" [../2C_prj/lenet5/conv.cpp:55]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i5 %r1 to i10" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 304 'zext' 'tmp_39_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_57 : Operation 305 [1/1] (1.76ns)   --->   "br label %.preheader12" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 305 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_57 : Operation 306 [1/1] (1.76ns)   --->   "br label %.preheader10" [../2C_prj/lenet5/conv.cpp:65]   --->   Operation 306 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 58 <SV = 27> <Delay = 2.34>
ST_58 : Operation 307 [1/1] (0.00ns)   --->   "%c2 = phi i5 [ 0, %.preheader12.preheader ], [ %c_4, %.preheader12.loopexit ]"   --->   Operation 307 'phi' 'c2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 308 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %c2, -4" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 308 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 309 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 309 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 310 [1/1] (1.78ns)   --->   "%c_4 = add i5 %c2, 1" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 310 'add' 'c_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader13.loopexit, label %.preheader11.preheader" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i5 %c2 to i14" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 312 'zext' 'tmp_46_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_58 : Operation 313 [1/1] (1.76ns)   --->   "br label %.preheader11" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 313 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_58 : Operation 314 [1/1] (0.00ns)   --->   "br label %.preheader13"   --->   Operation 314 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 59 <SV = 28> <Delay = 7.58>
ST_59 : Operation 315 [1/1] (0.00ns)   --->   "%chl_out3 = phi i3 [ %chl_out, %._crit_edge ], [ 0, %.preheader11.preheader ]"   --->   Operation 315 'phi' 'chl_out3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 316 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %chl_out3, -2" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 316 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 317 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 317 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 318 [1/1] (1.65ns)   --->   "%chl_out = add i3 %chl_out3, 1" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 318 'add' 'chl_out' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader12.loopexit, label %._crit_edge" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %chl_out3, i5 0)" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 320 'bitconcatenate' 'tmp_87' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 321 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i8 %tmp_87 to i9" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 321 'zext' 'p_shl13_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_88 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %chl_out3, i2 0)" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 322 'bitconcatenate' 'tmp_88' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 323 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i5 %tmp_88 to i9" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 323 'zext' 'p_shl14_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 324 [1/1] (1.91ns)   --->   "%tmp_89 = sub i9 %p_shl13_cast, %p_shl14_cast" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 324 'sub' 'tmp_89' <Predicate = (!exitcond1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_107_cast = sext i9 %tmp_89 to i10" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 325 'sext' 'tmp_107_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 326 [1/1] (1.82ns)   --->   "%tmp_90 = add i10 %tmp_107_cast, %tmp_39_cast" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 326 'add' 'tmp_90' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i10 %tmp_90 to i9" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 327 'trunc' 'tmp_91' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 328 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_91, i5 0)" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 328 'bitconcatenate' 'p_shl11_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_92 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_90, i2 0)" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 329 'bitconcatenate' 'tmp_92' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 330 [1/1] (0.00ns)   --->   "%p_shl12_cast = sext i12 %tmp_92 to i14" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 330 'sext' 'p_shl12_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_93 = sub i14 %p_shl11_cast, %p_shl12_cast" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 331 'sub' 'tmp_93' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 332 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp_94 = add i14 %tmp_93, %tmp_46_cast" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 332 'add' 'tmp_94' <Predicate = (!exitcond1)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i14 %tmp_94 to i64" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 333 'zext' 'tmp_112_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 334 [1/1] (0.00ns)   --->   "%conv1_buff_addr = getelementptr [4704 x float]* @conv1_buff, i64 0, i64 %tmp_112_cast" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 334 'getelementptr' 'conv1_buff_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 335 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 335 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 60 <SV = 29> <Delay = 3.25>
ST_60 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_54 = zext i3 %chl_out3 to i64" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 336 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 337 [2/2] (3.25ns)   --->   "%conv1_buff_load = load float* %conv1_buff_addr, align 4" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 337 'load' 'conv1_buff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_60 : Operation 338 [1/1] (0.00ns)   --->   "%B_CONV1_addr = getelementptr inbounds [6 x float]* @B_CONV1, i64 0, i64 %tmp_54" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 338 'getelementptr' 'B_CONV1_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 339 [2/2] (2.32ns)   --->   "%B_CONV1_load = load float* %B_CONV1_addr, align 4" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 339 'load' 'B_CONV1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 61 <SV = 30> <Delay = 3.25>
ST_61 : Operation 340 [1/2] (3.25ns)   --->   "%conv1_buff_load = load float* %conv1_buff_addr, align 4" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 340 'load' 'conv1_buff_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_61 : Operation 341 [1/2] (2.32ns)   --->   "%B_CONV1_load = load float* %B_CONV1_addr, align 4" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 341 'load' 'B_CONV1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 62 <SV = 31> <Delay = 8.39>
ST_62 : Operation 342 [5/5] (8.39ns)   --->   "%tmp_55 = fadd float %conv1_buff_load, %B_CONV1_load" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 342 'fadd' 'tmp_55' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 32> <Delay = 7.25>
ST_63 : Operation 343 [4/5] (7.25ns)   --->   "%tmp_55 = fadd float %conv1_buff_load, %B_CONV1_load" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 343 'fadd' 'tmp_55' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 33> <Delay = 7.25>
ST_64 : Operation 344 [3/5] (7.25ns)   --->   "%tmp_55 = fadd float %conv1_buff_load, %B_CONV1_load" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 344 'fadd' 'tmp_55' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 34> <Delay = 7.25>
ST_65 : Operation 345 [2/5] (7.25ns)   --->   "%tmp_55 = fadd float %conv1_buff_load, %B_CONV1_load" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 345 'fadd' 'tmp_55' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 35> <Delay = 7.25>
ST_66 : Operation 346 [1/5] (7.25ns)   --->   "%tmp_55 = fadd float %conv1_buff_load, %B_CONV1_load" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 346 'fadd' 'tmp_55' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 36> <Delay = 7.76>
ST_67 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_55_to_int = bitcast float %tmp_55 to i32" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 347 'bitcast' 'tmp_55_to_int' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_55_to_int, i32 23, i32 30)" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 348 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i32 %tmp_55_to_int to i23" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 349 'trunc' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 350 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_73, -1" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 350 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 351 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_95, 0" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 351 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_75 = or i1 %notrhs, %notlhs" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 352 'or' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 353 [1/1] (6.78ns)   --->   "%tmp_76 = fcmp ogt float %tmp_55, 0.000000e+00" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 353 'fcmp' 'tmp_76' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp_58)   --->   "%tmp_77 = and i1 %tmp_75, %tmp_76" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 354 'and' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_58 = select i1 %tmp_77, float %tmp_55, float 0.000000e+00" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 355 'select' 'tmp_58' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 37> <Delay = 3.25>
ST_68 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 356 'specloopname' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 357 [1/1] (3.25ns)   --->   "store float %tmp_58, float* %conv1_buff_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 357 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_68 : Operation 358 [1/1] (0.00ns)   --->   "br label %.preheader11" [../2C_prj/lenet5/conv.cpp:58]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.00>

State 69 <SV = 27> <Delay = 8.75>
ST_69 : Operation 359 [1/1] (0.00ns)   --->   "%r4 = phi i5 [ %r_5, %4 ], [ 0, %.preheader10.preheader ]"   --->   Operation 359 'phi' 'r4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 360 [1/1] (1.36ns)   --->   "%tmp_38 = icmp ult i5 %r4, -4" [../2C_prj/lenet5/conv.cpp:65]   --->   Operation 360 'icmp' 'tmp_38' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 361 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 361 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 362 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %.preheader9.preheader, label %burst.wr.header.preheader" [../2C_prj/lenet5/conv.cpp:65]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i5 %r4 to i10" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 363 'zext' 'tmp_40_cast' <Predicate = (tmp_38)> <Delay = 0.00>
ST_69 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_42 = or i5 %r4, 1" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 364 'or' 'tmp_42' <Predicate = (tmp_38)> <Delay = 0.00>
ST_69 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i5 %tmp_42 to i10" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 365 'zext' 'tmp_43_cast' <Predicate = (tmp_38)> <Delay = 0.00>
ST_69 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_85 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r4, i32 1, i32 4)" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 366 'partselect' 'tmp_85' <Predicate = (tmp_38)> <Delay = 0.00>
ST_69 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i4 %tmp_85 to i9" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 367 'zext' 'tmp_44_cast' <Predicate = (tmp_38)> <Delay = 0.00>
ST_69 : Operation 368 [1/1] (1.76ns)   --->   "br label %.preheader9" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 368 'br' <Predicate = (tmp_38)> <Delay = 1.76>
ST_69 : Operation 369 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 369 'writereq' 'FM_DDR_BUFF2_wr_req' <Predicate = (!tmp_38)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 370 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 370 'br' <Predicate = (!tmp_38)> <Delay = 1.76>

State 70 <SV = 28> <Delay = 2.34>
ST_70 : Operation 371 [1/1] (0.00ns)   --->   "%c5 = phi i5 [ %c_5, %3 ], [ 0, %.preheader9.preheader ]"   --->   Operation 371 'phi' 'c5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 372 [1/1] (1.36ns)   --->   "%tmp_45 = icmp ult i5 %c5, -4" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 372 'icmp' 'tmp_45' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 373 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 373 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 374 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %.preheader.preheader, label %4" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i5 %c5 to i14" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 375 'zext' 'tmp_47_cast' <Predicate = (tmp_45)> <Delay = 0.00>
ST_70 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_48 = or i5 %c5, 1" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 376 'or' 'tmp_48' <Predicate = (tmp_45)> <Delay = 0.00>
ST_70 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i5 %tmp_48 to i14" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 377 'zext' 'tmp_49_cast' <Predicate = (tmp_45)> <Delay = 0.00>
ST_70 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_86 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c5, i32 1, i32 4)" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 378 'partselect' 'tmp_86' <Predicate = (tmp_45)> <Delay = 0.00>
ST_70 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i4 %tmp_86 to i12" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 379 'zext' 'tmp_53_cast' <Predicate = (tmp_45)> <Delay = 0.00>
ST_70 : Operation 380 [1/1] (1.76ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 380 'br' <Predicate = (tmp_45)> <Delay = 1.76>
ST_70 : Operation 381 [1/1] (1.78ns)   --->   "%r_5 = add i5 %r4, 2" [../2C_prj/lenet5/conv.cpp:65]   --->   Operation 381 'add' 'r_5' <Predicate = (!tmp_45)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 382 [1/1] (0.00ns)   --->   "br label %.preheader10" [../2C_prj/lenet5/conv.cpp:65]   --->   Operation 382 'br' <Predicate = (!tmp_45)> <Delay = 0.00>

State 71 <SV = 29> <Delay = 7.57>
ST_71 : Operation 383 [1/1] (0.00ns)   --->   "%chl_out6 = phi i3 [ %chl_out_2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 383 'phi' 'chl_out6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 384 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %chl_out6, -2" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 384 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 385 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 385 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 386 [1/1] (1.65ns)   --->   "%chl_out_2 = add i3 %chl_out6, 1" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 386 'add' 'chl_out_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %chl_out6, i5 0)" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 388 'bitconcatenate' 'tmp_98' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 389 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i8 %tmp_98 to i9" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 389 'zext' 'p_shl23_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_99 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %chl_out6, i2 0)" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 390 'bitconcatenate' 'tmp_99' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 391 [1/1] (0.00ns)   --->   "%p_shl24_cast = zext i5 %tmp_99 to i9" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 391 'zext' 'p_shl24_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 392 [1/1] (1.91ns)   --->   "%tmp_100 = sub i9 %p_shl23_cast, %p_shl24_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 392 'sub' 'tmp_100' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_117_cast = sext i9 %tmp_100 to i10" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 393 'sext' 'tmp_117_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 394 [1/1] (1.82ns)   --->   "%tmp_101 = add i10 %tmp_117_cast, %tmp_40_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 394 'add' 'tmp_101' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i10 %tmp_101 to i9" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 395 'trunc' 'tmp_102' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 396 [1/1] (0.00ns)   --->   "%p_shl21_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_102, i5 0)" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 396 'bitconcatenate' 'p_shl21_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_103 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_101, i2 0)" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 397 'bitconcatenate' 'tmp_103' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 398 [1/1] (0.00ns)   --->   "%p_shl22_cast = sext i12 %tmp_103 to i14" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 398 'sext' 'p_shl22_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 399 [1/1] (1.81ns)   --->   "%tmp_104 = sub i14 %p_shl21_cast, %p_shl22_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 399 'sub' 'tmp_104' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 400 [1/1] (1.82ns)   --->   "%tmp_107 = add i10 %tmp_117_cast, %tmp_43_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 400 'add' 'tmp_107' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i10 %tmp_107 to i9" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 401 'trunc' 'tmp_108' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 402 [1/1] (0.00ns)   --->   "%p_shl19_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_108, i5 0)" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 402 'bitconcatenate' 'p_shl19_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_109 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_107, i2 0)" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 403 'bitconcatenate' 'tmp_109' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 404 [1/1] (0.00ns)   --->   "%p_shl20_cast = sext i12 %tmp_109 to i14" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 404 'sext' 'p_shl20_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 405 [1/1] (1.81ns)   --->   "%tmp_110 = sub i14 %p_shl19_cast, %p_shl20_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 405 'sub' 'tmp_110' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_113 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %chl_out6, i4 0)" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 406 'bitconcatenate' 'tmp_113' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 407 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i7 %tmp_113 to i8" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 407 'zext' 'p_shl17_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_114 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %chl_out6, i1 false)" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 408 'bitconcatenate' 'tmp_114' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 409 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i4 %tmp_114 to i8" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 409 'zext' 'p_shl18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 410 [1/1] (1.87ns)   --->   "%tmp_115 = sub i8 %p_shl17_cast, %p_shl18_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 410 'sub' 'tmp_115' <Predicate = (!exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_132_cast = sext i8 %tmp_115 to i9" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 411 'sext' 'tmp_132_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 412 [1/1] (1.91ns)   --->   "%tmp_116 = add i9 %tmp_132_cast, %tmp_44_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 412 'add' 'tmp_116' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_117 = trunc i9 %tmp_116 to i8" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 413 'trunc' 'tmp_117' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 414 [1/1] (0.00ns)   --->   "%p_shl15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_117, i4 0)" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 414 'bitconcatenate' 'p_shl15_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_118 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_116, i1 false)" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 415 'bitconcatenate' 'tmp_118' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 416 [1/1] (0.00ns)   --->   "%p_shl16_cast = sext i10 %tmp_118 to i12" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 416 'sext' 'p_shl16_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_71 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_119 = sub i12 %p_shl15_cast, %p_shl16_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 417 'sub' 'tmp_119' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 418 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_120 = add i12 %tmp_119, %tmp_53_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 418 'add' 'tmp_120' <Predicate = (!exitcond)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 419 [1/1] (1.78ns)   --->   "%c_5 = add i5 %c5, 2" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 419 'add' 'c_5' <Predicate = (exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 420 [1/1] (0.00ns)   --->   "br label %.preheader9" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 420 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 72 <SV = 30> <Delay = 5.06>
ST_72 : Operation 421 [1/1] (1.81ns)   --->   "%tmp_105 = add i14 %tmp_104, %tmp_47_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 421 'add' 'tmp_105' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i14 %tmp_105 to i64" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 422 'zext' 'tmp_122_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 423 [1/1] (0.00ns)   --->   "%conv1_buff_addr_1 = getelementptr [4704 x float]* @conv1_buff, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 423 'getelementptr' 'conv1_buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 424 [1/1] (1.81ns)   --->   "%tmp_106 = add i14 %tmp_104, %tmp_49_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 424 'add' 'tmp_106' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i14 %tmp_106 to i64" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 425 'zext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 426 [1/1] (0.00ns)   --->   "%conv1_buff_addr_2 = getelementptr [4704 x float]* @conv1_buff, i64 0, i64 %tmp_123_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 426 'getelementptr' 'conv1_buff_addr_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 427 [1/1] (1.81ns)   --->   "%tmp_111 = add i14 %tmp_110, %tmp_47_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 427 'add' 'tmp_111' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 428 [1/1] (1.81ns)   --->   "%tmp_112 = add i14 %tmp_110, %tmp_49_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 428 'add' 'tmp_112' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 429 [2/2] (3.25ns)   --->   "%conv1_buff_load_1 = load float* %conv1_buff_addr_1, align 8" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 429 'load' 'conv1_buff_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_72 : Operation 430 [2/2] (3.25ns)   --->   "%conv1_buff_load_2 = load float* %conv1_buff_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 430 'load' 'conv1_buff_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 73 <SV = 31> <Delay = 3.25>
ST_73 : Operation 431 [1/2] (3.25ns)   --->   "%conv1_buff_load_1 = load float* %conv1_buff_addr_1, align 8" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 431 'load' 'conv1_buff_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_73 : Operation 432 [1/2] (3.25ns)   --->   "%conv1_buff_load_2 = load float* %conv1_buff_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 432 'load' 'conv1_buff_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 74 <SV = 32> <Delay = 8.39>
ST_74 : Operation 433 [5/5] (8.39ns)   --->   "%tmp_60 = fadd float %conv1_buff_load_1, %conv1_buff_load_2" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 433 'fadd' 'tmp_60' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 33> <Delay = 7.25>
ST_75 : Operation 434 [4/5] (7.25ns)   --->   "%tmp_60 = fadd float %conv1_buff_load_1, %conv1_buff_load_2" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 434 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 34> <Delay = 7.25>
ST_76 : Operation 435 [3/5] (7.25ns)   --->   "%tmp_60 = fadd float %conv1_buff_load_1, %conv1_buff_load_2" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 435 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 35> <Delay = 7.25>
ST_77 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_128_cast = zext i14 %tmp_111 to i64" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 436 'zext' 'tmp_128_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 437 [1/1] (0.00ns)   --->   "%conv1_buff_addr_3 = getelementptr [4704 x float]* @conv1_buff, i64 0, i64 %tmp_128_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 437 'getelementptr' 'conv1_buff_addr_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 438 [2/5] (7.25ns)   --->   "%tmp_60 = fadd float %conv1_buff_load_1, %conv1_buff_load_2" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 438 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 439 [2/2] (3.25ns)   --->   "%conv1_buff_load_3 = load float* %conv1_buff_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 439 'load' 'conv1_buff_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 78 <SV = 36> <Delay = 7.25>
ST_78 : Operation 440 [1/5] (7.25ns)   --->   "%tmp_60 = fadd float %conv1_buff_load_1, %conv1_buff_load_2" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 440 'fadd' 'tmp_60' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 441 [1/2] (3.25ns)   --->   "%conv1_buff_load_3 = load float* %conv1_buff_addr_3, align 8" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 441 'load' 'conv1_buff_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 79 <SV = 37> <Delay = 8.39>
ST_79 : Operation 442 [5/5] (8.39ns)   --->   "%tmp_61 = fadd float %tmp_60, %conv1_buff_load_3" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 442 'fadd' 'tmp_61' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 38> <Delay = 7.25>
ST_80 : Operation 443 [4/5] (7.25ns)   --->   "%tmp_61 = fadd float %tmp_60, %conv1_buff_load_3" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 443 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 39> <Delay = 7.25>
ST_81 : Operation 444 [3/5] (7.25ns)   --->   "%tmp_61 = fadd float %tmp_60, %conv1_buff_load_3" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 444 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 40> <Delay = 7.25>
ST_82 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i14 %tmp_112 to i64" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 445 'zext' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 446 [1/1] (0.00ns)   --->   "%conv1_buff_addr_4 = getelementptr [4704 x float]* @conv1_buff, i64 0, i64 %tmp_129_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 446 'getelementptr' 'conv1_buff_addr_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 447 [2/5] (7.25ns)   --->   "%tmp_61 = fadd float %tmp_60, %conv1_buff_load_3" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 447 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 448 [2/2] (3.25ns)   --->   "%conv1_buff_load_4 = load float* %conv1_buff_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 448 'load' 'conv1_buff_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 83 <SV = 41> <Delay = 7.25>
ST_83 : Operation 449 [1/5] (7.25ns)   --->   "%tmp_61 = fadd float %tmp_60, %conv1_buff_load_3" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 449 'fadd' 'tmp_61' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 450 [1/2] (3.25ns)   --->   "%conv1_buff_load_4 = load float* %conv1_buff_addr_4, align 4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 450 'load' 'conv1_buff_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 84 <SV = 42> <Delay = 8.39>
ST_84 : Operation 451 [5/5] (8.39ns)   --->   "%tmp_65 = fadd float %tmp_61, %conv1_buff_load_4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 451 'fadd' 'tmp_65' <Predicate = true> <Delay = 8.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 43> <Delay = 7.25>
ST_85 : Operation 452 [4/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_61, %conv1_buff_load_4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 452 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 44> <Delay = 7.25>
ST_86 : Operation 453 [3/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_61, %conv1_buff_load_4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 453 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 45> <Delay = 7.25>
ST_87 : Operation 454 [2/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_61, %conv1_buff_load_4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 454 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 46> <Delay = 7.25>
ST_88 : Operation 455 [1/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_61, %conv1_buff_load_4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 455 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 47> <Delay = 5.70>
ST_89 : Operation 456 [4/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 456 'fmul' 'tmp_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 48> <Delay = 5.70>
ST_90 : Operation 457 [3/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 457 'fmul' 'tmp_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 49> <Delay = 5.70>
ST_91 : Operation 458 [2/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 458 'fmul' 'tmp_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 50> <Delay = 5.70>
ST_92 : Operation 459 [1/4] (5.70ns)   --->   "%tmp_66 = fmul float %tmp_65, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 459 'fmul' 'tmp_66' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 51> <Delay = 3.25>
ST_93 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 460 'specloopname' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_137_cast = zext i12 %tmp_120 to i64" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 461 'zext' 'tmp_137_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 462 [1/1] (0.00ns)   --->   "%conv_out1_addr = getelementptr [1176 x float]* @conv_out1, i64 0, i64 %tmp_137_cast" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 462 'getelementptr' 'conv_out1_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 463 [1/1] (3.25ns)   --->   "store float %tmp_66, float* %conv_out1_addr, align 4" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 463 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_93 : Operation 464 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:68]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 28> <Delay = 3.25>
ST_94 : Operation 465 [1/1] (0.00ns)   --->   "%indvar4 = phi i11 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 465 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 466 [1/1] (1.88ns)   --->   "%exitcond16 = icmp eq i11 %indvar4, -872" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 466 'icmp' 'exitcond16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 467 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 467 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 468 [1/1] (1.63ns)   --->   "%indvar_next6 = add i11 %indvar4, 1" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 468 'add' 'indvar_next6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 469 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %memcpy.tail, label %burst.wr.body" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 469 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 470 [1/1] (0.00ns)   --->   "%indvar5 = zext i11 %indvar4 to i64" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 470 'zext' 'indvar5' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_94 : Operation 471 [1/1] (0.00ns)   --->   "%conv_out1_addr_2 = getelementptr [1176 x float]* @conv_out1, i64 0, i64 %indvar5" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 471 'getelementptr' 'conv_out1_addr_2' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_94 : Operation 472 [2/2] (3.25ns)   --->   "%conv_out1_load = load float* %conv_out1_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 472 'load' 'conv_out1_load' <Predicate = (!exitcond16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 95 <SV = 29> <Delay = 3.25>
ST_95 : Operation 473 [1/2] (3.25ns)   --->   "%conv_out1_load = load float* %conv_out1_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 473 'load' 'conv_out1_load' <Predicate = (!exitcond16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>

State 96 <SV = 30> <Delay = 8.75>
ST_96 : Operation 474 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 474 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_96 : Operation 475 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 475 'specpipeline' 'empty_48' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_96 : Operation 476 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_FM_DDR_BUF)" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 476 'specloopname' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_96 : Operation 477 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %FM_DDR_BUFF2, float %conv_out1_load, i4 -1) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 477 'write' <Predicate = (!exitcond16)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 478 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 478 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_96 : Operation 479 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 479 'br' <Predicate = (!exitcond16)> <Delay = 0.00>

State 97 <SV = 29> <Delay = 8.75>
ST_97 : Operation 480 [5/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 480 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 30> <Delay = 8.75>
ST_98 : Operation 481 [4/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 481 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 31> <Delay = 8.75>
ST_99 : Operation 482 [3/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 482 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 32> <Delay = 8.75>
ST_100 : Operation 483 [2/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 483 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 33> <Delay = 8.75>
ST_101 : Operation 484 [1/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:73]   --->   Operation 484 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 485 [1/1] (0.00ns)   --->   "ret void" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 485 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FM_DDR_BUFF1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ FM_DDR_BUFF2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ WEIGHT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ BIAS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_CONV1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pic_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_buff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_108         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_109         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_110         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_111         (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_rd_req          (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_113         (br               ) [ 000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar               (phi              ) [ 000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond9            (icmp             ) [ 000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next          (add              ) [ 000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_118         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
BIAS_read            (read             ) [ 000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin     (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31             (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_122         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar9              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_CONV1_addr_1       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_125         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend       (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127         (br               ) [ 000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FM_DDR_BUFF1_rd_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135         (br               ) [ 000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar8              (phi              ) [ 000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond14           (icmp             ) [ 000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next4         (add              ) [ 000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
FM_DDR_BUFF1_read    (read             ) [ 000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin3    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33             (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar1              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pic_in_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_147         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend26     (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_149         (br               ) [ 000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
WEIGHT_rd_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_157         (br               ) [ 000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000]
indvar2              (phi              ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
phi_mul              (phi              ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
phi_urem             (phi              ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond15           (icmp             ) [ 000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000]
empty_34             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next5         (add              ) [ 000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000]
StgValue_164         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
next_urem            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
idx_urem             (select           ) [ 000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000]
next_mul             (add              ) [ 000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000]
tmp_70               (partselect       ) [ 000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
tmp_72               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_78               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57               (select           ) [ 000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
zext_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                  (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_79               (partselect       ) [ 000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
WEIGHT_read          (read             ) [ 000000000000000000000000000010000000010000000000000000000000000000000000000000000000000000000000000000]
tmp_51_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div7                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_80               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_81               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_82               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_83               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63               (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_84               (add              ) [ 000000000000000000000000000010000000010000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin4    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_35             (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_202         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_103_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
W_CONV1_addr_1       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_205         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend39     (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_207         (br               ) [ 000000000000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000]
StgValue_208         (br               ) [ 000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000]
kr                   (phi              ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
kr_cast              (zext             ) [ 000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000]
exitcond8            (icmp             ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_36             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kr_2                 (add              ) [ 000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000]
StgValue_214         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_cast             (zext             ) [ 000000000000000000000000000000000000000011111111111111111000000000000000000000000000000000000000000000]
StgValue_216         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_217         (br               ) [ 000000000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000]
kc                   (phi              ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
kc_cast              (zext             ) [ 000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000]
exitcond7            (icmp             ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_37             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kc_2                 (add              ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_223         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41_cast          (zext             ) [ 000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000]
StgValue_225         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_226         (br               ) [ 000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000000000000000]
r                    (phi              ) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
exitcond6            (icmp             ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_38             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_6                  (add              ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_231         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50               (add              ) [ 000000000000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000]
tmp_52_cast          (zext             ) [ 000000000000000000000000000000000000000000111111111111111000000000000000000000000000000000000000000000]
StgValue_234         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_235         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
c                    (phi              ) [ 000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000]
exitcond5            (icmp             ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_39             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_6                  (add              ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_240         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_96               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_97               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pic_in_addr          (getelementptr    ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
StgValue_246         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
tmp_64_cast          (zext             ) [ 000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000]
pic_in_load          (load             ) [ 000000000000000000000000000000000000000000001111111111111000000000000000000000000000000000000000000000]
StgValue_249         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
chl_out2             (phi              ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
exitcond4            (icmp             ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
empty_40             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chl_out_3            (add              ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
StgValue_254         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_121              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl10_cast1        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl10_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_122              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_123              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_124              (add              ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_128              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl7_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_129              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_147_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_130              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_131              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl5_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_132              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl6_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_133              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_134              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_152_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_buff_addr_5    (getelementptr    ) [ 000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000000000000000]
StgValue_275         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
tmp_141_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_125              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl9_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_126              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_127              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_144_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
W_CONV1_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
W_CONV1_load         (load             ) [ 000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000]
tmp_68               (fmul             ) [ 000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
conv1_buff_load_5    (load             ) [ 000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
tmp_69               (fadd             ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
StgValue_296         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_297         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_298         (br               ) [ 000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000]
r1                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
empty_41             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_4                  (add              ) [ 000000000000000000000000000000000000000100000000000000000111111111111000000000000000000000000000000000]
StgValue_303         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000]
StgValue_305         (br               ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_306         (br               ) [ 000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111100000000]
c2                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
empty_42             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_4                  (add              ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_311         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000]
StgValue_313         (br               ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_314         (br               ) [ 000000000000000000000000000000000000000100000000000000000111111111111000000000000000000000000000000000]
chl_out3             (phi              ) [ 000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
exitcond1            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
empty_43             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chl_out              (add              ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
StgValue_319         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_87               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl13_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl14_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_89               (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_107_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_90               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_91               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl11_cast         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_92               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl12_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_93               (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_94               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_112_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_buff_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000]
StgValue_335         (br               ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
tmp_54               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_CONV1_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
conv1_buff_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
B_CONV1_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
tmp_55               (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
tmp_55_to_int        (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_73               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_95               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75               (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76               (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_77               (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
StgValue_356         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_357         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_358         (br               ) [ 000000000000000000000000000000000000000000000000000000000111111111111000000000000000000000000000000000]
r4                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
tmp_38               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000]
empty_44             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_362         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
tmp_42               (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
tmp_85               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
StgValue_368         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
FM_DDR_BUFF2_wr_req  (writereq         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_370         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000]
c5                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111100000000]
tmp_45               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
empty_45             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_374         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000000]
tmp_48               (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000000]
tmp_86               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111100000000]
StgValue_380         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
r_5                  (add              ) [ 000000000000000000000000000000000000000000000000000000000100000000000111111111111111111111111100000000]
StgValue_382         (br               ) [ 000000000000000000000000000000000000000000000000000000000100000000000111111111111111111111111100000000]
chl_out6             (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
exitcond             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
empty_46             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chl_out_2            (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
StgValue_387         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_98               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl23_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_99               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl24_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_100              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_117_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_101              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_102              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl21_cast         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_103              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl22_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_104              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp_107              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_108              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl19_cast         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_109              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl20_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_110              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp_113              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl17_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_114              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl18_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_115              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_132_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_116              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_117              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl15_cast         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_118              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_shl16_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_119              (sub              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_120              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111100000000]
c_5                  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
StgValue_420         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
tmp_105              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_122_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_buff_addr_1    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
tmp_106              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_123_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_buff_addr_2    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
tmp_111              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
tmp_112              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000]
conv1_buff_load_1    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
conv1_buff_load_2    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
tmp_128_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_buff_addr_3    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
tmp_60               (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000]
conv1_buff_load_3    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000]
tmp_129_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_buff_addr_4    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp_61               (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000]
conv1_buff_load_4    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000]
tmp_65               (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000]
tmp_66               (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
StgValue_460         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_137_cast         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_out1_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_463         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_464         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111100000000]
indvar4              (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
exitcond16           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000]
empty_47             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next6         (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000011100000]
StgValue_469         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar5              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_out1_addr_2     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000]
conv_out1_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000]
burstwrite_rbegin    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_48             (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_476         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_477         (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend      (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_479         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000011100000]
FM_DDR_BUFF2_wr_resp (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_485         (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FM_DDR_BUFF1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FM_DDR_BUFF1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FM_DDR_BUFF2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FM_DDR_BUFF2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="WEIGHT">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="BIAS">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIAS"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_CONV1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pic_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pic_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_CONV1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_buff">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_B_CONV1_OC"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_pic_in_OC_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_W_CONV1_OC"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_FM_DDR_BUF"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="grp_readreq_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="BIAS_rd_req/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="BIAS_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BIAS_read/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="12" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="FM_DDR_BUFF1_rd_req/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="FM_DDR_BUFF1_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FM_DDR_BUFF1_read/19 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="WEIGHT_rd_req/21 "/>
</bind>
</comp>

<comp id="246" class="1004" name="WEIGHT_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WEIGHT_read/36 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_writeresp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="12" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="FM_DDR_BUFF2_wr_req/69 FM_DDR_BUFF2_wr_resp/97 "/>
</bind>
</comp>

<comp id="260" class="1004" name="StgValue_477_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_477/96 "/>
</bind>
</comp>

<comp id="270" class="1004" name="B_CONV1_addr_1_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_CONV1_addr_1/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_125/10 B_CONV1_load/60 "/>
</bind>
</comp>

<comp id="283" class="1004" name="pic_in_addr_1_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="11" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pic_in_addr_1/20 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_147/20 pic_in_load/42 "/>
</bind>
</comp>

<comp id="296" class="1004" name="W_CONV1_addr_1_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_CONV1_addr_1/37 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_205/37 W_CONV1_load/45 "/>
</bind>
</comp>

<comp id="309" class="1004" name="pic_in_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pic_in_addr/42 "/>
</bind>
</comp>

<comp id="317" class="1004" name="conv1_buff_addr_5_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="14" slack="0"/>
<pin id="321" dir="1" index="3" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_buff_addr_5/44 "/>
</bind>
</comp>

<comp id="324" class="1004" name="W_CONV1_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="9" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_CONV1_addr/45 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="0" slack="0"/>
<pin id="367" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="368" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="1"/>
<pin id="370" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="conv1_buff_load_5/49 StgValue_297/56 conv1_buff_load/60 StgValue_357/68 conv1_buff_load_1/72 conv1_buff_load_2/72 conv1_buff_load_3/77 conv1_buff_load_4/82 "/>
</bind>
</comp>

<comp id="337" class="1004" name="conv1_buff_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="14" slack="0"/>
<pin id="341" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_buff_addr/59 "/>
</bind>
</comp>

<comp id="344" class="1004" name="B_CONV1_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="0"/>
<pin id="348" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_CONV1_addr/60 "/>
</bind>
</comp>

<comp id="352" class="1004" name="conv1_buff_addr_1_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="14" slack="0"/>
<pin id="356" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_buff_addr_1/72 "/>
</bind>
</comp>

<comp id="359" class="1004" name="conv1_buff_addr_2_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="14" slack="0"/>
<pin id="363" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_buff_addr_2/72 "/>
</bind>
</comp>

<comp id="372" class="1004" name="conv1_buff_addr_3_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="14" slack="0"/>
<pin id="376" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_buff_addr_3/77 "/>
</bind>
</comp>

<comp id="380" class="1004" name="conv1_buff_addr_4_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="14" slack="0"/>
<pin id="384" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_buff_addr_4/82 "/>
</bind>
</comp>

<comp id="388" class="1004" name="conv_out1_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="12" slack="0"/>
<pin id="392" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out1_addr/93 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_463/93 conv_out1_load/94 "/>
</bind>
</comp>

<comp id="401" class="1004" name="conv_out1_addr_2_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="11" slack="0"/>
<pin id="405" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out1_addr_2/94 "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="1"/>
<pin id="411" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvar_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="indvar8_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="1"/>
<pin id="423" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar8 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="indvar8_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar8/18 "/>
</bind>
</comp>

<comp id="433" class="1005" name="indvar2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar2 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="indvar2_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="1" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar2/28 "/>
</bind>
</comp>

<comp id="444" class="1005" name="phi_mul_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="phi_mul_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/28 "/>
</bind>
</comp>

<comp id="455" class="1005" name="phi_urem_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="phi_urem_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="1" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/28 "/>
</bind>
</comp>

<comp id="466" class="1005" name="kr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kr (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="kr_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kr/39 "/>
</bind>
</comp>

<comp id="477" class="1005" name="kc_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="1"/>
<pin id="479" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kc (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="kc_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kc/40 "/>
</bind>
</comp>

<comp id="488" class="1005" name="r_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="492" class="1004" name="r_phi_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="5" slack="0"/>
<pin id="496" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/41 "/>
</bind>
</comp>

<comp id="499" class="1005" name="c_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="1"/>
<pin id="501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="c_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="5" slack="0"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/42 "/>
</bind>
</comp>

<comp id="511" class="1005" name="chl_out2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="chl_out2 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="chl_out2_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="1" slack="1"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chl_out2/44 "/>
</bind>
</comp>

<comp id="522" class="1005" name="r1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="1"/>
<pin id="524" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r1 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="r1_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="1" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1/57 "/>
</bind>
</comp>

<comp id="533" class="1005" name="c2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="1"/>
<pin id="535" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c2 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="c2_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2/58 "/>
</bind>
</comp>

<comp id="544" class="1005" name="chl_out3_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="1"/>
<pin id="546" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="chl_out3 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="chl_out3_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chl_out3/59 "/>
</bind>
</comp>

<comp id="556" class="1005" name="r4_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="1"/>
<pin id="558" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r4 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="r4_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="1"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="1" slack="1"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r4/69 "/>
</bind>
</comp>

<comp id="568" class="1005" name="c5_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5 (phireg) "/>
</bind>
</comp>

<comp id="572" class="1004" name="c5_phi_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="1"/>
<pin id="574" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="1" slack="1"/>
<pin id="576" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5/70 "/>
</bind>
</comp>

<comp id="580" class="1005" name="chl_out6_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="1"/>
<pin id="582" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="chl_out6 (phireg) "/>
</bind>
</comp>

<comp id="584" class="1004" name="chl_out6_phi_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="1" slack="1"/>
<pin id="588" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="chl_out6/71 "/>
</bind>
</comp>

<comp id="591" class="1005" name="indvar4_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="1"/>
<pin id="593" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar4 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="indvar4_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="1" slack="1"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4/94 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="1"/>
<pin id="605" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_69/51 tmp_55/62 tmp_60/74 tmp_61/79 tmp_65/84 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_68/47 tmp_66/89 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_76_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_76/67 "/>
</bind>
</comp>

<comp id="616" class="1005" name="reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 tmp_66 "/>
</bind>
</comp>

<comp id="622" class="1005" name="reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_buff_load_5 conv1_buff_load conv1_buff_load_1 conv1_buff_load_3 conv1_buff_load_4 "/>
</bind>
</comp>

<comp id="629" class="1005" name="reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 tmp_55 tmp_60 tmp_61 tmp_65 "/>
</bind>
</comp>

<comp id="637" class="1004" name="exitcond9_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="3" slack="0"/>
<pin id="639" dir="0" index="1" bw="2" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="indvar_next_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="3" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="indvar9_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="2"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar9/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="exitcond14_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="11" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/18 "/>
</bind>
</comp>

<comp id="660" class="1004" name="indvar_next4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next4/18 "/>
</bind>
</comp>

<comp id="666" class="1004" name="indvar1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="2"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/20 "/>
</bind>
</comp>

<comp id="671" class="1004" name="exitcond15_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond15/28 "/>
</bind>
</comp>

<comp id="677" class="1004" name="indvar_next5_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next5/28 "/>
</bind>
</comp>

<comp id="683" class="1004" name="next_urem_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/28 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="6" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="695" class="1004" name="idx_urem_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="1" slack="0"/>
<pin id="699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/28 "/>
</bind>
</comp>

<comp id="703" class="1004" name="next_mul_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="0" index="1" bw="16" slack="0"/>
<pin id="706" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/28 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_70_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="0" index="3" bw="5" slack="0"/>
<pin id="714" dir="1" index="4" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/28 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_72_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/28 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_74_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="0"/>
<pin id="725" dir="0" index="1" bw="5" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_74/28 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_78_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_78/28 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_57_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="0" index="2" bw="5" slack="0"/>
<pin id="739" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_57/28 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/28 "/>
</bind>
</comp>

<comp id="747" class="1004" name="mul_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="0"/>
<pin id="750" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/28 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_79_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="0"/>
<pin id="755" dir="0" index="1" bw="12" slack="0"/>
<pin id="756" dir="0" index="2" bw="5" slack="0"/>
<pin id="757" dir="0" index="3" bw="5" slack="0"/>
<pin id="758" dir="1" index="4" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/28 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="0" index="1" bw="4" slack="0"/>
<pin id="766" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_63/28 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_51_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="8"/>
<pin id="771" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/36 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_71_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="0"/>
<pin id="774" dir="0" index="1" bw="3" slack="8"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/36 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_shl1_cast_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="0"/>
<pin id="781" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/36 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_s_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="0"/>
<pin id="785" dir="0" index="1" bw="5" slack="0"/>
<pin id="786" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/36 "/>
</bind>
</comp>

<comp id="789" class="1004" name="div7_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="8"/>
<pin id="791" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="div7/36 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_59_cast_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="0"/>
<pin id="794" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59_cast/36 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_80_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="0" index="1" bw="5" slack="0"/>
<pin id="799" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_80/36 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_81_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/36 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_82_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/36 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_shl_cast_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="9" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/36 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_83_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="0"/>
<pin id="820" dir="0" index="1" bw="9" slack="0"/>
<pin id="821" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_83/36 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_70_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/36 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_84_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="9" slack="0"/>
<pin id="830" dir="0" index="1" bw="4" slack="0"/>
<pin id="831" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_84/36 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_103_cast_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="1"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_cast/37 "/>
</bind>
</comp>

<comp id="838" class="1004" name="kr_cast_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="0"/>
<pin id="840" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kr_cast/39 "/>
</bind>
</comp>

<comp id="842" class="1004" name="exitcond8_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="3" slack="0"/>
<pin id="844" dir="0" index="1" bw="3" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/39 "/>
</bind>
</comp>

<comp id="848" class="1004" name="kr_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kr_2/39 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="0"/>
<pin id="856" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/39 "/>
</bind>
</comp>

<comp id="858" class="1004" name="kc_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kc_cast/40 "/>
</bind>
</comp>

<comp id="862" class="1004" name="exitcond7_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="3" slack="0"/>
<pin id="864" dir="0" index="1" bw="3" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/40 "/>
</bind>
</comp>

<comp id="868" class="1004" name="kc_2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc_2/40 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_41_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/40 "/>
</bind>
</comp>

<comp id="878" class="1004" name="exitcond6_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="0" index="1" bw="5" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/41 "/>
</bind>
</comp>

<comp id="884" class="1004" name="r_6_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_6/41 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_50_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="2"/>
<pin id="892" dir="0" index="1" bw="5" slack="0"/>
<pin id="893" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/41 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_52_cast_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="0"/>
<pin id="897" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/41 "/>
</bind>
</comp>

<comp id="899" class="1004" name="exitcond5_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="0"/>
<pin id="901" dir="0" index="1" bw="5" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/42 "/>
</bind>
</comp>

<comp id="905" class="1004" name="c_6_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_6/42 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_62_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="5" slack="0"/>
<pin id="913" dir="0" index="1" bw="3" slack="2"/>
<pin id="914" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/42 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_96_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="0" index="1" bw="5" slack="1"/>
<pin id="919" dir="0" index="2" bw="5" slack="0"/>
<pin id="920" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/42 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_97_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="10" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97/42 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_64_cast_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="1"/>
<pin id="930" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/43 "/>
</bind>
</comp>

<comp id="932" class="1004" name="exitcond4_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="0" index="1" bw="2" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/44 "/>
</bind>
</comp>

<comp id="938" class="1004" name="chl_out_3_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="3" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chl_out_3/44 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_67_cast_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast/44 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_121_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="0"/>
<pin id="950" dir="0" index="1" bw="3" slack="0"/>
<pin id="951" dir="0" index="2" bw="1" slack="0"/>
<pin id="952" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121/44 "/>
</bind>
</comp>

<comp id="956" class="1004" name="p_shl10_cast1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast1/44 "/>
</bind>
</comp>

<comp id="960" class="1004" name="p_shl10_cast_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="0"/>
<pin id="962" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/44 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_122_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="3" slack="0"/>
<pin id="966" dir="0" index="1" bw="5" slack="0"/>
<pin id="967" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/44 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_123_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="0" index="1" bw="6" slack="0"/>
<pin id="973" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_123/44 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_124_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="0"/>
<pin id="978" dir="0" index="1" bw="3" slack="5"/>
<pin id="979" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_124/44 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_128_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="3" slack="0"/>
<pin id="984" dir="0" index="2" bw="1" slack="0"/>
<pin id="985" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_128/44 "/>
</bind>
</comp>

<comp id="989" class="1004" name="p_shl7_cast_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/44 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_129_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="0"/>
<pin id="995" dir="0" index="1" bw="5" slack="0"/>
<pin id="996" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_129/44 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_147_cast_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="9" slack="0"/>
<pin id="1001" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_147_cast/44 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_130_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="0"/>
<pin id="1005" dir="0" index="1" bw="5" slack="3"/>
<pin id="1006" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_130/44 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_131_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="0"/>
<pin id="1010" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_131/44 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="p_shl5_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="14" slack="0"/>
<pin id="1014" dir="0" index="1" bw="9" slack="0"/>
<pin id="1015" dir="0" index="2" bw="1" slack="0"/>
<pin id="1016" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/44 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_132_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="12" slack="0"/>
<pin id="1022" dir="0" index="1" bw="10" slack="0"/>
<pin id="1023" dir="0" index="2" bw="1" slack="0"/>
<pin id="1024" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_132/44 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_shl6_cast_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="12" slack="0"/>
<pin id="1030" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl6_cast/44 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_133_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="14" slack="0"/>
<pin id="1034" dir="0" index="1" bw="12" slack="0"/>
<pin id="1035" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_133/44 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_134_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="14" slack="0"/>
<pin id="1040" dir="0" index="1" bw="5" slack="1"/>
<pin id="1041" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_134/44 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_152_cast_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="14" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_152_cast/44 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_141_cast_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="1"/>
<pin id="1050" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_cast/45 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_125_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="6" slack="1"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_125/45 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_shl9_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/45 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_126_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="0" index="1" bw="8" slack="0"/>
<pin id="1065" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_126/45 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_127_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="9" slack="0"/>
<pin id="1070" dir="0" index="1" bw="3" slack="5"/>
<pin id="1071" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_127/45 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_144_cast_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="9" slack="0"/>
<pin id="1075" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_144_cast/45 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="exitcond3_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="5" slack="0"/>
<pin id="1080" dir="0" index="1" bw="5" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/57 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="r_4_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="5" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_4/57 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_39_cast_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="5" slack="0"/>
<pin id="1092" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast/57 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="exitcond2_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="5" slack="0"/>
<pin id="1096" dir="0" index="1" bw="5" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/58 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="c_4_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_4/58 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_46_cast_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="5" slack="0"/>
<pin id="1108" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/58 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="exitcond1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="3" slack="0"/>
<pin id="1112" dir="0" index="1" bw="2" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/59 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="chl_out_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="3" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chl_out/59 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_87_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="0"/>
<pin id="1124" dir="0" index="1" bw="3" slack="0"/>
<pin id="1125" dir="0" index="2" bw="1" slack="0"/>
<pin id="1126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_87/59 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_shl13_cast_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/59 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_88_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="5" slack="0"/>
<pin id="1136" dir="0" index="1" bw="3" slack="0"/>
<pin id="1137" dir="0" index="2" bw="1" slack="0"/>
<pin id="1138" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/59 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_shl14_cast_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="5" slack="0"/>
<pin id="1144" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast/59 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_89_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="0" index="1" bw="5" slack="0"/>
<pin id="1149" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_89/59 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_107_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="9" slack="0"/>
<pin id="1154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_107_cast/59 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_90_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="9" slack="0"/>
<pin id="1158" dir="0" index="1" bw="5" slack="2"/>
<pin id="1159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_90/59 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_91_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="10" slack="0"/>
<pin id="1163" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_91/59 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_shl11_cast_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="14" slack="0"/>
<pin id="1167" dir="0" index="1" bw="9" slack="0"/>
<pin id="1168" dir="0" index="2" bw="1" slack="0"/>
<pin id="1169" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/59 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_92_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="12" slack="0"/>
<pin id="1175" dir="0" index="1" bw="10" slack="0"/>
<pin id="1176" dir="0" index="2" bw="1" slack="0"/>
<pin id="1177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_92/59 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="p_shl12_cast_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="12" slack="0"/>
<pin id="1183" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl12_cast/59 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_93_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="14" slack="0"/>
<pin id="1187" dir="0" index="1" bw="12" slack="0"/>
<pin id="1188" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_93/59 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp_94_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="14" slack="0"/>
<pin id="1193" dir="0" index="1" bw="5" slack="1"/>
<pin id="1194" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/59 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_112_cast_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="14" slack="0"/>
<pin id="1198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_112_cast/59 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_54_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="3" slack="1"/>
<pin id="1203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/60 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_55_to_int_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_55_to_int/67 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_73_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="0"/>
<pin id="1212" dir="0" index="1" bw="32" slack="0"/>
<pin id="1213" dir="0" index="2" bw="6" slack="0"/>
<pin id="1214" dir="0" index="3" bw="6" slack="0"/>
<pin id="1215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/67 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_95_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_95/67 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="notlhs_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/67 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="notrhs_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="23" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/67 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_75_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="0"/>
<pin id="1238" dir="0" index="1" bw="1" slack="0"/>
<pin id="1239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_75/67 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_77_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_77/67 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_58_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="32" slack="1"/>
<pin id="1251" dir="0" index="2" bw="32" slack="0"/>
<pin id="1252" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_58/67 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_38_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="0"/>
<pin id="1258" dir="0" index="1" bw="5" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/69 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="tmp_40_cast_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="5" slack="0"/>
<pin id="1264" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/69 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_42_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_42/69 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_43_cast_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="5" slack="0"/>
<pin id="1274" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/69 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="tmp_85_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="4" slack="0"/>
<pin id="1278" dir="0" index="1" bw="5" slack="0"/>
<pin id="1279" dir="0" index="2" bw="1" slack="0"/>
<pin id="1280" dir="0" index="3" bw="4" slack="0"/>
<pin id="1281" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/69 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="tmp_44_cast_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="4" slack="0"/>
<pin id="1288" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/69 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_45_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="5" slack="0"/>
<pin id="1292" dir="0" index="1" bw="5" slack="0"/>
<pin id="1293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/70 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_47_cast_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="5" slack="0"/>
<pin id="1298" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/70 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="tmp_48_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="5" slack="0"/>
<pin id="1302" dir="0" index="1" bw="1" slack="0"/>
<pin id="1303" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/70 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="tmp_49_cast_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="5" slack="0"/>
<pin id="1308" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/70 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_86_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="4" slack="0"/>
<pin id="1312" dir="0" index="1" bw="5" slack="0"/>
<pin id="1313" dir="0" index="2" bw="1" slack="0"/>
<pin id="1314" dir="0" index="3" bw="4" slack="0"/>
<pin id="1315" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_86/70 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="tmp_53_cast_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="4" slack="0"/>
<pin id="1322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/70 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="r_5_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="5" slack="1"/>
<pin id="1326" dir="0" index="1" bw="3" slack="0"/>
<pin id="1327" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_5/70 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="exitcond_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="3" slack="0"/>
<pin id="1332" dir="0" index="1" bw="2" slack="0"/>
<pin id="1333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/71 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="chl_out_2_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="3" slack="0"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="chl_out_2/71 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="tmp_98_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="0"/>
<pin id="1344" dir="0" index="1" bw="3" slack="0"/>
<pin id="1345" dir="0" index="2" bw="1" slack="0"/>
<pin id="1346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_98/71 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="p_shl23_cast_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="8" slack="0"/>
<pin id="1352" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl23_cast/71 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp_99_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="5" slack="0"/>
<pin id="1356" dir="0" index="1" bw="3" slack="0"/>
<pin id="1357" dir="0" index="2" bw="1" slack="0"/>
<pin id="1358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99/71 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="p_shl24_cast_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="5" slack="0"/>
<pin id="1364" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl24_cast/71 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_100_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="0"/>
<pin id="1368" dir="0" index="1" bw="5" slack="0"/>
<pin id="1369" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_100/71 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_117_cast_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="9" slack="0"/>
<pin id="1374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_117_cast/71 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="tmp_101_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="9" slack="0"/>
<pin id="1378" dir="0" index="1" bw="5" slack="2"/>
<pin id="1379" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/71 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_102_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="10" slack="0"/>
<pin id="1383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_102/71 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="p_shl21_cast_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="14" slack="0"/>
<pin id="1387" dir="0" index="1" bw="9" slack="0"/>
<pin id="1388" dir="0" index="2" bw="1" slack="0"/>
<pin id="1389" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl21_cast/71 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="tmp_103_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="12" slack="0"/>
<pin id="1395" dir="0" index="1" bw="10" slack="0"/>
<pin id="1396" dir="0" index="2" bw="1" slack="0"/>
<pin id="1397" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/71 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="p_shl22_cast_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="12" slack="0"/>
<pin id="1403" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl22_cast/71 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_104_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="14" slack="0"/>
<pin id="1407" dir="0" index="1" bw="12" slack="0"/>
<pin id="1408" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_104/71 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="tmp_107_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="9" slack="0"/>
<pin id="1413" dir="0" index="1" bw="5" slack="2"/>
<pin id="1414" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/71 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="tmp_108_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="0"/>
<pin id="1418" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_108/71 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="p_shl19_cast_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="14" slack="0"/>
<pin id="1422" dir="0" index="1" bw="9" slack="0"/>
<pin id="1423" dir="0" index="2" bw="1" slack="0"/>
<pin id="1424" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19_cast/71 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="tmp_109_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="12" slack="0"/>
<pin id="1430" dir="0" index="1" bw="10" slack="0"/>
<pin id="1431" dir="0" index="2" bw="1" slack="0"/>
<pin id="1432" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109/71 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="p_shl20_cast_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="12" slack="0"/>
<pin id="1438" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl20_cast/71 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="tmp_110_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="14" slack="0"/>
<pin id="1442" dir="0" index="1" bw="12" slack="0"/>
<pin id="1443" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_110/71 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="tmp_113_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="7" slack="0"/>
<pin id="1448" dir="0" index="1" bw="3" slack="0"/>
<pin id="1449" dir="0" index="2" bw="1" slack="0"/>
<pin id="1450" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/71 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="p_shl17_cast_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="7" slack="0"/>
<pin id="1456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast/71 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="tmp_114_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="4" slack="0"/>
<pin id="1460" dir="0" index="1" bw="3" slack="0"/>
<pin id="1461" dir="0" index="2" bw="1" slack="0"/>
<pin id="1462" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114/71 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="p_shl18_cast_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="4" slack="0"/>
<pin id="1468" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast/71 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="tmp_115_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="7" slack="0"/>
<pin id="1472" dir="0" index="1" bw="4" slack="0"/>
<pin id="1473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_115/71 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="tmp_132_cast_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="8" slack="0"/>
<pin id="1478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_132_cast/71 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="tmp_116_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="0" index="1" bw="4" slack="2"/>
<pin id="1483" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/71 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="tmp_117_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="9" slack="0"/>
<pin id="1487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_117/71 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="p_shl15_cast_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="12" slack="0"/>
<pin id="1491" dir="0" index="1" bw="8" slack="0"/>
<pin id="1492" dir="0" index="2" bw="1" slack="0"/>
<pin id="1493" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15_cast/71 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="tmp_118_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="10" slack="0"/>
<pin id="1499" dir="0" index="1" bw="9" slack="0"/>
<pin id="1500" dir="0" index="2" bw="1" slack="0"/>
<pin id="1501" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118/71 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="p_shl16_cast_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="10" slack="0"/>
<pin id="1507" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl16_cast/71 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="tmp_119_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="12" slack="0"/>
<pin id="1511" dir="0" index="1" bw="10" slack="0"/>
<pin id="1512" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_119/71 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="tmp_120_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="12" slack="0"/>
<pin id="1517" dir="0" index="1" bw="4" slack="1"/>
<pin id="1518" dir="1" index="2" bw="12" slack="22"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/71 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="c_5_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="5" slack="1"/>
<pin id="1522" dir="0" index="1" bw="3" slack="0"/>
<pin id="1523" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_5/71 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="tmp_105_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="14" slack="1"/>
<pin id="1528" dir="0" index="1" bw="5" slack="2"/>
<pin id="1529" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_105/72 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="tmp_122_cast_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="14" slack="0"/>
<pin id="1532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_cast/72 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="tmp_106_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="14" slack="1"/>
<pin id="1537" dir="0" index="1" bw="5" slack="2"/>
<pin id="1538" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/72 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="tmp_123_cast_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="14" slack="0"/>
<pin id="1541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_123_cast/72 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="tmp_111_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="14" slack="1"/>
<pin id="1546" dir="0" index="1" bw="5" slack="2"/>
<pin id="1547" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111/72 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="tmp_112_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="14" slack="1"/>
<pin id="1550" dir="0" index="1" bw="5" slack="2"/>
<pin id="1551" dir="1" index="2" bw="14" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_112/72 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="tmp_128_cast_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="14" slack="5"/>
<pin id="1554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128_cast/77 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="tmp_129_cast_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="14" slack="10"/>
<pin id="1558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_129_cast/82 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_137_cast_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="12" slack="22"/>
<pin id="1562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_137_cast/93 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="exitcond16_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="11" slack="0"/>
<pin id="1566" dir="0" index="1" bw="11" slack="0"/>
<pin id="1567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond16/94 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="indvar_next6_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="11" slack="0"/>
<pin id="1572" dir="0" index="1" bw="1" slack="0"/>
<pin id="1573" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next6/94 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="indvar5_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="11" slack="0"/>
<pin id="1578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar5/94 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="exitcond9_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="1" slack="1"/>
<pin id="1583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond9 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="indvar_next_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="3" slack="0"/>
<pin id="1587" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1590" class="1005" name="BIAS_read_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="1"/>
<pin id="1592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BIAS_read "/>
</bind>
</comp>

<comp id="1595" class="1005" name="exitcond14_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="1" slack="1"/>
<pin id="1597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond14 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="indvar_next4_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="11" slack="0"/>
<pin id="1601" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next4 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="FM_DDR_BUFF1_read_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="1"/>
<pin id="1606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FM_DDR_BUFF1_read "/>
</bind>
</comp>

<comp id="1609" class="1005" name="exitcond15_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="1" slack="1"/>
<pin id="1611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond15 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="indvar_next5_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="0"/>
<pin id="1615" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next5 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="idx_urem_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="8" slack="0"/>
<pin id="1620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1623" class="1005" name="next_mul_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="16" slack="0"/>
<pin id="1625" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1628" class="1005" name="tmp_70_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="3" slack="8"/>
<pin id="1630" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="tmp_57_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="5" slack="1"/>
<pin id="1636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="tmp_79_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="4" slack="8"/>
<pin id="1641" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="WEIGHT_read_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="32" slack="1"/>
<pin id="1646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHT_read "/>
</bind>
</comp>

<comp id="1649" class="1005" name="tmp_84_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="9" slack="1"/>
<pin id="1651" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="kr_cast_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="5" slack="2"/>
<pin id="1656" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="kr_cast "/>
</bind>
</comp>

<comp id="1662" class="1005" name="kr_2_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="3" slack="0"/>
<pin id="1664" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kr_2 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="tmp_cast_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="6" slack="5"/>
<pin id="1669" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="1672" class="1005" name="kc_cast_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="5" slack="2"/>
<pin id="1674" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="kc_cast "/>
</bind>
</comp>

<comp id="1680" class="1005" name="kc_2_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="3" slack="0"/>
<pin id="1682" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kc_2 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="tmp_41_cast_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="9" slack="5"/>
<pin id="1687" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="tmp_41_cast "/>
</bind>
</comp>

<comp id="1693" class="1005" name="r_6_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="5" slack="0"/>
<pin id="1695" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r_6 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="tmp_50_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="5" slack="1"/>
<pin id="1700" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="tmp_52_cast_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="10" slack="3"/>
<pin id="1705" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_52_cast "/>
</bind>
</comp>

<comp id="1711" class="1005" name="c_6_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="5" slack="0"/>
<pin id="1713" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_6 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="pic_in_addr_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="10" slack="1"/>
<pin id="1718" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pic_in_addr "/>
</bind>
</comp>

<comp id="1721" class="1005" name="tmp_64_cast_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="14" slack="1"/>
<pin id="1723" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64_cast "/>
</bind>
</comp>

<comp id="1726" class="1005" name="pic_in_load_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="32" slack="4"/>
<pin id="1728" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pic_in_load "/>
</bind>
</comp>

<comp id="1734" class="1005" name="chl_out_3_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="3" slack="0"/>
<pin id="1736" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="chl_out_3 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="tmp_124_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="6" slack="1"/>
<pin id="1741" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="conv1_buff_addr_5_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="13" slack="5"/>
<pin id="1747" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="conv1_buff_addr_5 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="W_CONV1_addr_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="8" slack="1"/>
<pin id="1752" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="W_CONV1_addr "/>
</bind>
</comp>

<comp id="1755" class="1005" name="W_CONV1_load_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="32" slack="1"/>
<pin id="1757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_CONV1_load "/>
</bind>
</comp>

<comp id="1763" class="1005" name="r_4_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="5" slack="0"/>
<pin id="1765" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r_4 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="tmp_39_cast_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="10" slack="2"/>
<pin id="1770" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_39_cast "/>
</bind>
</comp>

<comp id="1776" class="1005" name="c_4_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="5" slack="0"/>
<pin id="1778" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_4 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="tmp_46_cast_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="14" slack="1"/>
<pin id="1783" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46_cast "/>
</bind>
</comp>

<comp id="1789" class="1005" name="chl_out_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="3" slack="0"/>
<pin id="1791" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="chl_out "/>
</bind>
</comp>

<comp id="1794" class="1005" name="conv1_buff_addr_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="13" slack="1"/>
<pin id="1796" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_buff_addr "/>
</bind>
</comp>

<comp id="1799" class="1005" name="B_CONV1_addr_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="3" slack="1"/>
<pin id="1801" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_CONV1_addr "/>
</bind>
</comp>

<comp id="1804" class="1005" name="B_CONV1_load_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="32" slack="1"/>
<pin id="1806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_CONV1_load "/>
</bind>
</comp>

<comp id="1809" class="1005" name="tmp_58_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="32" slack="1"/>
<pin id="1811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="tmp_38_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="1"/>
<pin id="1816" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="tmp_40_cast_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="10" slack="2"/>
<pin id="1820" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="1823" class="1005" name="tmp_43_cast_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="10" slack="2"/>
<pin id="1825" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_43_cast "/>
</bind>
</comp>

<comp id="1828" class="1005" name="tmp_44_cast_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="9" slack="2"/>
<pin id="1830" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_44_cast "/>
</bind>
</comp>

<comp id="1836" class="1005" name="tmp_47_cast_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="14" slack="2"/>
<pin id="1838" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_47_cast "/>
</bind>
</comp>

<comp id="1842" class="1005" name="tmp_49_cast_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="14" slack="2"/>
<pin id="1844" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_49_cast "/>
</bind>
</comp>

<comp id="1848" class="1005" name="tmp_53_cast_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="12" slack="1"/>
<pin id="1850" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53_cast "/>
</bind>
</comp>

<comp id="1853" class="1005" name="r_5_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="5" slack="1"/>
<pin id="1855" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_5 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="chl_out_2_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="3" slack="0"/>
<pin id="1863" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="chl_out_2 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="tmp_104_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="14" slack="1"/>
<pin id="1868" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="tmp_110_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="14" slack="1"/>
<pin id="1874" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="tmp_120_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="12" slack="22"/>
<pin id="1880" dir="1" index="1" bw="12" slack="22"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="c_5_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="5" slack="1"/>
<pin id="1885" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_5 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="conv1_buff_addr_1_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="13" slack="1"/>
<pin id="1890" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_buff_addr_1 "/>
</bind>
</comp>

<comp id="1893" class="1005" name="conv1_buff_addr_2_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="13" slack="1"/>
<pin id="1895" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_buff_addr_2 "/>
</bind>
</comp>

<comp id="1898" class="1005" name="tmp_111_reg_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="14" slack="5"/>
<pin id="1900" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_111 "/>
</bind>
</comp>

<comp id="1903" class="1005" name="tmp_112_reg_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="14" slack="10"/>
<pin id="1905" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="conv1_buff_load_2_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="32" slack="1"/>
<pin id="1910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_buff_load_2 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="conv1_buff_addr_3_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="13" slack="1"/>
<pin id="1915" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_buff_addr_3 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="conv1_buff_addr_4_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="13" slack="1"/>
<pin id="1920" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_buff_addr_4 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="exitcond16_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="1" slack="1"/>
<pin id="1925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond16 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="indvar_next6_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="11" slack="0"/>
<pin id="1929" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next6 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="conv_out1_addr_2_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="11" slack="1"/>
<pin id="1934" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out1_addr_2 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="conv_out1_load_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="32" slack="1"/>
<pin id="1939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="80" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="172" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="174" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="204" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="2" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="206" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="269"><net_src comp="208" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="275"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="8" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="357"><net_src comp="14" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="352" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="377"><net_src comp="14" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="372" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="393"><net_src comp="16" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="401" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="413" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="432"><net_src comp="425" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="82" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="36" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="491"><net_src comp="130" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="130" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="503" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="525"><net_src comp="130" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="130" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="36" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="555"><net_src comp="548" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="559"><net_src comp="130" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="567"><net_src comp="560" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="571"><net_src comp="130" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="579"><net_src comp="572" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="583"><net_src comp="36" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="580" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="68" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="610"><net_src comp="190" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="162" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="606" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="625"><net_src comp="332" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="627"><net_src comp="332" pin="7"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="632"><net_src comp="602" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="641"><net_src comp="413" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="38" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="413" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="44" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="409" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="658"><net_src comp="425" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="70" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="425" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="74" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="421" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="675"><net_src comp="437" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="86" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="437" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="90" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="90" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="459" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="92" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="683" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="82" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="707"><net_src comp="94" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="448" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="96" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="448" pin="4"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="98" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="100" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="722"><net_src comp="459" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="102" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="104" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="719" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="723" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="719" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="729" pin="2"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="106" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="759"><net_src comp="108" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="762"><net_src comp="112" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="767"><net_src comp="735" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="114" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="777"><net_src comp="116" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="118" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="782"><net_src comp="772" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="769" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="783" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="792" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="796" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="120" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="118" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="802" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="810" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="763" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="818" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="824" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="834" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="841"><net_src comp="470" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="470" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="126" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="470" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="44" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="470" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="481" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="481" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="126" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="481" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="44" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="481" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="492" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="132" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="492" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="136" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="492" pin="4"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="492" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="503" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="132" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="503" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="136" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="503" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="921"><net_src comp="138" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="911" pin="2"/><net_sink comp="916" pin=2"/></net>

<net id="926"><net_src comp="916" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="931"><net_src comp="499" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="515" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="38" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="515" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="44" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="515" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="116" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="515" pin="4"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="118" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="959"><net_src comp="948" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="948" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="944" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="956" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="140" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="964" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="970" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="986"><net_src comp="142" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="515" pin="4"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="130" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="981" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="960" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="1003" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1017"><net_src comp="144" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="130" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1025"><net_src comp="146" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="1003" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="118" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1031"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="1012" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1028" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="1032" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1056"><net_src comp="148" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="118" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1061"><net_src comp="1051" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="1048" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1082"><net_src comp="526" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="132" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="526" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="136" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="526" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="537" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="132" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="537" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="136" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="537" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="548" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="38" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="548" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="44" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1127"><net_src comp="142" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="548" pin="4"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="130" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1133"><net_src comp="1122" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1139"><net_src comp="116" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="548" pin="4"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="118" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1145"><net_src comp="1134" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1150"><net_src comp="1130" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1142" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1155"><net_src comp="1146" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1164"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1170"><net_src comp="144" pin="0"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="1161" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="130" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1178"><net_src comp="146" pin="0"/><net_sink comp="1173" pin=0"/></net>

<net id="1179"><net_src comp="1156" pin="2"/><net_sink comp="1173" pin=1"/></net>

<net id="1180"><net_src comp="118" pin="0"/><net_sink comp="1173" pin=2"/></net>

<net id="1184"><net_src comp="1173" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1189"><net_src comp="1165" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1181" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1204"><net_src comp="544" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1209"><net_src comp="629" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1216"><net_src comp="152" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1217"><net_src comp="1206" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1218"><net_src comp="154" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1219"><net_src comp="156" pin="0"/><net_sink comp="1210" pin=3"/></net>

<net id="1223"><net_src comp="1206" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1228"><net_src comp="1210" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="158" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1220" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="160" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1224" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="611" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1253"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="629" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1255"><net_src comp="162" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1260"><net_src comp="560" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="132" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="560" pin="4"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="560" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="136" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1275"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1282"><net_src comp="168" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="560" pin="4"/><net_sink comp="1276" pin=1"/></net>

<net id="1284"><net_src comp="54" pin="0"/><net_sink comp="1276" pin=2"/></net>

<net id="1285"><net_src comp="170" pin="0"/><net_sink comp="1276" pin=3"/></net>

<net id="1289"><net_src comp="1276" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1294"><net_src comp="572" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="132" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1299"><net_src comp="572" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="572" pin="4"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="136" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1309"><net_src comp="1300" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1316"><net_src comp="168" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="572" pin="4"/><net_sink comp="1310" pin=1"/></net>

<net id="1318"><net_src comp="54" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1319"><net_src comp="170" pin="0"/><net_sink comp="1310" pin=3"/></net>

<net id="1323"><net_src comp="1310" pin="4"/><net_sink comp="1320" pin=0"/></net>

<net id="1328"><net_src comp="556" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="176" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1334"><net_src comp="584" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="38" pin="0"/><net_sink comp="1330" pin=1"/></net>

<net id="1340"><net_src comp="584" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="44" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1347"><net_src comp="142" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1348"><net_src comp="584" pin="4"/><net_sink comp="1342" pin=1"/></net>

<net id="1349"><net_src comp="130" pin="0"/><net_sink comp="1342" pin=2"/></net>

<net id="1353"><net_src comp="1342" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1359"><net_src comp="116" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1360"><net_src comp="584" pin="4"/><net_sink comp="1354" pin=1"/></net>

<net id="1361"><net_src comp="118" pin="0"/><net_sink comp="1354" pin=2"/></net>

<net id="1365"><net_src comp="1354" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1370"><net_src comp="1350" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="1362" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1375"><net_src comp="1366" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1380"><net_src comp="1372" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1384"><net_src comp="1376" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1390"><net_src comp="144" pin="0"/><net_sink comp="1385" pin=0"/></net>

<net id="1391"><net_src comp="1381" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1392"><net_src comp="130" pin="0"/><net_sink comp="1385" pin=2"/></net>

<net id="1398"><net_src comp="146" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="1376" pin="2"/><net_sink comp="1393" pin=1"/></net>

<net id="1400"><net_src comp="118" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1404"><net_src comp="1393" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1409"><net_src comp="1385" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1401" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1415"><net_src comp="1372" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1419"><net_src comp="1411" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1425"><net_src comp="144" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="1416" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1427"><net_src comp="130" pin="0"/><net_sink comp="1420" pin=2"/></net>

<net id="1433"><net_src comp="146" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1434"><net_src comp="1411" pin="2"/><net_sink comp="1428" pin=1"/></net>

<net id="1435"><net_src comp="118" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1439"><net_src comp="1428" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1444"><net_src comp="1420" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1445"><net_src comp="1436" pin="1"/><net_sink comp="1440" pin=1"/></net>

<net id="1451"><net_src comp="178" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1452"><net_src comp="584" pin="4"/><net_sink comp="1446" pin=1"/></net>

<net id="1453"><net_src comp="180" pin="0"/><net_sink comp="1446" pin=2"/></net>

<net id="1457"><net_src comp="1446" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1463"><net_src comp="182" pin="0"/><net_sink comp="1458" pin=0"/></net>

<net id="1464"><net_src comp="584" pin="4"/><net_sink comp="1458" pin=1"/></net>

<net id="1465"><net_src comp="184" pin="0"/><net_sink comp="1458" pin=2"/></net>

<net id="1469"><net_src comp="1458" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1474"><net_src comp="1454" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="1466" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="1479"><net_src comp="1470" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1484"><net_src comp="1476" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1488"><net_src comp="1480" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1494"><net_src comp="186" pin="0"/><net_sink comp="1489" pin=0"/></net>

<net id="1495"><net_src comp="1485" pin="1"/><net_sink comp="1489" pin=1"/></net>

<net id="1496"><net_src comp="180" pin="0"/><net_sink comp="1489" pin=2"/></net>

<net id="1502"><net_src comp="188" pin="0"/><net_sink comp="1497" pin=0"/></net>

<net id="1503"><net_src comp="1480" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1504"><net_src comp="184" pin="0"/><net_sink comp="1497" pin=2"/></net>

<net id="1508"><net_src comp="1497" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1513"><net_src comp="1489" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1514"><net_src comp="1505" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="1519"><net_src comp="1509" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1524"><net_src comp="568" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="176" pin="0"/><net_sink comp="1520" pin=1"/></net>

<net id="1533"><net_src comp="1526" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1542"><net_src comp="1535" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1555"><net_src comp="1552" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1559"><net_src comp="1556" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1563"><net_src comp="1560" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1568"><net_src comp="595" pin="4"/><net_sink comp="1564" pin=0"/></net>

<net id="1569"><net_src comp="194" pin="0"/><net_sink comp="1564" pin=1"/></net>

<net id="1574"><net_src comp="595" pin="4"/><net_sink comp="1570" pin=0"/></net>

<net id="1575"><net_src comp="74" pin="0"/><net_sink comp="1570" pin=1"/></net>

<net id="1579"><net_src comp="595" pin="4"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1584"><net_src comp="637" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1588"><net_src comp="643" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1593"><net_src comp="218" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1598"><net_src comp="654" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1602"><net_src comp="660" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1607"><net_src comp="232" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1612"><net_src comp="671" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1616"><net_src comp="677" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1621"><net_src comp="695" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1626"><net_src comp="703" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1631"><net_src comp="709" pin="4"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1637"><net_src comp="735" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1642"><net_src comp="753" pin="4"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1647"><net_src comp="246" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1652"><net_src comp="828" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1657"><net_src comp="838" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1665"><net_src comp="848" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1670"><net_src comp="854" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1675"><net_src comp="858" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1683"><net_src comp="868" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1688"><net_src comp="874" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1696"><net_src comp="884" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1701"><net_src comp="890" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1706"><net_src comp="895" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1714"><net_src comp="905" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1719"><net_src comp="309" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1724"><net_src comp="928" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1729"><net_src comp="290" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1737"><net_src comp="938" pin="2"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1742"><net_src comp="976" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1744"><net_src comp="1739" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1748"><net_src comp="317" pin="3"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1753"><net_src comp="324" pin="3"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1758"><net_src comp="303" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1766"><net_src comp="1084" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1771"><net_src comp="1090" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1779"><net_src comp="1100" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1784"><net_src comp="1106" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1792"><net_src comp="1116" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1797"><net_src comp="337" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1802"><net_src comp="344" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1807"><net_src comp="277" pin="3"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1812"><net_src comp="1248" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1817"><net_src comp="1256" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1821"><net_src comp="1262" pin="1"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1376" pin=1"/></net>

<net id="1826"><net_src comp="1272" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1411" pin=1"/></net>

<net id="1831"><net_src comp="1286" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="1480" pin=1"/></net>

<net id="1839"><net_src comp="1296" pin="1"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1526" pin=1"/></net>

<net id="1841"><net_src comp="1836" pin="1"/><net_sink comp="1544" pin=1"/></net>

<net id="1845"><net_src comp="1306" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1535" pin=1"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="1548" pin=1"/></net>

<net id="1851"><net_src comp="1320" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="1856"><net_src comp="1324" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1864"><net_src comp="1336" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1869"><net_src comp="1405" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1871"><net_src comp="1866" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1875"><net_src comp="1440" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1881"><net_src comp="1515" pin="2"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1886"><net_src comp="1520" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1891"><net_src comp="352" pin="3"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1896"><net_src comp="359" pin="3"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1901"><net_src comp="1544" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1906"><net_src comp="1548" pin="2"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1911"><net_src comp="332" pin="7"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1916"><net_src comp="372" pin="3"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1921"><net_src comp="380" pin="3"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1926"><net_src comp="1564" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1930"><net_src comp="1570" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1935"><net_src comp="401" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1940"><net_src comp="395" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="260" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FM_DDR_BUFF2 | {69 96 97 98 99 100 101 }
	Port: B_CONV1 | {10 }
	Port: pic_in | {20 }
	Port: W_CONV1 | {37 }
	Port: conv1_buff | {56 68 }
	Port: conv_out1 | {93 }
 - Input state : 
	Port: conv1 : FM_DDR_BUFF1 | {11 12 13 14 15 16 17 19 }
	Port: conv1 : WEIGHT | {21 22 23 24 25 26 27 36 }
	Port: conv1 : BIAS | {1 2 3 4 5 6 7 9 }
	Port: conv1 : B_CONV1 | {60 61 }
	Port: conv1 : pic_in | {42 43 }
	Port: conv1 : W_CONV1 | {45 46 }
	Port: conv1 : conv1_buff | {49 50 60 61 72 73 77 78 82 83 }
	Port: conv1 : conv_out1 | {94 95 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		exitcond9 : 1
		indvar_next : 1
		StgValue_118 : 2
	State 9
	State 10
		B_CONV1_addr_1 : 1
		StgValue_125 : 2
		burstread_rend : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		exitcond14 : 1
		indvar_next4 : 1
		StgValue_140 : 2
	State 19
	State 20
		pic_in_addr_1 : 1
		StgValue_147 : 2
		burstread_rend26 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		exitcond15 : 1
		indvar_next5 : 1
		StgValue_164 : 2
		next_urem : 1
		tmp : 2
		idx_urem : 3
		next_mul : 1
		tmp_70 : 1
		tmp_72 : 1
		tmp_74 : 2
		tmp_78 : 2
		tmp_57 : 3
		zext_cast : 4
		mul : 5
		tmp_79 : 6
		tmp_63 : 4
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		p_shl1_cast : 1
		tmp_s : 2
		tmp_59_cast : 1
		tmp_80 : 3
		tmp_81 : 4
		tmp_82 : 4
		p_shl_cast : 5
		tmp_83 : 6
		tmp_70_cast : 1
		tmp_84 : 7
	State 37
		W_CONV1_addr_1 : 1
		StgValue_205 : 2
		burstread_rend39 : 1
	State 38
	State 39
		kr_cast : 1
		exitcond8 : 1
		kr_2 : 1
		StgValue_214 : 2
		tmp_cast : 1
	State 40
		kc_cast : 1
		exitcond7 : 1
		kc_2 : 1
		StgValue_223 : 2
		tmp_41_cast : 1
	State 41
		exitcond6 : 1
		r_6 : 1
		StgValue_231 : 2
		tmp_50 : 1
		tmp_52_cast : 1
	State 42
		exitcond5 : 1
		c_6 : 1
		StgValue_240 : 2
		tmp_62 : 1
		tmp_96 : 2
		tmp_97 : 3
		pic_in_addr : 4
		pic_in_load : 5
	State 43
	State 44
		exitcond4 : 1
		chl_out_3 : 1
		StgValue_254 : 2
		tmp_67_cast : 1
		tmp_121 : 1
		p_shl10_cast1 : 2
		p_shl10_cast : 2
		tmp_122 : 3
		tmp_123 : 4
		tmp_124 : 5
		tmp_128 : 1
		p_shl7_cast : 2
		tmp_129 : 3
		tmp_147_cast : 4
		tmp_130 : 5
		tmp_131 : 6
		p_shl5_cast : 7
		tmp_132 : 6
		p_shl6_cast : 7
		tmp_133 : 8
		tmp_134 : 9
		tmp_152_cast : 10
		conv1_buff_addr_5 : 11
	State 45
		p_shl9_cast : 1
		tmp_126 : 2
		tmp_127 : 3
		tmp_144_cast : 4
		W_CONV1_addr : 5
		W_CONV1_load : 6
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		exitcond3 : 1
		r_4 : 1
		StgValue_303 : 2
		tmp_39_cast : 1
	State 58
		exitcond2 : 1
		c_4 : 1
		StgValue_311 : 2
		tmp_46_cast : 1
	State 59
		exitcond1 : 1
		chl_out : 1
		StgValue_319 : 2
		tmp_87 : 1
		p_shl13_cast : 2
		tmp_88 : 1
		p_shl14_cast : 2
		tmp_89 : 3
		tmp_107_cast : 4
		tmp_90 : 5
		tmp_91 : 6
		p_shl11_cast : 7
		tmp_92 : 6
		p_shl12_cast : 7
		tmp_93 : 8
		tmp_94 : 9
		tmp_112_cast : 10
		conv1_buff_addr : 11
	State 60
		B_CONV1_addr : 1
		B_CONV1_load : 2
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
		tmp_73 : 1
		tmp_95 : 1
		notlhs : 2
		notrhs : 2
		tmp_75 : 3
		tmp_77 : 3
		tmp_58 : 3
	State 68
	State 69
		tmp_38 : 1
		StgValue_362 : 2
		tmp_40_cast : 1
		tmp_42 : 1
		tmp_43_cast : 1
		tmp_85 : 1
		tmp_44_cast : 2
	State 70
		tmp_45 : 1
		StgValue_374 : 2
		tmp_47_cast : 1
		tmp_48 : 1
		tmp_49_cast : 1
		tmp_86 : 1
		tmp_53_cast : 2
	State 71
		exitcond : 1
		chl_out_2 : 1
		StgValue_387 : 2
		tmp_98 : 1
		p_shl23_cast : 2
		tmp_99 : 1
		p_shl24_cast : 2
		tmp_100 : 3
		tmp_117_cast : 4
		tmp_101 : 5
		tmp_102 : 6
		p_shl21_cast : 7
		tmp_103 : 6
		p_shl22_cast : 7
		tmp_104 : 8
		tmp_107 : 5
		tmp_108 : 6
		p_shl19_cast : 7
		tmp_109 : 6
		p_shl20_cast : 7
		tmp_110 : 8
		tmp_113 : 1
		p_shl17_cast : 2
		tmp_114 : 1
		p_shl18_cast : 2
		tmp_115 : 3
		tmp_132_cast : 4
		tmp_116 : 5
		tmp_117 : 6
		p_shl15_cast : 7
		tmp_118 : 6
		p_shl16_cast : 7
		tmp_119 : 8
		tmp_120 : 9
	State 72
		tmp_122_cast : 1
		conv1_buff_addr_1 : 2
		tmp_123_cast : 1
		conv1_buff_addr_2 : 2
		conv1_buff_load_1 : 3
		conv1_buff_load_2 : 3
	State 73
	State 74
	State 75
	State 76
	State 77
		conv1_buff_addr_3 : 1
		conv1_buff_load_3 : 2
	State 78
	State 79
	State 80
	State 81
	State 82
		conv1_buff_addr_4 : 1
		conv1_buff_load_4 : 2
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
		conv_out1_addr : 1
		StgValue_463 : 2
	State 94
		exitcond16 : 1
		indvar_next6 : 1
		StgValue_469 : 2
		indvar5 : 1
		conv_out1_addr_2 : 2
		conv_out1_load : 3
	State 95
	State 96
		burstwrite_rend : 1
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_602          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|          |       indvar_next_fu_643      |    0    |    0    |    12   |
|          |      indvar_next4_fu_660      |    0    |    0    |    13   |
|          |      indvar_next5_fu_677      |    0    |    0    |    15   |
|          |        next_urem_fu_683       |    0    |    0    |    15   |
|          |        next_mul_fu_703        |    0    |    0    |    23   |
|          |         tmp_78_fu_729         |    0    |    0    |    15   |
|          |          tmp_s_fu_783         |    0    |    0    |    12   |
|          |         tmp_80_fu_796         |    0    |    0    |    12   |
|          |         tmp_83_fu_818         |    0    |    0    |    12   |
|          |         tmp_84_fu_828         |    0    |    0    |    12   |
|          |          kr_2_fu_848          |    0    |    0    |    12   |
|          |          kc_2_fu_868          |    0    |    0    |    12   |
|          |           r_6_fu_884          |    0    |    0    |    15   |
|          |         tmp_50_fu_890         |    0    |    0    |    15   |
|          |           c_6_fu_905          |    0    |    0    |    15   |
|          |         tmp_62_fu_911         |    0    |    0    |    15   |
|          |        chl_out_3_fu_938       |    0    |    0    |    12   |
|          |         tmp_122_fu_964        |    0    |    0    |    15   |
|          |         tmp_123_fu_970        |    0    |    0    |    12   |
|          |         tmp_124_fu_976        |    0    |    0    |    12   |
|    add   |        tmp_130_fu_1003        |    0    |    0    |    15   |
|          |        tmp_134_fu_1038        |    0    |    0    |    12   |
|          |        tmp_126_fu_1062        |    0    |    0    |    12   |
|          |        tmp_127_fu_1068        |    0    |    0    |    12   |
|          |          r_4_fu_1084          |    0    |    0    |    15   |
|          |          c_4_fu_1100          |    0    |    0    |    15   |
|          |        chl_out_fu_1116        |    0    |    0    |    12   |
|          |         tmp_90_fu_1156        |    0    |    0    |    15   |
|          |         tmp_94_fu_1191        |    0    |    0    |    12   |
|          |          r_5_fu_1324          |    0    |    0    |    15   |
|          |       chl_out_2_fu_1336       |    0    |    0    |    12   |
|          |        tmp_101_fu_1376        |    0    |    0    |    15   |
|          |        tmp_107_fu_1411        |    0    |    0    |    15   |
|          |        tmp_116_fu_1480        |    0    |    0    |    15   |
|          |        tmp_120_fu_1515        |    0    |    0    |    12   |
|          |          c_5_fu_1520          |    0    |    0    |    15   |
|          |        tmp_105_fu_1526        |    0    |    0    |    19   |
|          |        tmp_106_fu_1535        |    0    |    0    |    19   |
|          |        tmp_111_fu_1544        |    0    |    0    |    19   |
|          |        tmp_112_fu_1548        |    0    |    0    |    19   |
|          |      indvar_next6_fu_1570     |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_606          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |         tmp_76_fu_611         |    0    |    66   |   239   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond9_fu_637       |    0    |    0    |    9    |
|          |       exitcond14_fu_654       |    0    |    0    |    13   |
|          |       exitcond15_fu_671       |    0    |    0    |    11   |
|          |           tmp_fu_689          |    0    |    0    |    11   |
|          |         tmp_74_fu_723         |    0    |    0    |    11   |
|          |        exitcond8_fu_842       |    0    |    0    |    9    |
|          |        exitcond7_fu_862       |    0    |    0    |    9    |
|          |        exitcond6_fu_878       |    0    |    0    |    11   |
|          |        exitcond5_fu_899       |    0    |    0    |    11   |
|   icmp   |        exitcond4_fu_932       |    0    |    0    |    9    |
|          |       exitcond3_fu_1078       |    0    |    0    |    11   |
|          |       exitcond2_fu_1094       |    0    |    0    |    11   |
|          |       exitcond1_fu_1110       |    0    |    0    |    9    |
|          |         notlhs_fu_1224        |    0    |    0    |    11   |
|          |         notrhs_fu_1230        |    0    |    0    |    18   |
|          |         tmp_38_fu_1256        |    0    |    0    |    11   |
|          |         tmp_45_fu_1290        |    0    |    0    |    11   |
|          |        exitcond_fu_1330       |    0    |    0    |    9    |
|          |       exitcond16_fu_1564      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   urem   |           grp_fu_763          |    0    |    99   |    55   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_129_fu_993        |    0    |    0    |    15   |
|          |        tmp_133_fu_1032        |    0    |    0    |    12   |
|          |         tmp_89_fu_1146        |    0    |    0    |    15   |
|          |         tmp_93_fu_1185        |    0    |    0    |    12   |
|    sub   |        tmp_100_fu_1366        |    0    |    0    |    15   |
|          |        tmp_104_fu_1405        |    0    |    0    |    19   |
|          |        tmp_110_fu_1440        |    0    |    0    |    19   |
|          |        tmp_115_fu_1470        |    0    |    0    |    15   |
|          |        tmp_119_fu_1509        |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |        idx_urem_fu_695        |    0    |    0    |    8    |
|  select  |         tmp_57_fu_735         |    0    |    0    |    5    |
|          |         tmp_58_fu_1248        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           mul_fu_747          |    0    |    0    |    33   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_75_fu_1236        |    0    |    0    |    2    |
|    or    |         tmp_42_fu_1266        |    0    |    0    |    0    |
|          |         tmp_48_fu_1300        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    and   |         tmp_77_fu_1242        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_210      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_224      |    0    |    0    |    0    |
|          |       grp_readreq_fu_238      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     BIAS_read_read_fu_218     |    0    |    0    |    0    |
|   read   | FM_DDR_BUFF1_read_read_fu_232 |    0    |    0    |    0    |
|          |    WEIGHT_read_read_fu_246    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_252     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_477_write_fu_260   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         indvar9_fu_649        |    0    |    0    |    0    |
|          |         indvar1_fu_666        |    0    |    0    |    0    |
|          |        zext_cast_fu_743       |    0    |    0    |    0    |
|          |       tmp_51_cast_fu_769      |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_779      |    0    |    0    |    0    |
|          |       tmp_59_cast_fu_792      |    0    |    0    |    0    |
|          |       tmp_70_cast_fu_824      |    0    |    0    |    0    |
|          |      tmp_103_cast_fu_834      |    0    |    0    |    0    |
|          |         kr_cast_fu_838        |    0    |    0    |    0    |
|          |        tmp_cast_fu_854        |    0    |    0    |    0    |
|          |         kc_cast_fu_858        |    0    |    0    |    0    |
|          |       tmp_41_cast_fu_874      |    0    |    0    |    0    |
|          |       tmp_52_cast_fu_895      |    0    |    0    |    0    |
|          |         tmp_97_fu_923         |    0    |    0    |    0    |
|          |       tmp_64_cast_fu_928      |    0    |    0    |    0    |
|          |       tmp_67_cast_fu_944      |    0    |    0    |    0    |
|          |      p_shl10_cast1_fu_956     |    0    |    0    |    0    |
|          |      p_shl10_cast_fu_960      |    0    |    0    |    0    |
|          |       p_shl7_cast_fu_989      |    0    |    0    |    0    |
|          |      tmp_152_cast_fu_1043     |    0    |    0    |    0    |
|          |      tmp_141_cast_fu_1048     |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_1058      |    0    |    0    |    0    |
|   zext   |      tmp_144_cast_fu_1073     |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_1090      |    0    |    0    |    0    |
|          |      tmp_46_cast_fu_1106      |    0    |    0    |    0    |
|          |      p_shl13_cast_fu_1130     |    0    |    0    |    0    |
|          |      p_shl14_cast_fu_1142     |    0    |    0    |    0    |
|          |      tmp_112_cast_fu_1196     |    0    |    0    |    0    |
|          |         tmp_54_fu_1201        |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_1262      |    0    |    0    |    0    |
|          |      tmp_43_cast_fu_1272      |    0    |    0    |    0    |
|          |      tmp_44_cast_fu_1286      |    0    |    0    |    0    |
|          |      tmp_47_cast_fu_1296      |    0    |    0    |    0    |
|          |      tmp_49_cast_fu_1306      |    0    |    0    |    0    |
|          |      tmp_53_cast_fu_1320      |    0    |    0    |    0    |
|          |      p_shl23_cast_fu_1350     |    0    |    0    |    0    |
|          |      p_shl24_cast_fu_1362     |    0    |    0    |    0    |
|          |      p_shl17_cast_fu_1454     |    0    |    0    |    0    |
|          |      p_shl18_cast_fu_1466     |    0    |    0    |    0    |
|          |      tmp_122_cast_fu_1530     |    0    |    0    |    0    |
|          |      tmp_123_cast_fu_1539     |    0    |    0    |    0    |
|          |      tmp_128_cast_fu_1552     |    0    |    0    |    0    |
|          |      tmp_129_cast_fu_1556     |    0    |    0    |    0    |
|          |      tmp_137_cast_fu_1560     |    0    |    0    |    0    |
|          |        indvar5_fu_1576        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_70_fu_709         |    0    |    0    |    0    |
|          |         tmp_79_fu_753         |    0    |    0    |    0    |
|partselect|         tmp_73_fu_1210        |    0    |    0    |    0    |
|          |         tmp_85_fu_1276        |    0    |    0    |    0    |
|          |         tmp_86_fu_1310        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_72_fu_719         |    0    |    0    |    0    |
|          |         tmp_81_fu_802         |    0    |    0    |    0    |
|          |         tmp_82_fu_806         |    0    |    0    |    0    |
|          |        tmp_131_fu_1008        |    0    |    0    |    0    |
|   trunc  |         tmp_91_fu_1161        |    0    |    0    |    0    |
|          |         tmp_95_fu_1220        |    0    |    0    |    0    |
|          |        tmp_102_fu_1381        |    0    |    0    |    0    |
|          |        tmp_108_fu_1416        |    0    |    0    |    0    |
|          |        tmp_117_fu_1485        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_71_fu_772         |    0    |    0    |    0    |
|          |       p_shl_cast_fu_810       |    0    |    0    |    0    |
|          |         tmp_96_fu_916         |    0    |    0    |    0    |
|          |         tmp_121_fu_948        |    0    |    0    |    0    |
|          |         tmp_128_fu_981        |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_1012      |    0    |    0    |    0    |
|          |        tmp_132_fu_1020        |    0    |    0    |    0    |
|          |        tmp_125_fu_1051        |    0    |    0    |    0    |
|          |         tmp_87_fu_1122        |    0    |    0    |    0    |
|          |         tmp_88_fu_1134        |    0    |    0    |    0    |
|bitconcatenate|      p_shl11_cast_fu_1165     |    0    |    0    |    0    |
|          |         tmp_92_fu_1173        |    0    |    0    |    0    |
|          |         tmp_98_fu_1342        |    0    |    0    |    0    |
|          |         tmp_99_fu_1354        |    0    |    0    |    0    |
|          |      p_shl21_cast_fu_1385     |    0    |    0    |    0    |
|          |        tmp_103_fu_1393        |    0    |    0    |    0    |
|          |      p_shl19_cast_fu_1420     |    0    |    0    |    0    |
|          |        tmp_109_fu_1428        |    0    |    0    |    0    |
|          |        tmp_113_fu_1446        |    0    |    0    |    0    |
|          |        tmp_114_fu_1458        |    0    |    0    |    0    |
|          |      p_shl15_cast_fu_1489     |    0    |    0    |    0    |
|          |        tmp_118_fu_1497        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          div7_fu_789          |    0    |    0    |    0    |
|          |      tmp_147_cast_fu_999      |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_1028      |    0    |    0    |    0    |
|          |      tmp_107_cast_fu_1152     |    0    |    0    |    0    |
|   sext   |      p_shl12_cast_fu_1181     |    0    |    0    |    0    |
|          |      tmp_117_cast_fu_1372     |    0    |    0    |    0    |
|          |      p_shl22_cast_fu_1401     |    0    |    0    |    0    |
|          |      p_shl20_cast_fu_1436     |    0    |    0    |    0    |
|          |      tmp_132_cast_fu_1476     |    0    |    0    |    0    |
|          |      p_shl16_cast_fu_1505     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   513   |   2013  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    BIAS_read_reg_1590    |   32   |
|   B_CONV1_addr_reg_1799  |    3   |
|   B_CONV1_load_reg_1804  |   32   |
|FM_DDR_BUFF1_read_reg_1604|   32   |
|   WEIGHT_read_reg_1644   |   32   |
|   W_CONV1_addr_reg_1750  |    8   |
|   W_CONV1_load_reg_1755  |   32   |
|        c2_reg_533        |    5   |
|        c5_reg_568        |    5   |
|       c_4_reg_1776       |    5   |
|       c_5_reg_1883       |    5   |
|       c_6_reg_1711       |    5   |
|         c_reg_499        |    5   |
|     chl_out2_reg_511     |    3   |
|     chl_out3_reg_544     |    3   |
|     chl_out6_reg_580     |    3   |
|    chl_out_2_reg_1861    |    3   |
|    chl_out_3_reg_1734    |    3   |
|     chl_out_reg_1789     |    3   |
|conv1_buff_addr_1_reg_1888|   13   |
|conv1_buff_addr_2_reg_1893|   13   |
|conv1_buff_addr_3_reg_1913|   13   |
|conv1_buff_addr_4_reg_1918|   13   |
|conv1_buff_addr_5_reg_1745|   13   |
| conv1_buff_addr_reg_1794 |   13   |
|conv1_buff_load_2_reg_1908|   32   |
| conv_out1_addr_2_reg_1932|   11   |
|  conv_out1_load_reg_1937 |   32   |
|    exitcond14_reg_1595   |    1   |
|    exitcond15_reg_1609   |    1   |
|    exitcond16_reg_1923   |    1   |
|    exitcond9_reg_1581    |    1   |
|     idx_urem_reg_1618    |    8   |
|      indvar2_reg_433     |    8   |
|      indvar4_reg_591     |   11   |
|      indvar8_reg_421     |   11   |
|   indvar_next4_reg_1599  |   11   |
|   indvar_next5_reg_1613  |    8   |
|   indvar_next6_reg_1927  |   11   |
|   indvar_next_reg_1585   |    3   |
|      indvar_reg_409      |    3   |
|       kc_2_reg_1680      |    3   |
|     kc_cast_reg_1672     |    5   |
|        kc_reg_477        |    3   |
|       kr_2_reg_1662      |    3   |
|     kr_cast_reg_1654     |    5   |
|        kr_reg_466        |    3   |
|     next_mul_reg_1623    |   16   |
|      phi_mul_reg_444     |   16   |
|     phi_urem_reg_455     |    8   |
|   pic_in_addr_reg_1716   |   10   |
|   pic_in_load_reg_1726   |   32   |
|        r1_reg_522        |    5   |
|        r4_reg_556        |    5   |
|       r_4_reg_1763       |    5   |
|       r_5_reg_1853       |    5   |
|       r_6_reg_1693       |    5   |
|         r_reg_488        |    5   |
|          reg_616         |   32   |
|          reg_622         |   32   |
|          reg_629         |   32   |
|     tmp_104_reg_1866     |   14   |
|     tmp_110_reg_1872     |   14   |
|     tmp_111_reg_1898     |   14   |
|     tmp_112_reg_1903     |   14   |
|     tmp_120_reg_1878     |   12   |
|     tmp_124_reg_1739     |    6   |
|      tmp_38_reg_1814     |    1   |
|   tmp_39_cast_reg_1768   |   10   |
|   tmp_40_cast_reg_1818   |   10   |
|   tmp_41_cast_reg_1685   |    9   |
|   tmp_43_cast_reg_1823   |   10   |
|   tmp_44_cast_reg_1828   |    9   |
|   tmp_46_cast_reg_1781   |   14   |
|   tmp_47_cast_reg_1836   |   14   |
|   tmp_49_cast_reg_1842   |   14   |
|      tmp_50_reg_1698     |    5   |
|   tmp_52_cast_reg_1703   |   10   |
|   tmp_53_cast_reg_1848   |   12   |
|      tmp_57_reg_1634     |    5   |
|      tmp_58_reg_1809     |   32   |
|   tmp_64_cast_reg_1721   |   14   |
|      tmp_70_reg_1628     |    3   |
|      tmp_79_reg_1639     |    4   |
|      tmp_84_reg_1649     |    9   |
|     tmp_cast_reg_1667    |    6   |
+--------------------------+--------+
|           Total          |   945  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_252 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_277  |  p0  |   3  |   3  |    9   ||    15   |
|   grp_access_fu_290  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_303  |  p0  |   3  |   8  |   24   ||    15   |
|   grp_access_fu_332  |  p0  |   4  |  13  |   52   ||    21   |
|   grp_access_fu_332  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_332  |  p2  |   6  |   0  |    0   ||    33   |
|   grp_access_fu_395  |  p0  |   3  |  11  |   33   ||    15   |
|    indvar_reg_409    |  p0  |   2  |   3  |    6   ||    9    |
|    indvar8_reg_421   |  p0  |   2  |  11  |   22   ||    9    |
|       c_reg_499      |  p0  |   2  |   5  |   10   ||    9    |
|   chl_out3_reg_544   |  p0  |   2  |   3  |    6   ||    9    |
|      r4_reg_556      |  p0  |   2  |   5  |   10   ||    9    |
|      c5_reg_568      |  p0  |   2  |   5  |   10   ||    9    |
|      grp_fu_602      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_602      |  p1  |   4  |  32  |   128  ||    21   |
|      grp_fu_606      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_606      |  p1  |   2  |  32  |   64   ||    9    |
|        reg_622       |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_763      |  p0  |   2  |   5  |   10   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   672  ||  35.929 ||   243   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   513  |  2013  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   35   |    -   |   243  |
|  Register |    -   |    -   |   945  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   35   |  1458  |  2256  |
+-----------+--------+--------+--------+--------+
