//  ----------------------------------------------------------------------
//  File Name   : GenCFold/efuse_ctrl_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __EFUSE_CTRL_REGFILE_H__
#define __EFUSE_CTRL_REGFILE_H__

#include <stdint.h>

#define EFUSE_CTRL_STA_OFFSET                       0x000
#define EFUSE_CTRL_STA_EFU_AUTO_LD_READY_Pos        9
#define EFUSE_CTRL_STA_EFU_AUTO_LD_READY_Msk        0x200
#define EFUSE_CTRL_STA_EFU_AUTO_LD_BUSY_Pos         8
#define EFUSE_CTRL_STA_EFU_AUTO_LD_BUSY_Msk         0x100
#define EFUSE_CTRL_STA_EFU_CTRL_STATE_Pos           0
#define EFUSE_CTRL_STA_EFU_CTRL_STATE_Msk           0xf

#define EFUSE_CTRL_INT_EN_OFFSET                    0x004
#define EFUSE_CTRL_INT_EN_EFU_DONE_INTR_Pos         16
#define EFUSE_CTRL_INT_EN_EFU_DONE_INTR_Msk         0x10000
#define EFUSE_CTRL_INT_EN_EFU_DONE_INTR_EN_Pos      0
#define EFUSE_CTRL_INT_EN_EFU_DONE_INTR_EN_Msk      0x1

#define EFUSE_CTRL_CMD_CTL_OFFSET                   0x008
#define EFUSE_CTRL_CMD_CTL_EFU_REDUNDANCY_ENA_B_Pos    22
#define EFUSE_CTRL_CMD_CTL_EFU_REDUNDANCY_ENA_B_Msk    0x400000
#define EFUSE_CTRL_CMD_CTL_EFU_REDUNDANCY_ROW_SEL_Pos    21
#define EFUSE_CTRL_CMD_CTL_EFU_REDUNDANCY_ROW_SEL_Msk    0x200000
#define EFUSE_CTRL_CMD_CTL_EFU_MARGIN_RD_Pos        20
#define EFUSE_CTRL_CMD_CTL_EFU_MARGIN_RD_Msk        0x100000
#define EFUSE_CTRL_CMD_CTL_EFU_PWD_DOWN_Pos         19
#define EFUSE_CTRL_CMD_CTL_EFU_PWD_DOWN_Msk         0x80000
#define EFUSE_CTRL_CMD_CTL_EFU_CMD_TYPE_Pos         18
#define EFUSE_CTRL_CMD_CTL_EFU_CMD_TYPE_Msk         0x40000
#define EFUSE_CTRL_CMD_CTL_IMM_SHADOW_Pos           17
#define EFUSE_CTRL_CMD_CTL_IMM_SHADOW_Msk           0x20000
#define EFUSE_CTRL_CMD_CTL_EFU_CMD_START_Pos        16
#define EFUSE_CTRL_CMD_CTL_EFU_CMD_START_Msk        0x10000
#define EFUSE_CTRL_CMD_CTL_EFU_CMD_ADDR_Pos         0
#define EFUSE_CTRL_CMD_CTL_EFU_CMD_ADDR_Msk         0x1ff

#define EFUSE_CTRL_PARA1_OFFSET                     0x014
#define EFUSE_CTRL_PARA1_EFU_PROG_STANDBY_Pos       28
#define EFUSE_CTRL_PARA1_EFU_PROG_STANDBY_Msk       0xf0000000
#define EFUSE_CTRL_PARA1_EFU_PROG_STR_L_Pos         18
#define EFUSE_CTRL_PARA1_EFU_PROG_STR_L_Msk         0xffc0000
#define EFUSE_CTRL_PARA1_EFU_PROG_STR_H_Pos         8
#define EFUSE_CTRL_PARA1_EFU_PROG_STR_H_Msk         0x3ff00
#define EFUSE_CTRL_PARA1_EFU_VDD_HD_Pos             4
#define EFUSE_CTRL_PARA1_EFU_VDD_HD_Msk             0xf0
#define EFUSE_CTRL_PARA1_EFU_VDD_SU_Pos             0
#define EFUSE_CTRL_PARA1_EFU_VDD_SU_Msk             0xf

#define EFUSE_CTRL_PARA2_OFFSET                     0x018
#define EFUSE_CTRL_PARA2_EFU_CLK_DIV_Pos            0
#define EFUSE_CTRL_PARA2_EFU_CLK_DIV_Msk            0xf

#define EFUSE_CTRL_RD_DATA_OFFSET                   0x01C
#define EFUSE_CTRL_RD_DATA_EFU_READ_DATA_Pos        0
#define EFUSE_CTRL_RD_DATA_EFU_READ_DATA_Msk        0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_START_OFFSET           0x020
#define EFUSE_CTRL_AUTO_LOAD_START_EFU_AUTO_LD_START_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_START_EFU_AUTO_LD_START_Msk    0x1

#define EFUSE_CTRL_PROG_PROTECT_OFFSET              0x024
#define EFUSE_CTRL_PROG_PROTECT_EFU_PROG_PROTC_WD_Pos    0
#define EFUSE_CTRL_PROG_PROTECT_EFU_PROG_PROTC_WD_Msk    0x1

#define EFUSE_CTRL_PROG_PROTECT1_OFFSET             0x028
#define EFUSE_CTRL_PROG_PROTECT1_EFU_REDUNDANCY_RF_Pos    0
#define EFUSE_CTRL_PROG_PROTECT1_EFU_REDUNDANCY_RF_Msk    0xff

#define EFUSE_CTRL_SWD_KEYL_OFFSET                  0x02C
#define EFUSE_CTRL_SWD_KEYL_SWD_KEYL_Pos            0
#define EFUSE_CTRL_SWD_KEYL_SWD_KEYL_Msk            0xffffffff

#define EFUSE_CTRL_SWD_KEYH_OFFSET                  0x030
#define EFUSE_CTRL_SWD_KEYH_SWD_KEYH_Pos            0
#define EFUSE_CTRL_SWD_KEYH_SWD_KEYH_Msk            0xffffffff

#define EFUSE_CTRL_AES_KEY1_OFFSET_OFFSET           0x034
#define EFUSE_CTRL_AES_KEY1_OFFSET_AES_KEY1_OFFSET_Pos    0
#define EFUSE_CTRL_AES_KEY1_OFFSET_AES_KEY1_OFFSET_Msk    0x7f

#define EFUSE_CTRL_AUTO_LOAD_00_OFFSET              0x080
#define EFUSE_CTRL_AUTO_LOAD_00_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_00_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_01_OFFSET              0x084
#define EFUSE_CTRL_AUTO_LOAD_01_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_01_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_02_OFFSET              0x088
#define EFUSE_CTRL_AUTO_LOAD_02_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_02_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_03_OFFSET              0x08C
#define EFUSE_CTRL_AUTO_LOAD_03_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_03_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_04_OFFSET              0x090
#define EFUSE_CTRL_AUTO_LOAD_04_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_04_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_05_OFFSET              0x094
#define EFUSE_CTRL_AUTO_LOAD_05_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_05_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_06_OFFSET              0x098
#define EFUSE_CTRL_AUTO_LOAD_06_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_06_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_07_OFFSET              0x09C
#define EFUSE_CTRL_AUTO_LOAD_07_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_07_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_08_OFFSET              0x0A0
#define EFUSE_CTRL_AUTO_LOAD_08_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_08_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_09_OFFSET              0x0A4
#define EFUSE_CTRL_AUTO_LOAD_09_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_09_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_10_OFFSET              0x0A8
#define EFUSE_CTRL_AUTO_LOAD_10_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_10_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_11_OFFSET              0x0AC
#define EFUSE_CTRL_AUTO_LOAD_11_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_11_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_12_OFFSET              0x0B0
#define EFUSE_CTRL_AUTO_LOAD_12_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_12_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_13_OFFSET              0x0B4
#define EFUSE_CTRL_AUTO_LOAD_13_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_13_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_14_OFFSET              0x0B8
#define EFUSE_CTRL_AUTO_LOAD_14_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_14_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_AUTO_LOAD_15_OFFSET              0x0BC
#define EFUSE_CTRL_AUTO_LOAD_15_AUTO_LOAD_WORD_Pos    0
#define EFUSE_CTRL_AUTO_LOAD_15_AUTO_LOAD_WORD_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_00_OFFSET              0x1000
#define EFUSE_CTRL_DIRECT_RD_00_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_00_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_01_OFFSET              0x1004
#define EFUSE_CTRL_DIRECT_RD_01_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_01_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_02_OFFSET              0x1008
#define EFUSE_CTRL_DIRECT_RD_02_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_02_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_03_OFFSET              0x100C
#define EFUSE_CTRL_DIRECT_RD_03_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_03_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_04_OFFSET              0x1010
#define EFUSE_CTRL_DIRECT_RD_04_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_04_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_05_OFFSET              0x1014
#define EFUSE_CTRL_DIRECT_RD_05_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_05_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_06_OFFSET              0x1018
#define EFUSE_CTRL_DIRECT_RD_06_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_06_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_07_OFFSET              0x101C
#define EFUSE_CTRL_DIRECT_RD_07_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_07_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_08_OFFSET              0x1020
#define EFUSE_CTRL_DIRECT_RD_08_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_08_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_09_OFFSET              0x1024
#define EFUSE_CTRL_DIRECT_RD_09_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_09_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_10_OFFSET              0x1028
#define EFUSE_CTRL_DIRECT_RD_10_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_10_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_11_OFFSET              0x102C
#define EFUSE_CTRL_DIRECT_RD_11_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_11_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_12_OFFSET              0x1030
#define EFUSE_CTRL_DIRECT_RD_12_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_12_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_13_OFFSET              0x1034
#define EFUSE_CTRL_DIRECT_RD_13_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_13_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_14_OFFSET              0x1038
#define EFUSE_CTRL_DIRECT_RD_14_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_14_DIRECT_RD_DATA_Msk    0xffffffff

#define EFUSE_CTRL_DIRECT_RD_15_OFFSET              0x103C
#define EFUSE_CTRL_DIRECT_RD_15_DIRECT_RD_DATA_Pos    0
#define EFUSE_CTRL_DIRECT_RD_15_DIRECT_RD_DATA_Msk    0xffffffff

struct EFUSE_CTRL_REG_STA_BITS
{
    volatile uint32_t EFU_CTRL_STATE                : 4; // bit 0~3
    volatile uint32_t RESV_4_7                      : 4; // bit 4~7
    volatile uint32_t EFU_AUTO_LD_BUSY              : 1; // bit 8~8
    volatile uint32_t EFU_AUTO_LD_READY             : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union EFUSE_CTRL_REG_STA {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_STA_BITS                  bit;
};

struct EFUSE_CTRL_REG_INT_EN_BITS
{
    volatile uint32_t EFU_DONE_INTR_EN              : 1; // bit 0~0
    volatile uint32_t RESV_1_15                     : 15; // bit 1~15
    volatile uint32_t EFU_DONE_INTR                 : 1; // bit 16~16
    volatile uint32_t RESV_17_31                    : 15; // bit 17~31
};

union EFUSE_CTRL_REG_INT_EN {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_INT_EN_BITS               bit;
};

struct EFUSE_CTRL_REG_CMD_CTL_BITS
{
    volatile uint32_t EFU_CMD_ADDR                  : 9; // bit 0~8
    volatile uint32_t RESV_9_15                     : 7; // bit 9~15
    volatile uint32_t EFU_CMD_START                 : 1; // bit 16~16
    volatile uint32_t IMM_SHADOW                    : 1; // bit 17~17
    volatile uint32_t EFU_CMD_TYPE                  : 1; // bit 18~18
    volatile uint32_t EFU_PWD_DOWN                  : 1; // bit 19~19
    volatile uint32_t EFU_MARGIN_RD                 : 1; // bit 20~20
    volatile uint32_t EFU_REDUNDANCY_ROW_SEL        : 1; // bit 21~21
    volatile uint32_t EFU_REDUNDANCY_ENA_B          : 1; // bit 22~22
    volatile uint32_t RESV_23_31                    : 9; // bit 23~31
};

union EFUSE_CTRL_REG_CMD_CTL {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_CMD_CTL_BITS              bit;
};

struct EFUSE_CTRL_REG_PARA1_BITS
{
    volatile uint32_t EFU_VDD_SU                    : 4; // bit 0~3
    volatile uint32_t EFU_VDD_HD                    : 4; // bit 4~7
    volatile uint32_t EFU_PROG_STR_H                : 10; // bit 8~17
    volatile uint32_t EFU_PROG_STR_L                : 10; // bit 18~27
    volatile uint32_t EFU_PROG_STANDBY              : 4; // bit 28~31
};

union EFUSE_CTRL_REG_PARA1 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_PARA1_BITS                bit;
};

struct EFUSE_CTRL_REG_PARA2_BITS
{
    volatile uint32_t EFU_CLK_DIV                   : 4; // bit 0~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union EFUSE_CTRL_REG_PARA2 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_PARA2_BITS                bit;
};

struct EFUSE_CTRL_REG_RD_DATA_BITS
{
    volatile uint32_t EFU_READ_DATA                 : 32; // bit 0~31
};

union EFUSE_CTRL_REG_RD_DATA {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_RD_DATA_BITS              bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_START_BITS
{
    volatile uint32_t EFU_AUTO_LD_START             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_START {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_START_BITS      bit;
};

struct EFUSE_CTRL_REG_PROG_PROTECT_BITS
{
    volatile uint32_t EFU_PROG_PROTC_WD             : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union EFUSE_CTRL_REG_PROG_PROTECT {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_PROG_PROTECT_BITS         bit;
};

struct EFUSE_CTRL_REG_PROG_PROTECT1_BITS
{
    volatile uint32_t EFU_REDUNDANCY_RF             : 8; // bit 0~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union EFUSE_CTRL_REG_PROG_PROTECT1 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_PROG_PROTECT1_BITS        bit;
};

struct EFUSE_CTRL_REG_SWD_KEYL_BITS
{
    volatile uint32_t SWD_KEYL                      : 32; // bit 0~31
};

union EFUSE_CTRL_REG_SWD_KEYL {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_SWD_KEYL_BITS             bit;
};

struct EFUSE_CTRL_REG_SWD_KEYH_BITS
{
    volatile uint32_t SWD_KEYH                      : 32; // bit 0~31
};

union EFUSE_CTRL_REG_SWD_KEYH {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_SWD_KEYH_BITS             bit;
};

struct EFUSE_CTRL_REG_AES_KEY1_OFFSET_BITS
{
    volatile uint32_t AES_KEY1_OFFSET               : 7; // bit 0~6
    volatile uint32_t RESV_7_31                     : 25; // bit 7~31
};

union EFUSE_CTRL_REG_AES_KEY1_OFFSET {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AES_KEY1_OFFSET_BITS      bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_00_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_00 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_00_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_01_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_01 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_01_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_02_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_02 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_02_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_03_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_03 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_03_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_04_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_04 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_04_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_05_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_05 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_05_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_06_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_06 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_06_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_07_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_07 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_07_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_08_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_08 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_08_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_09_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_09 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_09_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_10_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_10 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_10_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_11_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_11 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_11_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_12_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_12 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_12_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_13_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_13 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_13_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_14_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_14 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_14_BITS         bit;
};

struct EFUSE_CTRL_REG_AUTO_LOAD_15_BITS
{
    volatile uint32_t AUTO_LOAD_WORD                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_AUTO_LOAD_15 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_AUTO_LOAD_15_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_00_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_00 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_00_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_01_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_01 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_01_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_02_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_02 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_02_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_03_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_03 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_03_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_04_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_04 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_04_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_05_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_05 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_05_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_06_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_06 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_06_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_07_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_07 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_07_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_08_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_08 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_08_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_09_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_09 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_09_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_10_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_10 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_10_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_11_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_11 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_11_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_12_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_12 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_12_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_13_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_13 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_13_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_14_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_14 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_14_BITS         bit;
};

struct EFUSE_CTRL_REG_DIRECT_RD_15_BITS
{
    volatile uint32_t DIRECT_RD_DATA                : 32; // bit 0~31
};

union EFUSE_CTRL_REG_DIRECT_RD_15 {
    volatile uint32_t                               all;
    struct EFUSE_CTRL_REG_DIRECT_RD_15_BITS         bit;
};

typedef struct
{
    union EFUSE_CTRL_REG_STA                        REG_STA;     // 0x000
    union EFUSE_CTRL_REG_INT_EN                     REG_INT_EN;  // 0x004
    union EFUSE_CTRL_REG_CMD_CTL                    REG_CMD_CTL; // 0x008
    volatile uint32_t                               REG_RESV_0XC_0X10[2];
    union EFUSE_CTRL_REG_PARA1                      REG_PARA1;   // 0x014
    union EFUSE_CTRL_REG_PARA2                      REG_PARA2;   // 0x018
    union EFUSE_CTRL_REG_RD_DATA                    REG_RD_DATA; // 0x01C
    union EFUSE_CTRL_REG_AUTO_LOAD_START            REG_AUTO_LOAD_START; // 0x020
    union EFUSE_CTRL_REG_PROG_PROTECT               REG_PROG_PROTECT; // 0x024
    union EFUSE_CTRL_REG_PROG_PROTECT1              REG_PROG_PROTECT1; // 0x028
    union EFUSE_CTRL_REG_SWD_KEYL                   REG_SWD_KEYL; // 0x02C
    union EFUSE_CTRL_REG_SWD_KEYH                   REG_SWD_KEYH; // 0x030
    union EFUSE_CTRL_REG_AES_KEY1_OFFSET            REG_AES_KEY1_OFFSET; // 0x034
    volatile uint32_t                               REG_RESV_0X38_0X7C[18];
    union EFUSE_CTRL_REG_AUTO_LOAD_00               REG_AUTO_LOAD_00; // 0x080
    union EFUSE_CTRL_REG_AUTO_LOAD_01               REG_AUTO_LOAD_01; // 0x084
    union EFUSE_CTRL_REG_AUTO_LOAD_02               REG_AUTO_LOAD_02; // 0x088
    union EFUSE_CTRL_REG_AUTO_LOAD_03               REG_AUTO_LOAD_03; // 0x08C
    union EFUSE_CTRL_REG_AUTO_LOAD_04               REG_AUTO_LOAD_04; // 0x090
    union EFUSE_CTRL_REG_AUTO_LOAD_05               REG_AUTO_LOAD_05; // 0x094
    union EFUSE_CTRL_REG_AUTO_LOAD_06               REG_AUTO_LOAD_06; // 0x098
    union EFUSE_CTRL_REG_AUTO_LOAD_07               REG_AUTO_LOAD_07; // 0x09C
    union EFUSE_CTRL_REG_AUTO_LOAD_08               REG_AUTO_LOAD_08; // 0x0A0
    union EFUSE_CTRL_REG_AUTO_LOAD_09               REG_AUTO_LOAD_09; // 0x0A4
    union EFUSE_CTRL_REG_AUTO_LOAD_10               REG_AUTO_LOAD_10; // 0x0A8
    union EFUSE_CTRL_REG_AUTO_LOAD_11               REG_AUTO_LOAD_11; // 0x0AC
    union EFUSE_CTRL_REG_AUTO_LOAD_12               REG_AUTO_LOAD_12; // 0x0B0
    union EFUSE_CTRL_REG_AUTO_LOAD_13               REG_AUTO_LOAD_13; // 0x0B4
    union EFUSE_CTRL_REG_AUTO_LOAD_14               REG_AUTO_LOAD_14; // 0x0B8
    union EFUSE_CTRL_REG_AUTO_LOAD_15               REG_AUTO_LOAD_15; // 0x0BC
    volatile uint32_t                               REG_RESV_0XC0_0XFFC[976];
    union EFUSE_CTRL_REG_DIRECT_RD_00               REG_DIRECT_RD_00; // 0x1000
    union EFUSE_CTRL_REG_DIRECT_RD_01               REG_DIRECT_RD_01; // 0x1004
    union EFUSE_CTRL_REG_DIRECT_RD_02               REG_DIRECT_RD_02; // 0x1008
    union EFUSE_CTRL_REG_DIRECT_RD_03               REG_DIRECT_RD_03; // 0x100C
    union EFUSE_CTRL_REG_DIRECT_RD_04               REG_DIRECT_RD_04; // 0x1010
    union EFUSE_CTRL_REG_DIRECT_RD_05               REG_DIRECT_RD_05; // 0x1014
    union EFUSE_CTRL_REG_DIRECT_RD_06               REG_DIRECT_RD_06; // 0x1018
    union EFUSE_CTRL_REG_DIRECT_RD_07               REG_DIRECT_RD_07; // 0x101C
    union EFUSE_CTRL_REG_DIRECT_RD_08               REG_DIRECT_RD_08; // 0x1020
    union EFUSE_CTRL_REG_DIRECT_RD_09               REG_DIRECT_RD_09; // 0x1024
    union EFUSE_CTRL_REG_DIRECT_RD_10               REG_DIRECT_RD_10; // 0x1028
    union EFUSE_CTRL_REG_DIRECT_RD_11               REG_DIRECT_RD_11; // 0x102C
    union EFUSE_CTRL_REG_DIRECT_RD_12               REG_DIRECT_RD_12; // 0x1030
    union EFUSE_CTRL_REG_DIRECT_RD_13               REG_DIRECT_RD_13; // 0x1034
    union EFUSE_CTRL_REG_DIRECT_RD_14               REG_DIRECT_RD_14; // 0x1038
    union EFUSE_CTRL_REG_DIRECT_RD_15               REG_DIRECT_RD_15; // 0x103C
} EFUSE_CTRL_RegDef;


#endif // __EFUSE_CTRL_REGFILE_H__

