-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "01/31/2023 00:12:06"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MC68K IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	RS232_TxData : OUT std_logic;
	CLOCK_50 : IN std_logic;
	Reset_L : IN std_logic;
	DataBusOut : OUT std_logic_vector(15 DOWNTO 0);
	DRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	Can0_RX : IN std_logic;
	Can1_RX : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	DataBusIn : OUT std_logic_vector(15 DOWNTO 0);
	miso_i : IN std_logic;
	SCL : INOUT std_logic;
	SDA : INOUT std_logic;
	TraceRequest_L : IN std_logic;
	IRQ2_L : IN std_logic;
	IRQ4_L : IN std_logic;
	RS232_RxData : IN std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	VGA_CLK : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_LDQM : OUT std_logic;
	sck_o : OUT std_logic;
	mosi_o : OUT std_logic;
	Can0_TX : OUT std_logic;
	Can1_TX : OUT std_logic;
	CPUClock : OUT std_logic;
	Dtack_L : OUT std_logic;
	RomSelect_H : OUT std_logic;
	RamSelect_H : OUT std_logic;
	DramRamSelect_H : OUT std_logic;
	IOSelect_H : OUT std_logic;
	GraphicsSelect_L : OUT std_logic;
	CanBusSelect_H : OUT std_logic;
	BG_L : OUT std_logic;
	ResetOut : OUT std_logic;
	DramDtack_L : OUT std_logic;
	AS_L : OUT std_logic;
	UDS_L : OUT std_logic;
	LDS_L : OUT std_logic;
	RW : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_E : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_Contrast_DE1 : OUT std_logic;
	AddressBus : OUT std_logic_vector(31 DOWNTO 0);
	DRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	DRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	LCD_Data : OUT std_logic_vector(7 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	SSN_O : OUT std_logic_vector(0 DOWNTO 0);
	VGA_B : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G : OUT std_logic_vector(7 DOWNTO 0);
	VGA_R : OUT std_logic_vector(7 DOWNTO 0)
	);
END MC68K;

-- Design Ports Information
-- RS232_TxData	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[15]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[14]	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[13]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[12]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[11]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[10]	=>  Location: PIN_AG1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[9]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[8]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[7]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[6]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[5]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[4]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[3]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[2]	=>  Location: PIN_AJ1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[1]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusOut[0]	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- Can0_RX	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- Can1_RX	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- DataBusIn[15]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[14]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[13]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[12]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[11]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[10]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[9]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[8]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[7]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[6]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[4]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[3]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[2]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DataBusIn[0]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- miso_i	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- sck_o	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- mosi_o	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- Can0_TX	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- Can1_TX	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- CPUClock	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- Dtack_L	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- RomSelect_H	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- RamSelect_H	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DramRamSelect_H	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- IOSelect_H	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- GraphicsSelect_L	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- CanBusSelect_H	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- BG_L	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ResetOut	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DramDtack_L	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AS_L	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- UDS_L	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LDS_L	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- RW	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_RS	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_E	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_RW	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Contrast_DE1	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[31]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[30]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[29]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[28]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[27]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[26]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[25]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[24]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[23]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[22]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[21]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[20]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[19]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[18]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[17]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[16]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[15]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[14]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[13]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[12]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[11]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[10]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[9]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[8]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[5]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[3]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[2]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AddressBus[0]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[7]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[5]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[1]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LCD_Data[0]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SSN_O[0]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- IRQ2_L	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IRQ4_L	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TraceRequest_L	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RS232_RxData	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SCL	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SDA	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- Reset_L	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MC68K IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_RS232_TxData : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_Reset_L : std_logic;
SIGNAL ww_DataBusOut : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_Can0_RX : std_logic;
SIGNAL ww_Can1_RX : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DataBusIn : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_miso_i : std_logic;
SIGNAL ww_TraceRequest_L : std_logic;
SIGNAL ww_IRQ2_L : std_logic;
SIGNAL ww_IRQ4_L : std_logic;
SIGNAL ww_RS232_RxData : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_sck_o : std_logic;
SIGNAL ww_mosi_o : std_logic;
SIGNAL ww_Can0_TX : std_logic;
SIGNAL ww_Can1_TX : std_logic;
SIGNAL ww_CPUClock : std_logic;
SIGNAL ww_Dtack_L : std_logic;
SIGNAL ww_RomSelect_H : std_logic;
SIGNAL ww_RamSelect_H : std_logic;
SIGNAL ww_DramRamSelect_H : std_logic;
SIGNAL ww_IOSelect_H : std_logic;
SIGNAL ww_GraphicsSelect_L : std_logic;
SIGNAL ww_CanBusSelect_H : std_logic;
SIGNAL ww_BG_L : std_logic;
SIGNAL ww_ResetOut : std_logic;
SIGNAL ww_DramDtack_L : std_logic;
SIGNAL ww_AS_L : std_logic;
SIGNAL ww_UDS_L : std_logic;
SIGNAL ww_LDS_L : std_logic;
SIGNAL ww_RW : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_E : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_Contrast_DE1 : std_logic;
SIGNAL ww_AddressBus : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LCD_Data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SSN_O : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \Can0_RX~input_o\ : std_logic;
SIGNAL \Can1_RX~input_o\ : std_logic;
SIGNAL \miso_i~input_o\ : std_logic;
SIGNAL \IRQ2_L~input_o\ : std_logic;
SIGNAL \IRQ4_L~input_o\ : std_logic;
SIGNAL \TraceRequest_L~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \RS232_RxData~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \SCL~input_o\ : std_logic;
SIGNAL \SDA~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \Reset_L~input_o\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\ : std_logic;
SIGNAL \inst1|inst5|Add1~22\ : std_logic;
SIGNAL \inst1|inst5|Add1~25_sumout\ : std_logic;
SIGNAL \inst1|inst5|Add1~26\ : std_logic;
SIGNAL \inst1|inst5|Add1~9_sumout\ : std_logic;
SIGNAL \inst1|inst5|Add1~10\ : std_logic;
SIGNAL \inst1|inst5|Add1~13_sumout\ : std_logic;
SIGNAL \inst1|inst5|Add1~14\ : std_logic;
SIGNAL \inst1|inst5|Add1~29_sumout\ : std_logic;
SIGNAL \inst1|inst5|HCount~3_combout\ : std_logic;
SIGNAL \inst1|inst5|Add1~30\ : std_logic;
SIGNAL \inst1|inst5|Add1~33_sumout\ : std_logic;
SIGNAL \inst1|inst5|HCount~4_combout\ : std_logic;
SIGNAL \inst1|inst5|Add1~34\ : std_logic;
SIGNAL \inst1|inst5|Add1~37_sumout\ : std_logic;
SIGNAL \inst1|inst5|HCount~5_combout\ : std_logic;
SIGNAL \inst1|inst5|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|inst5|Add1~38\ : std_logic;
SIGNAL \inst1|inst5|Add1~1_sumout\ : std_logic;
SIGNAL \inst1|inst5|HCount~0_combout\ : std_logic;
SIGNAL \inst1|inst5|Add1~2\ : std_logic;
SIGNAL \inst1|inst5|Add1~5_sumout\ : std_logic;
SIGNAL \inst1|inst5|HCount~1_combout\ : std_logic;
SIGNAL \inst1|inst5|always2~0_combout\ : std_logic;
SIGNAL \inst1|inst5|Add1~17_sumout\ : std_logic;
SIGNAL \inst1|inst5|HCount~2_combout\ : std_logic;
SIGNAL \inst1|inst5|Add1~18\ : std_logic;
SIGNAL \inst1|inst5|Add1~21_sumout\ : std_logic;
SIGNAL \inst1|inst5|always2~1_combout\ : std_logic;
SIGNAL \inst1|inst5|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|inst5|Equal2~0_combout\ : std_logic;
SIGNAL \inst1|inst5|Equal2~1_combout\ : std_logic;
SIGNAL \inst1|inst5|H_Sync_out~0_combout\ : std_logic;
SIGNAL \inst1|inst5|H_Sync_out~feeder_combout\ : std_logic;
SIGNAL \inst1|inst5|H_Sync_out~q\ : std_logic;
SIGNAL \inst1|inst5|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|inst5|V_Clock~q\ : std_logic;
SIGNAL \inst1|inst5|Add3~5_sumout\ : std_logic;
SIGNAL \inst1|inst5|Add3~6\ : std_logic;
SIGNAL \inst1|inst5|Add3~37_sumout\ : std_logic;
SIGNAL \inst1|inst5|VCount~7_combout\ : std_logic;
SIGNAL \inst1|inst5|VCount~0_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~2\ : std_logic;
SIGNAL \inst1|inst5|Add3~9_sumout\ : std_logic;
SIGNAL \inst1|inst5|VCount~1_combout\ : std_logic;
SIGNAL \inst1|inst5|Equal4~2_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~10\ : std_logic;
SIGNAL \inst1|inst5|Add3~29_sumout\ : std_logic;
SIGNAL \inst1|inst5|VCount~5_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~30\ : std_logic;
SIGNAL \inst1|inst5|Add3~25_sumout\ : std_logic;
SIGNAL \inst1|inst5|VCount~4_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~26\ : std_logic;
SIGNAL \inst1|inst5|Add3~21_sumout\ : std_logic;
SIGNAL \inst1|inst5|VCount~3_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~22\ : std_logic;
SIGNAL \inst1|inst5|Add3~17_sumout\ : std_logic;
SIGNAL \inst1|inst5|VCount~2_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~18\ : std_logic;
SIGNAL \inst1|inst5|Add3~13_sumout\ : std_logic;
SIGNAL \inst1|inst5|Equal4~0_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~38\ : std_logic;
SIGNAL \inst1|inst5|Add3~33_sumout\ : std_logic;
SIGNAL \inst1|inst5|VCount~6_combout\ : std_logic;
SIGNAL \inst1|inst5|Add3~34\ : std_logic;
SIGNAL \inst1|inst5|Add3~1_sumout\ : std_logic;
SIGNAL \inst1|inst5|Equal5~0_combout\ : std_logic;
SIGNAL \inst1|inst5|V_Sync_out~0_combout\ : std_logic;
SIGNAL \inst1|inst5|V_Sync_out~feeder_combout\ : std_logic;
SIGNAL \inst1|inst5|V_Sync_out~q\ : std_logic;
SIGNAL \inst1|inst5|always2~2_combout\ : std_logic;
SIGNAL \inst1|inst5|always2~4_combout\ : std_logic;
SIGNAL \inst1|inst5|always2~3_combout\ : std_logic;
SIGNAL \inst1|inst5|always2~5_combout\ : std_logic;
SIGNAL \inst1|inst5|Blank_L~q\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.InitialisingState~feeder_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.InitialisingState~q\ : std_logic;
SIGNAL \inst2|inst1|Timer[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|Add0~17_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~18\ : std_logic;
SIGNAL \inst2|inst1|Add0~21_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~22\ : std_logic;
SIGNAL \inst2|inst1|Add0~26\ : std_logic;
SIGNAL \inst2|inst1|Add0~29_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~30\ : std_logic;
SIGNAL \inst2|inst1|Add0~33_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~34\ : std_logic;
SIGNAL \inst2|inst1|Add0~37_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~38\ : std_logic;
SIGNAL \inst2|inst1|Add0~41_sumout\ : std_logic;
SIGNAL \inst2|inst1|Timer[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|Add0~42\ : std_logic;
SIGNAL \inst2|inst1|Add0~45_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~46\ : std_logic;
SIGNAL \inst2|inst1|Add0~49_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~50\ : std_logic;
SIGNAL \inst2|inst1|Add0~53_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~54\ : std_logic;
SIGNAL \inst2|inst1|Add0~57_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~58\ : std_logic;
SIGNAL \inst2|inst1|Add0~61_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~62\ : std_logic;
SIGNAL \inst2|inst1|Add0~1_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~2\ : std_logic;
SIGNAL \inst2|inst1|Add0~5_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~6\ : std_logic;
SIGNAL \inst2|inst1|Add0~9_sumout\ : std_logic;
SIGNAL \inst2|inst1|Add0~10\ : std_logic;
SIGNAL \inst2|inst1|Add0~13_sumout\ : std_logic;
SIGNAL \inst2|inst1|Equal0~0_combout\ : std_logic;
SIGNAL \inst2|inst1|Equal0~2_combout\ : std_logic;
SIGNAL \inst2|inst1|Timer~0_combout\ : std_logic;
SIGNAL \inst2|inst1|Add0~25_sumout\ : std_logic;
SIGNAL \inst2|inst1|Timer[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|Equal0~1_combout\ : std_logic;
SIGNAL \inst2|inst1|NextState~0_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|SDram_CKE_H~q\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.WaitingForPowerUpState~q\ : std_logic;
SIGNAL \inst2|inst1|NextState~5_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.IssueFirstNOP~q\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.PrechargingAllBanks~feeder_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|NextState~1_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.Refresh~q\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.LoadModeReg~q\ : std_logic;
SIGNAL \inst2|inst1|NextState~2_combout\ : std_logic;
SIGNAL \inst2|inst1|NextState~3_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.Refresh~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.IssueThirdNOP~feeder_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.IssueThirdNOP~q\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.IssueFourthNOP~q\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.IssueFifthNOP~q\ : std_logic;
SIGNAL \inst2|inst1|NextState~4_combout\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.LoadModeReg~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|Command~7_combout\ : std_logic;
SIGNAL \inst2|inst1|SDram_CAS_L~q\ : std_logic;
SIGNAL \inst2|inst1|CurrentState.PrechargingAllBanks~q\ : std_logic;
SIGNAL \inst2|inst1|Command~8_combout\ : std_logic;
SIGNAL \inst2|inst1|SDram_RAS_L~q\ : std_logic;
SIGNAL \inst2|inst1|Command~9_combout\ : std_logic;
SIGNAL \inst2|inst1|SDram_WE_L~q\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \inst1|inst5|Equal4~1_combout\ : std_logic;
SIGNAL \inst1|inst5|V_Data_On~0_combout\ : std_logic;
SIGNAL \inst1|inst5|V_Data_On~q\ : std_logic;
SIGNAL \inst1|inst5|H_Data_On~0_combout\ : std_logic;
SIGNAL \inst1|inst5|H_Data_On~q\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~2\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~6\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~10\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~14\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~18\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~22\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~26\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~30\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~38\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~42\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~46\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~50\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~54\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux2~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst1|inst3|altsyncram_component|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst1|inst5|HCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|inst1|Timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst5|VCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|inst5|Blue_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|inst5|Green_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|inst5|Red_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|outclk_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|clockgen_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[7]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_tdo_sel_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~46_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~45_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~43_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~42_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~40_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~39_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~37_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~36_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~34_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_NextState~2_combout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.IssueFourthNOP~q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.IssueThirdNOP~q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_NextState~1_combout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.IssueFirstNOP~q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.IssueFifthNOP~q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_NextState~0_combout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~1_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.PrechargingAllBanks~q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.LoadModeReg~q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_always2~4_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_always2~3_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_always2~2_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_V_Sync_out~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_H_Sync_out~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_always2~1_combout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a31~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a30~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a9~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a8~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a7~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a6~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_Timer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|inst5|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.Refresh~q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~q\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_VCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|inst5|ALT_INV_HCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ : std_logic;
SIGNAL \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst1|inst5|ALT_INV_V_Data_On~q\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_H_Data_On~q\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_V_Sync_out~q\ : std_logic;
SIGNAL \inst1|inst5|ALT_INV_H_Sync_out~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.PrechargingAllBanks~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.LoadModeReg~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_Timer[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_Timer[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_Timer[13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.Refresh~DUPLICATE_q\ : std_logic;
SIGNAL \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~DUPLICATE_q\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[2]~CLKENA0_outclk\ : std_logic;
SIGNAL \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_Reset_L~input_o\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
RS232_TxData <= ww_RS232_TxData;
ww_CLOCK_50 <= CLOCK_50;
ww_Reset_L <= Reset_L;
DataBusOut <= ww_DataBusOut;
ww_Can0_RX <= Can0_RX;
ww_Can1_RX <= Can1_RX;
ww_SW <= SW;
DataBusIn <= ww_DataBusIn;
ww_miso_i <= miso_i;
ww_TraceRequest_L <= TraceRequest_L;
ww_IRQ2_L <= IRQ2_L;
ww_IRQ4_L <= IRQ4_L;
ww_RS232_RxData <= RS232_RxData;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_CLK <= ww_VGA_CLK;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_LDQM <= ww_DRAM_LDQM;
sck_o <= ww_sck_o;
mosi_o <= ww_mosi_o;
Can0_TX <= ww_Can0_TX;
Can1_TX <= ww_Can1_TX;
CPUClock <= ww_CPUClock;
Dtack_L <= ww_Dtack_L;
RomSelect_H <= ww_RomSelect_H;
RamSelect_H <= ww_RamSelect_H;
DramRamSelect_H <= ww_DramRamSelect_H;
IOSelect_H <= ww_IOSelect_H;
GraphicsSelect_L <= ww_GraphicsSelect_L;
CanBusSelect_H <= ww_CanBusSelect_H;
BG_L <= ww_BG_L;
ResetOut <= ww_ResetOut;
DramDtack_L <= ww_DramDtack_L;
AS_L <= ww_AS_L;
UDS_L <= ww_UDS_L;
LDS_L <= ww_LDS_L;
RW <= ww_RW;
LCD_RS <= ww_LCD_RS;
LCD_E <= ww_LCD_E;
LCD_RW <= ww_LCD_RW;
LCD_Contrast_DE1 <= ww_LCD_Contrast_DE1;
AddressBus <= ww_AddressBus;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA <= ww_DRAM_BA;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
LCD_Data <= ww_LCD_Data;
LEDR <= ww_LEDR;
SSN_O <= ww_SSN_O;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\(0) <= \~GND~combout\;

\inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\(0) <= \~GND~combout\;

\inst1|inst3|altsyncram_component|auto_generated|q_b\(0) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(1) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(2) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(3) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(4) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(5) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(6) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(7) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(8) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(9) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(10) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(11) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(12) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(13) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(14) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(15) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(16) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(17) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(18) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(19) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(20) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(21) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(22) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst1|inst3|altsyncram_component|auto_generated|q_b\(23) <= \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= vcc;

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\ & \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\ & 
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ <= \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(5);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(7);
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8\ <= \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(8);

\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_Mux0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux1~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux2~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux2~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Add0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg[0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[7]~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux3~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux3~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~9_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_tdo_sel_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~46_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~45_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~43_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~42_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(15) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~40_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~39_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(14) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~37_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~36_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(13) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~34_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~33_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(12) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~31_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~30_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(11) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~28_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~27_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(10) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~25_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~24_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(9) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~22_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~21_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(8) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~19_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~18_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(7) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~16_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~15_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(6) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~13_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~12_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(5) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~10_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~9_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(4) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Mux0~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~7_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~6_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(3) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(12) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(11) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(10) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~4_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~3_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(2) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~4_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Add0~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\;
\inst2|inst1|ALT_INV_NextState~2_combout\ <= NOT \inst2|inst1|NextState~2_combout\;
\inst2|inst1|ALT_INV_CurrentState.IssueFourthNOP~q\ <= NOT \inst2|inst1|CurrentState.IssueFourthNOP~q\;
\inst2|inst1|ALT_INV_CurrentState.IssueThirdNOP~q\ <= NOT \inst2|inst1|CurrentState.IssueThirdNOP~q\;
\inst2|inst1|ALT_INV_NextState~1_combout\ <= NOT \inst2|inst1|NextState~1_combout\;
\inst2|inst1|ALT_INV_CurrentState.IssueFirstNOP~q\ <= NOT \inst2|inst1|CurrentState.IssueFirstNOP~q\;
\inst2|inst1|ALT_INV_CurrentState.IssueFifthNOP~q\ <= NOT \inst2|inst1|CurrentState.IssueFifthNOP~q\;
\inst2|inst1|ALT_INV_NextState~0_combout\ <= NOT \inst2|inst1|NextState~0_combout\;
\inst2|inst1|ALT_INV_Equal0~2_combout\ <= NOT \inst2|inst1|Equal0~2_combout\;
\inst2|inst1|ALT_INV_Equal0~1_combout\ <= NOT \inst2|inst1|Equal0~1_combout\;
\inst2|inst1|ALT_INV_Equal0~0_combout\ <= NOT \inst2|inst1|Equal0~0_combout\;
\inst1|inst5|ALT_INV_Equal4~2_combout\ <= NOT \inst1|inst5|Equal4~2_combout\;
\inst1|inst5|ALT_INV_Equal0~0_combout\ <= NOT \inst1|inst5|Equal0~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0) <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~1_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(1) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(4) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\;
\inst1|inst5|ALT_INV_Equal4~1_combout\ <= NOT \inst1|inst5|Equal4~1_combout\;
\inst2|inst1|ALT_INV_CurrentState.PrechargingAllBanks~q\ <= NOT \inst2|inst1|CurrentState.PrechargingAllBanks~q\;
\inst2|inst1|ALT_INV_CurrentState.LoadModeReg~q\ <= NOT \inst2|inst1|CurrentState.LoadModeReg~q\;
\inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\ <= NOT \inst2|inst1|CurrentState.InitialisingState~q\;
\inst1|inst5|ALT_INV_always2~4_combout\ <= NOT \inst1|inst5|always2~4_combout\;
\inst1|inst5|ALT_INV_always2~3_combout\ <= NOT \inst1|inst5|always2~3_combout\;
\inst1|inst5|ALT_INV_always2~2_combout\ <= NOT \inst1|inst5|always2~2_combout\;
\inst1|inst5|ALT_INV_V_Sync_out~0_combout\ <= NOT \inst1|inst5|V_Sync_out~0_combout\;
\inst1|inst5|ALT_INV_Equal5~0_combout\ <= NOT \inst1|inst5|Equal5~0_combout\;
\inst1|inst5|ALT_INV_Equal4~0_combout\ <= NOT \inst1|inst5|Equal4~0_combout\;
\inst1|inst5|ALT_INV_H_Sync_out~0_combout\ <= NOT \inst1|inst5|H_Sync_out~0_combout\;
\inst1|inst5|ALT_INV_Equal1~0_combout\ <= NOT \inst1|inst5|Equal1~0_combout\;
\inst1|inst5|ALT_INV_Equal2~1_combout\ <= NOT \inst1|inst5|Equal2~1_combout\;
\inst1|inst5|ALT_INV_Equal2~0_combout\ <= NOT \inst1|inst5|Equal2~0_combout\;
\inst1|inst5|ALT_INV_always2~1_combout\ <= NOT \inst1|inst5|always2~1_combout\;
\inst1|inst5|ALT_INV_always2~0_combout\ <= NOT \inst1|inst5|always2~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0) <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a15~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a31~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a14~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a30~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a13~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a29~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a12~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a28~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a11~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a27~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a10~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a26~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a9~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a25~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a8~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a24~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a7~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a23~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a6~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a22~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a5~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a21~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a4~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a20~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a3~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a19~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~53_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~49_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~45_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~41_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~37_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~33_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a2~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a18~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a1~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a17~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\;
\inst2|inst1|ALT_INV_Timer\(11) <= NOT \inst2|inst1|Timer\(11);
\inst2|inst1|ALT_INV_Timer\(10) <= NOT \inst2|inst1|Timer\(10);
\inst2|inst1|ALT_INV_Timer\(9) <= NOT \inst2|inst1|Timer\(9);
\inst2|inst1|ALT_INV_Timer\(8) <= NOT \inst2|inst1|Timer\(8);
\inst2|inst1|ALT_INV_Timer\(7) <= NOT \inst2|inst1|Timer\(7);
\inst2|inst1|ALT_INV_Timer\(6) <= NOT \inst2|inst1|Timer\(6);
\inst2|inst1|ALT_INV_Timer\(5) <= NOT \inst2|inst1|Timer\(5);
\inst2|inst1|ALT_INV_Timer\(4) <= NOT \inst2|inst1|Timer\(4);
\inst2|inst1|ALT_INV_Timer\(3) <= NOT \inst2|inst1|Timer\(3);
\inst2|inst1|ALT_INV_Timer\(2) <= NOT \inst2|inst1|Timer\(2);
\inst2|inst1|ALT_INV_Timer\(1) <= NOT \inst2|inst1|Timer\(1);
\inst2|inst1|ALT_INV_Timer\(0) <= NOT \inst2|inst1|Timer\(0);
\inst2|inst1|ALT_INV_Timer\(15) <= NOT \inst2|inst1|Timer\(15);
\inst2|inst1|ALT_INV_Timer\(14) <= NOT \inst2|inst1|Timer\(14);
\inst2|inst1|ALT_INV_Timer\(13) <= NOT \inst2|inst1|Timer\(13);
\inst2|inst1|ALT_INV_Timer\(12) <= NOT \inst2|inst1|Timer\(12);
\inst1|inst5|ALT_INV_Add3~37_sumout\ <= NOT \inst1|inst5|Add3~37_sumout\;
\inst1|inst5|ALT_INV_Add3~33_sumout\ <= NOT \inst1|inst5|Add3~33_sumout\;
\inst1|inst5|ALT_INV_Add3~29_sumout\ <= NOT \inst1|inst5|Add3~29_sumout\;
\inst1|inst5|ALT_INV_Add3~25_sumout\ <= NOT \inst1|inst5|Add3~25_sumout\;
\inst1|inst5|ALT_INV_Add3~21_sumout\ <= NOT \inst1|inst5|Add3~21_sumout\;
\inst1|inst5|ALT_INV_Add3~17_sumout\ <= NOT \inst1|inst5|Add3~17_sumout\;
\inst1|inst5|ALT_INV_Add3~9_sumout\ <= NOT \inst1|inst5|Add3~9_sumout\;
\inst1|inst5|ALT_INV_Add3~5_sumout\ <= NOT \inst1|inst5|Add3~5_sumout\;
\inst1|inst5|ALT_INV_Add1~37_sumout\ <= NOT \inst1|inst5|Add1~37_sumout\;
\inst1|inst5|ALT_INV_Add1~33_sumout\ <= NOT \inst1|inst5|Add1~33_sumout\;
\inst1|inst5|ALT_INV_Add1~29_sumout\ <= NOT \inst1|inst5|Add1~29_sumout\;
\inst1|inst5|ALT_INV_Add1~17_sumout\ <= NOT \inst1|inst5|Add1~17_sumout\;
\inst1|inst5|ALT_INV_Add1~5_sumout\ <= NOT \inst1|inst5|Add1~5_sumout\;
\inst1|inst5|ALT_INV_Add1~1_sumout\ <= NOT \inst1|inst5|Add1~1_sumout\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a0~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\;
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a16~PORTBDATAOUT0\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\;
\inst2|inst1|ALT_INV_CurrentState.Refresh~q\ <= NOT \inst2|inst1|CurrentState.Refresh~q\;
\inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~q\ <= NOT \inst2|inst1|CurrentState.WaitingForPowerUpState~q\;
\inst1|inst5|ALT_INV_VCount\(1) <= NOT \inst1|inst5|VCount\(1);
\inst1|inst5|ALT_INV_VCount\(2) <= NOT \inst1|inst5|VCount\(2);
\inst1|inst5|ALT_INV_VCount\(5) <= NOT \inst1|inst5|VCount\(5);
\inst1|inst5|ALT_INV_VCount\(6) <= NOT \inst1|inst5|VCount\(6);
\inst1|inst5|ALT_INV_VCount\(7) <= NOT \inst1|inst5|VCount\(7);
\inst1|inst5|ALT_INV_VCount\(8) <= NOT \inst1|inst5|VCount\(8);
\inst1|inst5|ALT_INV_VCount\(9) <= NOT \inst1|inst5|VCount\(9);
\inst1|inst5|ALT_INV_VCount\(4) <= NOT \inst1|inst5|VCount\(4);
\inst1|inst5|ALT_INV_VCount\(0) <= NOT \inst1|inst5|VCount\(0);
\inst1|inst5|ALT_INV_VCount\(3) <= NOT \inst1|inst5|VCount\(3);
\inst1|inst5|ALT_INV_HCount\(7) <= NOT \inst1|inst5|HCount\(7);
\inst1|inst5|ALT_INV_HCount\(6) <= NOT \inst1|inst5|HCount\(6);
\inst1|inst5|ALT_INV_HCount\(5) <= NOT \inst1|inst5|HCount\(5);
\inst1|inst5|ALT_INV_HCount\(2) <= NOT \inst1|inst5|HCount\(2);
\inst1|inst5|ALT_INV_HCount\(1) <= NOT \inst1|inst5|HCount\(1);
\inst1|inst5|ALT_INV_HCount\(0) <= NOT \inst1|inst5|HCount\(0);
\inst1|inst5|ALT_INV_HCount\(4) <= NOT \inst1|inst5|HCount\(4);
\inst1|inst5|ALT_INV_HCount\(3) <= NOT \inst1|inst5|HCount\(3);
\inst1|inst5|ALT_INV_HCount\(9) <= NOT \inst1|inst5|HCount\(9);
\inst1|inst5|ALT_INV_HCount\(8) <= NOT \inst1|inst5|HCount\(8);
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\;
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(1) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(1);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(2) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(2);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(3) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(3);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(4) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(4);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(5) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(5);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(6) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(6);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(7) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(7);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(8) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(8);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(9) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(9);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(10) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(10);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(11) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(11);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(12) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(12);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(13) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(13);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(14) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(14);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(15) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(15);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(16) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(16);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(17) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(17);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(18) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(18);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(19) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(19);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(20) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(20);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(21) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(21);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(22) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(22);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(23) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(23);
\inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(0) <= NOT \inst1|inst3|altsyncram_component|auto_generated|q_b\(0);
\inst1|inst5|ALT_INV_V_Data_On~q\ <= NOT \inst1|inst5|V_Data_On~q\;
\inst1|inst5|ALT_INV_H_Data_On~q\ <= NOT \inst1|inst5|H_Data_On~q\;
\inst1|inst5|ALT_INV_V_Sync_out~q\ <= NOT \inst1|inst5|V_Sync_out~q\;
\inst1|inst5|ALT_INV_H_Sync_out~q\ <= NOT \inst1|inst5|H_Sync_out~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[3]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[7]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[6]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg[2]~DUPLICATE_q\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\;
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg[1]~DUPLICATE_q\ <= NOT \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\;
\inst2|inst1|ALT_INV_CurrentState.PrechargingAllBanks~DUPLICATE_q\ <= NOT \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q\;
\inst2|inst1|ALT_INV_CurrentState.LoadModeReg~DUPLICATE_q\ <= NOT \inst2|inst1|CurrentState.LoadModeReg~DUPLICATE_q\;
\inst2|inst1|ALT_INV_Timer[6]~DUPLICATE_q\ <= NOT \inst2|inst1|Timer[6]~DUPLICATE_q\;
\inst2|inst1|ALT_INV_Timer[2]~DUPLICATE_q\ <= NOT \inst2|inst1|Timer[2]~DUPLICATE_q\;
\inst2|inst1|ALT_INV_Timer[13]~DUPLICATE_q\ <= NOT \inst2|inst1|Timer[13]~DUPLICATE_q\;
\inst2|inst1|ALT_INV_CurrentState.Refresh~DUPLICATE_q\ <= NOT \inst2|inst1|CurrentState.Refresh~DUPLICATE_q\;
\inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~DUPLICATE_q\ <= NOT \inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE_q\;
\inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[2]~CLKENA0_outclk\ <= NOT \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\;
\inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_Reset_L~input_o\ <= NOT \Reset_L~input_o\;

-- Location: MLABCELL_X3_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[6]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\);

-- Location: MLABCELL_X3_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[7]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: FF_X7_Y3_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~DUPLICATE_q\);

-- Location: FF_X7_Y3_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE_q\);

-- Location: IOOBUF_X72_Y0_N19
\DataBusIn[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(15));

-- Location: IOOBUF_X76_Y0_N2
\DataBusIn[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(14));

-- Location: IOOBUF_X62_Y0_N36
\DataBusIn[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(13));

-- Location: IOOBUF_X68_Y0_N36
\DataBusIn[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(12));

-- Location: IOOBUF_X82_Y0_N42
\DataBusIn[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(11));

-- Location: IOOBUF_X54_Y0_N2
\DataBusIn[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(10));

-- Location: IOOBUF_X62_Y0_N19
\DataBusIn[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(9));

-- Location: IOOBUF_X62_Y0_N53
\DataBusIn[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(8));

-- Location: IOOBUF_X58_Y0_N76
\DataBusIn[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(7));

-- Location: IOOBUF_X50_Y0_N59
\DataBusIn[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(6));

-- Location: IOOBUF_X62_Y0_N2
\DataBusIn[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(5));

-- Location: IOOBUF_X76_Y0_N19
\DataBusIn[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(4));

-- Location: IOOBUF_X54_Y0_N19
\DataBusIn[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(3));

-- Location: IOOBUF_X58_Y0_N93
\DataBusIn[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(2));

-- Location: IOOBUF_X50_Y0_N42
\DataBusIn[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(1));

-- Location: IOOBUF_X68_Y0_N19
\DataBusIn[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DataBusIn(0));

-- Location: IOOBUF_X86_Y0_N2
\RS232_TxData~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_RS232_TxData);

-- Location: IOOBUF_X24_Y81_N53
\DataBusOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(15));

-- Location: IOOBUF_X12_Y81_N2
\DataBusOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(14));

-- Location: IOOBUF_X12_Y0_N2
\DataBusOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(13));

-- Location: IOOBUF_X89_Y21_N22
\DataBusOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(12));

-- Location: IOOBUF_X89_Y21_N5
\DataBusOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(11));

-- Location: IOOBUF_X10_Y0_N42
\DataBusOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(10));

-- Location: IOOBUF_X16_Y0_N36
\DataBusOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(9));

-- Location: IOOBUF_X6_Y0_N36
\DataBusOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(8));

-- Location: IOOBUF_X14_Y0_N36
\DataBusOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(7));

-- Location: IOOBUF_X12_Y0_N53
\DataBusOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(6));

-- Location: IOOBUF_X16_Y0_N53
\DataBusOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(5));

-- Location: IOOBUF_X6_Y0_N53
\DataBusOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(4));

-- Location: IOOBUF_X14_Y0_N53
\DataBusOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(3));

-- Location: IOOBUF_X14_Y0_N2
\DataBusOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(2));

-- Location: IOOBUF_X14_Y0_N19
\DataBusOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(1));

-- Location: IOOBUF_X20_Y0_N36
\DataBusOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DataBusOut(0));

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|H_Sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|V_Sync_out~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blank_L~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X38_Y0_N36
\DRAM_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_DRAM_CLK);

-- Location: IOOBUF_X36_Y0_N53
\DRAM_CKE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst1|SDram_CKE_H~q\,
	devoe => ww_devoe,
	o => ww_DRAM_CKE);

-- Location: IOOBUF_X18_Y0_N59
\DRAM_CS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CS_N);

-- Location: IOOBUF_X18_Y0_N42
\DRAM_CAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst1|SDram_CAS_L~q\,
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N);

-- Location: IOOBUF_X22_Y0_N2
\DRAM_RAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst1|SDram_RAS_L~q\,
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N);

-- Location: IOOBUF_X20_Y0_N2
\DRAM_WE_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|inst1|SDram_WE_L~q\,
	devoe => ww_devoe,
	o => ww_DRAM_WE_N);

-- Location: IOOBUF_X36_Y0_N36
\DRAM_UDQM~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_UDQM);

-- Location: IOOBUF_X20_Y0_N19
\DRAM_LDQM~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_LDQM);

-- Location: IOOBUF_X66_Y0_N42
\sck_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_sck_o);

-- Location: IOOBUF_X70_Y0_N2
\mosi_o~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_mosi_o);

-- Location: IOOBUF_X64_Y0_N2
\Can0_TX~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_Can0_TX);

-- Location: IOOBUF_X64_Y0_N19
\Can1_TX~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_Can1_TX);

-- Location: IOOBUF_X4_Y81_N53
\CPUClock~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_CPUClock);

-- Location: IOOBUF_X16_Y81_N19
\Dtack_L~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Dtack_L);

-- Location: IOOBUF_X8_Y81_N19
\RomSelect_H~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RomSelect_H);

-- Location: IOOBUF_X8_Y81_N2
\RamSelect_H~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_RamSelect_H);

-- Location: IOOBUF_X6_Y81_N36
\DramRamSelect_H~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DramRamSelect_H);

-- Location: IOOBUF_X16_Y81_N2
\IOSelect_H~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_IOSelect_H);

-- Location: IOOBUF_X2_Y81_N93
\GraphicsSelect_L~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_GraphicsSelect_L);

-- Location: IOOBUF_X12_Y81_N19
\CanBusSelect_H~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CanBusSelect_H);

-- Location: IOOBUF_X22_Y0_N36
\BG_L~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_BG_L);

-- Location: IOOBUF_X10_Y0_N93
\ResetOut~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ResetOut);

-- Location: IOOBUF_X2_Y81_N76
\DramDtack_L~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DramDtack_L);

-- Location: IOOBUF_X2_Y81_N59
\AS_L~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AS_L);

-- Location: IOOBUF_X24_Y81_N2
\UDS_L~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_UDS_L);

-- Location: IOOBUF_X20_Y0_N53
\LDS_L~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LDS_L);

-- Location: IOOBUF_X2_Y81_N42
\RW~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_RW);

-- Location: IOOBUF_X64_Y0_N53
\LCD_RS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_RS);

-- Location: IOOBUF_X80_Y0_N36
\LCD_E~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_E);

-- Location: IOOBUF_X82_Y0_N76
\LCD_RW~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_RW);

-- Location: IOOBUF_X84_Y0_N36
\LCD_Contrast_DE1~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Contrast_DE1);

-- Location: IOOBUF_X24_Y81_N36
\AddressBus[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(31));

-- Location: IOOBUF_X26_Y81_N93
\AddressBus[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(30));

-- Location: IOOBUF_X26_Y81_N76
\AddressBus[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(29));

-- Location: IOOBUF_X34_Y81_N93
\AddressBus[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(28));

-- Location: IOOBUF_X34_Y81_N76
\AddressBus[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(27));

-- Location: IOOBUF_X38_Y81_N53
\AddressBus[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(26));

-- Location: IOOBUF_X16_Y81_N53
\AddressBus[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(25));

-- Location: IOOBUF_X16_Y81_N36
\AddressBus[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(24));

-- Location: IOOBUF_X14_Y81_N53
\AddressBus[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(23));

-- Location: IOOBUF_X14_Y81_N19
\AddressBus[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(22));

-- Location: IOOBUF_X14_Y81_N2
\AddressBus[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(21));

-- Location: IOOBUF_X32_Y81_N53
\AddressBus[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(20));

-- Location: IOOBUF_X30_Y81_N53
\AddressBus[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(19));

-- Location: IOOBUF_X12_Y81_N53
\AddressBus[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(18));

-- Location: IOOBUF_X20_Y81_N53
\AddressBus[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(17));

-- Location: IOOBUF_X22_Y81_N53
\AddressBus[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(16));

-- Location: IOOBUF_X32_Y81_N36
\AddressBus[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(15));

-- Location: IOOBUF_X30_Y81_N36
\AddressBus[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(14));

-- Location: IOOBUF_X6_Y81_N53
\AddressBus[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(13));

-- Location: IOOBUF_X12_Y81_N36
\AddressBus[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(12));

-- Location: IOOBUF_X10_Y81_N93
\AddressBus[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(11));

-- Location: IOOBUF_X20_Y81_N36
\AddressBus[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(10));

-- Location: IOOBUF_X22_Y81_N36
\AddressBus[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(9));

-- Location: IOOBUF_X18_Y81_N93
\AddressBus[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(8));

-- Location: IOOBUF_X30_Y81_N19
\AddressBus[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(7));

-- Location: IOOBUF_X34_Y81_N59
\AddressBus[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(6));

-- Location: IOOBUF_X8_Y81_N53
\AddressBus[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(5));

-- Location: IOOBUF_X8_Y81_N36
\AddressBus[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(4));

-- Location: IOOBUF_X10_Y81_N76
\AddressBus[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(3));

-- Location: IOOBUF_X4_Y81_N36
\AddressBus[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(2));

-- Location: IOOBUF_X18_Y81_N76
\AddressBus[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(1));

-- Location: IOOBUF_X30_Y81_N2
\AddressBus[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_AddressBus(0));

-- Location: IOOBUF_X40_Y0_N36
\DRAM_ADDR[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(12));

-- Location: IOOBUF_X30_Y0_N2
\DRAM_ADDR[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(11));

-- Location: IOOBUF_X26_Y0_N42
\DRAM_ADDR[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(10));

-- Location: IOOBUF_X26_Y0_N59
\DRAM_ADDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(9));

-- Location: IOOBUF_X38_Y0_N19
\DRAM_ADDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(8));

-- Location: IOOBUF_X32_Y0_N19
\DRAM_ADDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(7));

-- Location: IOOBUF_X24_Y0_N2
\DRAM_ADDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(6));

-- Location: IOOBUF_X28_Y0_N19
\DRAM_ADDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(5));

-- Location: IOOBUF_X28_Y0_N2
\DRAM_ADDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(4));

-- Location: IOOBUF_X24_Y0_N19
\DRAM_ADDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(3));

-- Location: IOOBUF_X38_Y0_N2
\DRAM_ADDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(2));

-- Location: IOOBUF_X30_Y0_N19
\DRAM_ADDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(1));

-- Location: IOOBUF_X40_Y0_N53
\DRAM_ADDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(0));

-- Location: IOOBUF_X38_Y0_N53
\DRAM_BA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(1));

-- Location: IOOBUF_X22_Y0_N19
\DRAM_BA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(0));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X86_Y0_N36
\LCD_Data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(7));

-- Location: IOOBUF_X88_Y0_N54
\LCD_Data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(6));

-- Location: IOOBUF_X78_Y0_N19
\LCD_Data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(5));

-- Location: IOOBUF_X88_Y0_N37
\LCD_Data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(4));

-- Location: IOOBUF_X86_Y0_N19
\LCD_Data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(3));

-- Location: IOOBUF_X88_Y0_N20
\LCD_Data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(2));

-- Location: IOOBUF_X88_Y0_N3
\LCD_Data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(1));

-- Location: IOOBUF_X56_Y0_N19
\LCD_Data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_Data(0));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X66_Y0_N59
\SSN_O[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_SSN_O(0));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Blue_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Green_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(7),
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(6),
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(5),
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(4),
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|inst5|Red_out\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X24_Y0_N36
\DRAM_DQ[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(15));

-- Location: IOOBUF_X26_Y0_N76
\DRAM_DQ[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(14));

-- Location: IOOBUF_X32_Y0_N36
\DRAM_DQ[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(13));

-- Location: IOOBUF_X32_Y0_N53
\DRAM_DQ[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(12));

-- Location: IOOBUF_X18_Y0_N93
\DRAM_DQ[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(11));

-- Location: IOOBUF_X30_Y0_N36
\DRAM_DQ[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(10));

-- Location: IOOBUF_X34_Y0_N93
\DRAM_DQ[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(9));

-- Location: IOOBUF_X34_Y0_N76
\DRAM_DQ[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(8));

-- Location: IOOBUF_X34_Y0_N42
\DRAM_DQ[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(7));

-- Location: IOOBUF_X34_Y0_N59
\DRAM_DQ[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(6));

-- Location: IOOBUF_X18_Y0_N76
\DRAM_DQ[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(5));

-- Location: IOOBUF_X30_Y0_N53
\DRAM_DQ[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(4));

-- Location: IOOBUF_X28_Y0_N53
\DRAM_DQ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(3));

-- Location: IOOBUF_X28_Y0_N36
\DRAM_DQ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(2));

-- Location: IOOBUF_X26_Y0_N93
\DRAM_DQ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(1));

-- Location: IOOBUF_X24_Y0_N53
\DRAM_DQ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => DRAM_DQ(0));

-- Location: IOOBUF_X58_Y0_N42
\SCL~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => SCL);

-- Location: IOOBUF_X54_Y0_N36
\SDA~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => SDA);

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: IOIBUF_X36_Y0_N1
\Reset_L~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset_L,
	o => \Reset_L~input_o\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \inst7|clockgen_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \ALT_INV_Reset_L~input_o\,
	refclkin => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \inst7|clockgen_inst|altera_pll_i|fboutclk_wire\(0),
	tclk => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y19_N1
\inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 5,
	dprio0_cnt_lo_div => 5,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "30.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 5)
-- pragma translate_on
PORT MAP (
	nen0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\,
	tclk0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(1));

-- Location: CLKCTRL_G4
\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(1),
	outclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\);

-- Location: MLABCELL_X25_Y79_N33
\inst1|inst5|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~21_sumout\ = SUM(( \inst1|inst5|HCount\(1) ) + ( GND ) + ( \inst1|inst5|Add1~18\ ))
-- \inst1|inst5|Add1~22\ = CARRY(( \inst1|inst5|HCount\(1) ) + ( GND ) + ( \inst1|inst5|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst1|inst5|ALT_INV_HCount\(1),
	cin => \inst1|inst5|Add1~18\,
	sumout => \inst1|inst5|Add1~21_sumout\,
	cout => \inst1|inst5|Add1~22\);

-- Location: MLABCELL_X25_Y79_N36
\inst1|inst5|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~25_sumout\ = SUM(( \inst1|inst5|HCount\(2) ) + ( GND ) + ( \inst1|inst5|Add1~22\ ))
-- \inst1|inst5|Add1~26\ = CARRY(( \inst1|inst5|HCount\(2) ) + ( GND ) + ( \inst1|inst5|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_HCount\(2),
	cin => \inst1|inst5|Add1~22\,
	sumout => \inst1|inst5|Add1~25_sumout\,
	cout => \inst1|inst5|Add1~26\);

-- Location: FF_X25_Y79_N17
\inst1|inst5|HCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst5|Add1~25_sumout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(2));

-- Location: MLABCELL_X25_Y79_N39
\inst1|inst5|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~9_sumout\ = SUM(( \inst1|inst5|HCount\(3) ) + ( GND ) + ( \inst1|inst5|Add1~26\ ))
-- \inst1|inst5|Add1~10\ = CARRY(( \inst1|inst5|HCount\(3) ) + ( GND ) + ( \inst1|inst5|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(3),
	cin => \inst1|inst5|Add1~26\,
	sumout => \inst1|inst5|Add1~9_sumout\,
	cout => \inst1|inst5|Add1~10\);

-- Location: FF_X25_Y79_N11
\inst1|inst5|HCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst5|Add1~9_sumout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(3));

-- Location: MLABCELL_X25_Y79_N42
\inst1|inst5|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~13_sumout\ = SUM(( \inst1|inst5|HCount\(4) ) + ( GND ) + ( \inst1|inst5|Add1~10\ ))
-- \inst1|inst5|Add1~14\ = CARRY(( \inst1|inst5|HCount\(4) ) + ( GND ) + ( \inst1|inst5|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_HCount\(4),
	cin => \inst1|inst5|Add1~10\,
	sumout => \inst1|inst5|Add1~13_sumout\,
	cout => \inst1|inst5|Add1~14\);

-- Location: FF_X25_Y79_N32
\inst1|inst5|HCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst5|Add1~13_sumout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(4));

-- Location: MLABCELL_X25_Y79_N45
\inst1|inst5|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~29_sumout\ = SUM(( \inst1|inst5|HCount\(5) ) + ( GND ) + ( \inst1|inst5|Add1~14\ ))
-- \inst1|inst5|Add1~30\ = CARRY(( \inst1|inst5|HCount\(5) ) + ( GND ) + ( \inst1|inst5|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_HCount\(5),
	cin => \inst1|inst5|Add1~14\,
	sumout => \inst1|inst5|Add1~29_sumout\,
	cout => \inst1|inst5|Add1~30\);

-- Location: MLABCELL_X25_Y79_N9
\inst1|inst5|HCount~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|HCount~3_combout\ = ( \inst1|inst5|always2~1_combout\ & ( (\inst1|inst5|Add1~29_sumout\ & ((!\inst1|inst5|always2~0_combout\) # (!\inst1|inst5|Equal0~0_combout\))) ) ) # ( !\inst1|inst5|always2~1_combout\ & ( \inst1|inst5|Add1~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_always2~0_combout\,
	datac => \inst1|inst5|ALT_INV_Add1~29_sumout\,
	datad => \inst1|inst5|ALT_INV_Equal0~0_combout\,
	dataf => \inst1|inst5|ALT_INV_always2~1_combout\,
	combout => \inst1|inst5|HCount~3_combout\);

-- Location: FF_X25_Y78_N5
\inst1|inst5|HCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst5|HCount~3_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(5));

-- Location: MLABCELL_X25_Y79_N48
\inst1|inst5|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~33_sumout\ = SUM(( \inst1|inst5|HCount\(6) ) + ( GND ) + ( \inst1|inst5|Add1~30\ ))
-- \inst1|inst5|Add1~34\ = CARRY(( \inst1|inst5|HCount\(6) ) + ( GND ) + ( \inst1|inst5|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_HCount\(6),
	cin => \inst1|inst5|Add1~30\,
	sumout => \inst1|inst5|Add1~33_sumout\,
	cout => \inst1|inst5|Add1~34\);

-- Location: MLABCELL_X25_Y79_N18
\inst1|inst5|HCount~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|HCount~4_combout\ = ( \inst1|inst5|Add1~33_sumout\ & ( (!\inst1|inst5|always2~0_combout\) # ((!\inst1|inst5|Equal0~0_combout\) # (!\inst1|inst5|always2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111001111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_always2~0_combout\,
	datac => \inst1|inst5|ALT_INV_Equal0~0_combout\,
	datad => \inst1|inst5|ALT_INV_always2~1_combout\,
	dataf => \inst1|inst5|ALT_INV_Add1~33_sumout\,
	combout => \inst1|inst5|HCount~4_combout\);

-- Location: FF_X25_Y79_N20
\inst1|inst5|HCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst5|HCount~4_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(6));

-- Location: MLABCELL_X25_Y79_N51
\inst1|inst5|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~37_sumout\ = SUM(( \inst1|inst5|HCount\(7) ) + ( GND ) + ( \inst1|inst5|Add1~34\ ))
-- \inst1|inst5|Add1~38\ = CARRY(( \inst1|inst5|HCount\(7) ) + ( GND ) + ( \inst1|inst5|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(7),
	cin => \inst1|inst5|Add1~34\,
	sumout => \inst1|inst5|Add1~37_sumout\,
	cout => \inst1|inst5|Add1~38\);

-- Location: MLABCELL_X25_Y79_N21
\inst1|inst5|HCount~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|HCount~5_combout\ = ( \inst1|inst5|Add1~37_sumout\ & ( (!\inst1|inst5|Equal0~0_combout\) # ((!\inst1|inst5|always2~0_combout\) # (!\inst1|inst5|always2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal0~0_combout\,
	datac => \inst1|inst5|ALT_INV_always2~0_combout\,
	datad => \inst1|inst5|ALT_INV_always2~1_combout\,
	dataf => \inst1|inst5|ALT_INV_Add1~37_sumout\,
	combout => \inst1|inst5|HCount~5_combout\);

-- Location: FF_X25_Y79_N23
\inst1|inst5|HCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst5|HCount~5_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(7));

-- Location: MLABCELL_X25_Y78_N51
\inst1|inst5|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal0~0_combout\ = (\inst1|inst5|HCount\(5) & (\inst1|inst5|HCount\(7) & \inst1|inst5|HCount\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(5),
	datab => \inst1|inst5|ALT_INV_HCount\(7),
	datac => \inst1|inst5|ALT_INV_HCount\(6),
	combout => \inst1|inst5|Equal0~0_combout\);

-- Location: MLABCELL_X25_Y79_N54
\inst1|inst5|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~1_sumout\ = SUM(( \inst1|inst5|HCount\(8) ) + ( GND ) + ( \inst1|inst5|Add1~38\ ))
-- \inst1|inst5|Add1~2\ = CARRY(( \inst1|inst5|HCount\(8) ) + ( GND ) + ( \inst1|inst5|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_HCount\(8),
	cin => \inst1|inst5|Add1~38\,
	sumout => \inst1|inst5|Add1~1_sumout\,
	cout => \inst1|inst5|Add1~2\);

-- Location: MLABCELL_X25_Y79_N0
\inst1|inst5|HCount~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|HCount~0_combout\ = ( \inst1|inst5|always2~1_combout\ & ( (\inst1|inst5|Add1~1_sumout\ & ((!\inst1|inst5|Equal0~0_combout\) # (!\inst1|inst5|always2~0_combout\))) ) ) # ( !\inst1|inst5|always2~1_combout\ & ( \inst1|inst5|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal0~0_combout\,
	datab => \inst1|inst5|ALT_INV_always2~0_combout\,
	datac => \inst1|inst5|ALT_INV_Add1~1_sumout\,
	dataf => \inst1|inst5|ALT_INV_always2~1_combout\,
	combout => \inst1|inst5|HCount~0_combout\);

-- Location: FF_X25_Y79_N2
\inst1|inst5|HCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst5|HCount~0_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(8));

-- Location: MLABCELL_X25_Y79_N57
\inst1|inst5|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~5_sumout\ = SUM(( \inst1|inst5|HCount\(9) ) + ( GND ) + ( \inst1|inst5|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(9),
	cin => \inst1|inst5|Add1~2\,
	sumout => \inst1|inst5|Add1~5_sumout\);

-- Location: MLABCELL_X25_Y79_N3
\inst1|inst5|HCount~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|HCount~1_combout\ = ( \inst1|inst5|always2~1_combout\ & ( (\inst1|inst5|Add1~5_sumout\ & ((!\inst1|inst5|Equal0~0_combout\) # (!\inst1|inst5|always2~0_combout\))) ) ) # ( !\inst1|inst5|always2~1_combout\ & ( \inst1|inst5|Add1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal0~0_combout\,
	datab => \inst1|inst5|ALT_INV_always2~0_combout\,
	datac => \inst1|inst5|ALT_INV_Add1~5_sumout\,
	dataf => \inst1|inst5|ALT_INV_always2~1_combout\,
	combout => \inst1|inst5|HCount~1_combout\);

-- Location: FF_X25_Y79_N5
\inst1|inst5|HCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst5|HCount~1_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(9));

-- Location: LABCELL_X27_Y80_N15
\inst1|inst5|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|always2~0_combout\ = (\inst1|inst5|HCount\(8) & \inst1|inst5|HCount\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_HCount\(8),
	datac => \inst1|inst5|ALT_INV_HCount\(9),
	combout => \inst1|inst5|always2~0_combout\);

-- Location: MLABCELL_X25_Y79_N30
\inst1|inst5|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add1~17_sumout\ = SUM(( \inst1|inst5|HCount\(0) ) + ( VCC ) + ( !VCC ))
-- \inst1|inst5|Add1~18\ = CARRY(( \inst1|inst5|HCount\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_HCount\(0),
	cin => GND,
	sumout => \inst1|inst5|Add1~17_sumout\,
	cout => \inst1|inst5|Add1~18\);

-- Location: MLABCELL_X25_Y79_N6
\inst1|inst5|HCount~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|HCount~2_combout\ = (\inst1|inst5|Add1~17_sumout\ & ((!\inst1|inst5|always2~1_combout\) # ((!\inst1|inst5|always2~0_combout\) # (!\inst1|inst5|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_always2~1_combout\,
	datab => \inst1|inst5|ALT_INV_always2~0_combout\,
	datac => \inst1|inst5|ALT_INV_Equal0~0_combout\,
	datad => \inst1|inst5|ALT_INV_Add1~17_sumout\,
	combout => \inst1|inst5|HCount~2_combout\);

-- Location: FF_X25_Y79_N8
\inst1|inst5|HCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst5|HCount~2_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(0));

-- Location: FF_X25_Y79_N38
\inst1|inst5|HCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst5|Add1~21_sumout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|HCount\(1));

-- Location: MLABCELL_X25_Y79_N24
\inst1|inst5|always2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|always2~1_combout\ = ( !\inst1|inst5|HCount\(0) & ( (!\inst1|inst5|HCount\(1) & (!\inst1|inst5|HCount\(4) & (!\inst1|inst5|HCount\(3) & !\inst1|inst5|HCount\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(1),
	datab => \inst1|inst5|ALT_INV_HCount\(4),
	datac => \inst1|inst5|ALT_INV_HCount\(3),
	datad => \inst1|inst5|ALT_INV_HCount\(2),
	dataf => \inst1|inst5|ALT_INV_HCount\(0),
	combout => \inst1|inst5|always2~1_combout\);

-- Location: MLABCELL_X25_Y78_N48
\inst1|inst5|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal1~0_combout\ = ( !\inst1|inst5|HCount\(6) & ( (!\inst1|inst5|HCount\(5) & \inst1|inst5|HCount\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(5),
	datab => \inst1|inst5|ALT_INV_HCount\(7),
	dataf => \inst1|inst5|ALT_INV_HCount\(6),
	combout => \inst1|inst5|Equal1~0_combout\);

-- Location: MLABCELL_X25_Y79_N27
\inst1|inst5|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal2~0_combout\ = ( \inst1|inst5|HCount\(3) & ( \inst1|inst5|HCount\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_HCount\(4),
	dataf => \inst1|inst5|ALT_INV_HCount\(3),
	combout => \inst1|inst5|Equal2~0_combout\);

-- Location: MLABCELL_X25_Y79_N12
\inst1|inst5|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal2~1_combout\ = ( !\inst1|inst5|HCount\(7) & ( !\inst1|inst5|HCount\(6) & ( (!\inst1|inst5|HCount\(0) & (\inst1|inst5|HCount\(5) & (!\inst1|inst5|HCount\(1) & !\inst1|inst5|HCount\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(0),
	datab => \inst1|inst5|ALT_INV_HCount\(5),
	datac => \inst1|inst5|ALT_INV_HCount\(1),
	datad => \inst1|inst5|ALT_INV_HCount\(2),
	datae => \inst1|inst5|ALT_INV_HCount\(7),
	dataf => \inst1|inst5|ALT_INV_HCount\(6),
	combout => \inst1|inst5|Equal2~1_combout\);

-- Location: LABCELL_X27_Y79_N30
\inst1|inst5|H_Sync_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|H_Sync_out~0_combout\ = ( \inst1|inst5|Equal2~1_combout\ & ( \inst1|inst5|H_Sync_out~q\ & ( (!\inst1|inst5|Equal2~0_combout\) # ((!\inst1|inst5|always2~0_combout\) # ((\inst1|inst5|always2~1_combout\ & \inst1|inst5|Equal1~0_combout\))) ) ) ) 
-- # ( !\inst1|inst5|Equal2~1_combout\ & ( \inst1|inst5|H_Sync_out~q\ ) ) # ( \inst1|inst5|Equal2~1_combout\ & ( !\inst1|inst5|H_Sync_out~q\ & ( (\inst1|inst5|always2~1_combout\ & (\inst1|inst5|Equal1~0_combout\ & \inst1|inst5|always2~0_combout\)) ) ) ) # ( 
-- !\inst1|inst5|Equal2~1_combout\ & ( !\inst1|inst5|H_Sync_out~q\ & ( (\inst1|inst5|always2~1_combout\ & (\inst1|inst5|Equal1~0_combout\ & \inst1|inst5|always2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000111111111111111111111111111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_always2~1_combout\,
	datab => \inst1|inst5|ALT_INV_Equal1~0_combout\,
	datac => \inst1|inst5|ALT_INV_Equal2~0_combout\,
	datad => \inst1|inst5|ALT_INV_always2~0_combout\,
	datae => \inst1|inst5|ALT_INV_Equal2~1_combout\,
	dataf => \inst1|inst5|ALT_INV_H_Sync_out~q\,
	combout => \inst1|inst5|H_Sync_out~0_combout\);

-- Location: LABCELL_X27_Y80_N0
\inst1|inst5|H_Sync_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|H_Sync_out~feeder_combout\ = \inst1|inst5|H_Sync_out~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Sync_out~0_combout\,
	combout => \inst1|inst5|H_Sync_out~feeder_combout\);

-- Location: FF_X27_Y80_N2
\inst1|inst5|H_Sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst5|H_Sync_out~feeder_combout\,
	asdata => VCC,
	sload => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|H_Sync_out~q\);

-- Location: MLABCELL_X25_Y80_N33
\inst1|inst5|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal0~1_combout\ = ( \inst1|inst5|always2~1_combout\ & ( (\inst1|inst5|Equal0~0_combout\ & \inst1|inst5|always2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal0~0_combout\,
	datac => \inst1|inst5|ALT_INV_always2~0_combout\,
	dataf => \inst1|inst5|ALT_INV_always2~1_combout\,
	combout => \inst1|inst5|Equal0~1_combout\);

-- Location: FF_X25_Y80_N23
\inst1|inst5|V_Clock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst5|Equal0~1_combout\,
	sload => VCC,
	ena => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|V_Clock~q\);

-- Location: LABCELL_X24_Y78_N30
\inst1|inst5|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~5_sumout\ = SUM(( \inst1|inst5|VCount\(0) ) + ( VCC ) + ( !VCC ))
-- \inst1|inst5|Add3~6\ = CARRY(( \inst1|inst5|VCount\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_VCount\(0),
	cin => GND,
	sumout => \inst1|inst5|Add3~5_sumout\,
	cout => \inst1|inst5|Add3~6\);

-- Location: LABCELL_X24_Y78_N33
\inst1|inst5|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~37_sumout\ = SUM(( \inst1|inst5|VCount\(1) ) + ( GND ) + ( \inst1|inst5|Add3~6\ ))
-- \inst1|inst5|Add3~38\ = CARRY(( \inst1|inst5|VCount\(1) ) + ( GND ) + ( \inst1|inst5|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(1),
	cin => \inst1|inst5|Add3~6\,
	sumout => \inst1|inst5|Add3~37_sumout\,
	cout => \inst1|inst5|Add3~38\);

-- Location: LABCELL_X24_Y78_N24
\inst1|inst5|VCount~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~7_combout\ = ( \inst1|inst5|Add3~37_sumout\ & ( (!\inst1|inst5|VCount\(1)) # ((!\inst1|inst5|Equal4~2_combout\) # ((!\inst1|inst5|Equal4~0_combout\) # (!\inst1|inst5|VCount\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(1),
	datab => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datac => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datad => \inst1|inst5|ALT_INV_VCount\(2),
	dataf => \inst1|inst5|ALT_INV_Add3~37_sumout\,
	combout => \inst1|inst5|VCount~7_combout\);

-- Location: FF_X24_Y78_N23
\inst1|inst5|VCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	asdata => \inst1|inst5|VCount~7_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(1));

-- Location: MLABCELL_X25_Y78_N9
\inst1|inst5|VCount~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~0_combout\ = ( \inst1|inst5|VCount\(2) & ( (\inst1|inst5|Add3~5_sumout\ & ((!\inst1|inst5|Equal4~0_combout\) # ((!\inst1|inst5|Equal4~2_combout\) # (!\inst1|inst5|VCount\(1))))) ) ) # ( !\inst1|inst5|VCount\(2) & ( 
-- \inst1|inst5|Add3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010001010101010101010101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Add3~5_sumout\,
	datab => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datac => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datad => \inst1|inst5|ALT_INV_VCount\(1),
	datae => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|VCount~0_combout\);

-- Location: FF_X25_Y78_N11
\inst1|inst5|VCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	d => \inst1|inst5|VCount~0_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(0));

-- Location: LABCELL_X24_Y78_N39
\inst1|inst5|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~1_sumout\ = SUM(( \inst1|inst5|VCount\(3) ) + ( GND ) + ( \inst1|inst5|Add3~34\ ))
-- \inst1|inst5|Add3~2\ = CARRY(( \inst1|inst5|VCount\(3) ) + ( GND ) + ( \inst1|inst5|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_VCount\(3),
	cin => \inst1|inst5|Add3~34\,
	sumout => \inst1|inst5|Add3~1_sumout\,
	cout => \inst1|inst5|Add3~2\);

-- Location: LABCELL_X24_Y78_N42
\inst1|inst5|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~9_sumout\ = SUM(( \inst1|inst5|VCount\(4) ) + ( GND ) + ( \inst1|inst5|Add3~2\ ))
-- \inst1|inst5|Add3~10\ = CARRY(( \inst1|inst5|VCount\(4) ) + ( GND ) + ( \inst1|inst5|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_VCount\(4),
	cin => \inst1|inst5|Add3~2\,
	sumout => \inst1|inst5|Add3~9_sumout\,
	cout => \inst1|inst5|Add3~10\);

-- Location: LABCELL_X24_Y78_N6
\inst1|inst5|VCount~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~1_combout\ = ( \inst1|inst5|VCount\(2) & ( (\inst1|inst5|Add3~9_sumout\ & ((!\inst1|inst5|VCount\(1)) # ((!\inst1|inst5|Equal4~2_combout\) # (!\inst1|inst5|Equal4~0_combout\)))) ) ) # ( !\inst1|inst5|VCount\(2) & ( 
-- \inst1|inst5|Add3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(1),
	datab => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datac => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datad => \inst1|inst5|ALT_INV_Add3~9_sumout\,
	dataf => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|VCount~1_combout\);

-- Location: FF_X24_Y78_N8
\inst1|inst5|VCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	d => \inst1|inst5|VCount~1_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(4));

-- Location: LABCELL_X24_Y78_N3
\inst1|inst5|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal4~2_combout\ = ( \inst1|inst5|VCount\(4) & ( (!\inst1|inst5|VCount\(0) & !\inst1|inst5|VCount\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_VCount\(0),
	datad => \inst1|inst5|ALT_INV_VCount\(3),
	dataf => \inst1|inst5|ALT_INV_VCount\(4),
	combout => \inst1|inst5|Equal4~2_combout\);

-- Location: LABCELL_X24_Y78_N45
\inst1|inst5|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~29_sumout\ = SUM(( \inst1|inst5|VCount\(5) ) + ( GND ) + ( \inst1|inst5|Add3~10\ ))
-- \inst1|inst5|Add3~30\ = CARRY(( \inst1|inst5|VCount\(5) ) + ( GND ) + ( \inst1|inst5|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(5),
	cin => \inst1|inst5|Add3~10\,
	sumout => \inst1|inst5|Add3~29_sumout\,
	cout => \inst1|inst5|Add3~30\);

-- Location: LABCELL_X24_Y78_N18
\inst1|inst5|VCount~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~5_combout\ = ( \inst1|inst5|VCount\(2) & ( (\inst1|inst5|Add3~29_sumout\ & ((!\inst1|inst5|Equal4~0_combout\) # ((!\inst1|inst5|Equal4~2_combout\) # (!\inst1|inst5|VCount\(1))))) ) ) # ( !\inst1|inst5|VCount\(2) & ( 
-- \inst1|inst5|Add3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datab => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datac => \inst1|inst5|ALT_INV_VCount\(1),
	datad => \inst1|inst5|ALT_INV_Add3~29_sumout\,
	dataf => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|VCount~5_combout\);

-- Location: FF_X24_Y78_N20
\inst1|inst5|VCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	d => \inst1|inst5|VCount~5_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(5));

-- Location: LABCELL_X24_Y78_N48
\inst1|inst5|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~25_sumout\ = SUM(( \inst1|inst5|VCount\(6) ) + ( GND ) + ( \inst1|inst5|Add3~30\ ))
-- \inst1|inst5|Add3~26\ = CARRY(( \inst1|inst5|VCount\(6) ) + ( GND ) + ( \inst1|inst5|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_VCount\(6),
	cin => \inst1|inst5|Add3~30\,
	sumout => \inst1|inst5|Add3~25_sumout\,
	cout => \inst1|inst5|Add3~26\);

-- Location: LABCELL_X24_Y78_N15
\inst1|inst5|VCount~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~4_combout\ = ( \inst1|inst5|VCount\(2) & ( (\inst1|inst5|Add3~25_sumout\ & ((!\inst1|inst5|Equal4~0_combout\) # ((!\inst1|inst5|Equal4~2_combout\) # (!\inst1|inst5|VCount\(1))))) ) ) # ( !\inst1|inst5|VCount\(2) & ( 
-- \inst1|inst5|Add3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011100000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datab => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datac => \inst1|inst5|ALT_INV_Add3~25_sumout\,
	datad => \inst1|inst5|ALT_INV_VCount\(1),
	dataf => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|VCount~4_combout\);

-- Location: FF_X24_Y78_N17
\inst1|inst5|VCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	d => \inst1|inst5|VCount~4_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(6));

-- Location: LABCELL_X24_Y78_N51
\inst1|inst5|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~21_sumout\ = SUM(( \inst1|inst5|VCount\(7) ) + ( GND ) + ( \inst1|inst5|Add3~26\ ))
-- \inst1|inst5|Add3~22\ = CARRY(( \inst1|inst5|VCount\(7) ) + ( GND ) + ( \inst1|inst5|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_VCount\(7),
	cin => \inst1|inst5|Add3~26\,
	sumout => \inst1|inst5|Add3~21_sumout\,
	cout => \inst1|inst5|Add3~22\);

-- Location: LABCELL_X24_Y78_N12
\inst1|inst5|VCount~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~3_combout\ = ( \inst1|inst5|VCount\(2) & ( (\inst1|inst5|Add3~21_sumout\ & ((!\inst1|inst5|Equal4~0_combout\) # ((!\inst1|inst5|Equal4~2_combout\) # (!\inst1|inst5|VCount\(1))))) ) ) # ( !\inst1|inst5|VCount\(2) & ( 
-- \inst1|inst5|Add3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011100000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datab => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datac => \inst1|inst5|ALT_INV_Add3~21_sumout\,
	datad => \inst1|inst5|ALT_INV_VCount\(1),
	dataf => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|VCount~3_combout\);

-- Location: FF_X24_Y78_N14
\inst1|inst5|VCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	d => \inst1|inst5|VCount~3_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(7));

-- Location: LABCELL_X24_Y78_N54
\inst1|inst5|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~17_sumout\ = SUM(( \inst1|inst5|VCount\(8) ) + ( GND ) + ( \inst1|inst5|Add3~22\ ))
-- \inst1|inst5|Add3~18\ = CARRY(( \inst1|inst5|VCount\(8) ) + ( GND ) + ( \inst1|inst5|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_VCount\(8),
	cin => \inst1|inst5|Add3~22\,
	sumout => \inst1|inst5|Add3~17_sumout\,
	cout => \inst1|inst5|Add3~18\);

-- Location: LABCELL_X24_Y78_N9
\inst1|inst5|VCount~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~2_combout\ = ( \inst1|inst5|VCount\(2) & ( (\inst1|inst5|Add3~17_sumout\ & ((!\inst1|inst5|VCount\(1)) # ((!\inst1|inst5|Equal4~2_combout\) # (!\inst1|inst5|Equal4~0_combout\)))) ) ) # ( !\inst1|inst5|VCount\(2) & ( 
-- \inst1|inst5|Add3~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(1),
	datab => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datac => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datad => \inst1|inst5|ALT_INV_Add3~17_sumout\,
	dataf => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|VCount~2_combout\);

-- Location: FF_X24_Y78_N11
\inst1|inst5|VCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	d => \inst1|inst5|VCount~2_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(8));

-- Location: LABCELL_X24_Y78_N57
\inst1|inst5|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~13_sumout\ = SUM(( \inst1|inst5|VCount\(9) ) + ( GND ) + ( \inst1|inst5|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(9),
	cin => \inst1|inst5|Add3~18\,
	sumout => \inst1|inst5|Add3~13_sumout\);

-- Location: FF_X25_Y78_N17
\inst1|inst5|VCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	asdata => \inst1|inst5|Add3~13_sumout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(9));

-- Location: LABCELL_X24_Y78_N0
\inst1|inst5|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal4~0_combout\ = ( \inst1|inst5|VCount\(8) & ( (\inst1|inst5|VCount\(5) & (\inst1|inst5|VCount\(7) & (\inst1|inst5|VCount\(6) & !\inst1|inst5|VCount\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(5),
	datab => \inst1|inst5|ALT_INV_VCount\(7),
	datac => \inst1|inst5|ALT_INV_VCount\(6),
	datad => \inst1|inst5|ALT_INV_VCount\(9),
	dataf => \inst1|inst5|ALT_INV_VCount\(8),
	combout => \inst1|inst5|Equal4~0_combout\);

-- Location: LABCELL_X24_Y78_N36
\inst1|inst5|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Add3~33_sumout\ = SUM(( \inst1|inst5|VCount\(2) ) + ( GND ) + ( \inst1|inst5|Add3~38\ ))
-- \inst1|inst5|Add3~34\ = CARRY(( \inst1|inst5|VCount\(2) ) + ( GND ) + ( \inst1|inst5|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_VCount\(2),
	cin => \inst1|inst5|Add3~38\,
	sumout => \inst1|inst5|Add3~33_sumout\,
	cout => \inst1|inst5|Add3~34\);

-- Location: LABCELL_X24_Y78_N21
\inst1|inst5|VCount~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|VCount~6_combout\ = ( \inst1|inst5|VCount\(2) & ( (\inst1|inst5|Add3~33_sumout\ & ((!\inst1|inst5|Equal4~0_combout\) # ((!\inst1|inst5|Equal4~2_combout\) # (!\inst1|inst5|VCount\(1))))) ) ) # ( !\inst1|inst5|VCount\(2) & ( 
-- \inst1|inst5|Add3~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011100000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datab => \inst1|inst5|ALT_INV_Equal4~2_combout\,
	datac => \inst1|inst5|ALT_INV_Add3~33_sumout\,
	datad => \inst1|inst5|ALT_INV_VCount\(1),
	dataf => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|VCount~6_combout\);

-- Location: FF_X24_Y78_N26
\inst1|inst5|VCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	asdata => \inst1|inst5|VCount~6_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(2));

-- Location: FF_X24_Y78_N5
\inst1|inst5|VCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	asdata => \inst1|inst5|Add3~1_sumout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|VCount\(3));

-- Location: LABCELL_X24_Y78_N27
\inst1|inst5|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal5~0_combout\ = ( !\inst1|inst5|VCount\(2) & ( \inst1|inst5|VCount\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(1),
	dataf => \inst1|inst5|ALT_INV_VCount\(2),
	combout => \inst1|inst5|Equal5~0_combout\);

-- Location: MLABCELL_X25_Y78_N24
\inst1|inst5|V_Sync_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|V_Sync_out~0_combout\ = ( \inst1|inst5|Equal5~0_combout\ & ( \inst1|inst5|V_Sync_out~q\ & ( ((!\inst1|inst5|Equal4~0_combout\) # ((!\inst1|inst5|VCount\(0)) # (\inst1|inst5|VCount\(4)))) # (\inst1|inst5|VCount\(3)) ) ) ) # ( 
-- !\inst1|inst5|Equal5~0_combout\ & ( \inst1|inst5|V_Sync_out~q\ ) ) # ( \inst1|inst5|Equal5~0_combout\ & ( !\inst1|inst5|V_Sync_out~q\ & ( (\inst1|inst5|VCount\(3) & (\inst1|inst5|Equal4~0_combout\ & (!\inst1|inst5|VCount\(4) & !\inst1|inst5|VCount\(0)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000011111111111111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(3),
	datab => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datac => \inst1|inst5|ALT_INV_VCount\(4),
	datad => \inst1|inst5|ALT_INV_VCount\(0),
	datae => \inst1|inst5|ALT_INV_Equal5~0_combout\,
	dataf => \inst1|inst5|ALT_INV_V_Sync_out~q\,
	combout => \inst1|inst5|V_Sync_out~0_combout\);

-- Location: LABCELL_X27_Y80_N36
\inst1|inst5|V_Sync_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|V_Sync_out~feeder_combout\ = \inst1|inst5|V_Sync_out~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_V_Sync_out~0_combout\,
	combout => \inst1|inst5|V_Sync_out~feeder_combout\);

-- Location: FF_X27_Y80_N38
\inst1|inst5|V_Sync_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	d => \inst1|inst5|V_Sync_out~feeder_combout\,
	asdata => VCC,
	sload => \ALT_INV_Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|V_Sync_out~q\);

-- Location: MLABCELL_X25_Y78_N33
\inst1|inst5|always2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|always2~2_combout\ = (\inst1|inst5|HCount\(5) & !\inst1|inst5|HCount\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(5),
	datab => \inst1|inst5|ALT_INV_HCount\(6),
	combout => \inst1|inst5|always2~2_combout\);

-- Location: MLABCELL_X25_Y78_N30
\inst1|inst5|always2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|always2~4_combout\ = (!\inst1|inst5|HCount\(6) & ((!\inst1|inst5|HCount\(7)))) # (\inst1|inst5|HCount\(6) & (\inst1|inst5|HCount\(5) & \inst1|inst5|HCount\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000010001110011000001000111001100000100011100110000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_HCount\(5),
	datab => \inst1|inst5|ALT_INV_HCount\(6),
	datad => \inst1|inst5|ALT_INV_HCount\(7),
	combout => \inst1|inst5|always2~4_combout\);

-- Location: MLABCELL_X25_Y78_N36
\inst1|inst5|always2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|always2~3_combout\ = ( \inst1|inst5|VCount\(1) & ( (\inst1|inst5|VCount\(4) & ((\inst1|inst5|VCount\(2)) # (\inst1|inst5|VCount\(3)))) ) ) # ( !\inst1|inst5|VCount\(1) & ( (!\inst1|inst5|VCount\(3) & (!\inst1|inst5|VCount\(0) & 
-- (!\inst1|inst5|VCount\(4) & !\inst1|inst5|VCount\(2)))) # (\inst1|inst5|VCount\(3) & (((\inst1|inst5|VCount\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010100000101100001010000010100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(3),
	datab => \inst1|inst5|ALT_INV_VCount\(0),
	datac => \inst1|inst5|ALT_INV_VCount\(4),
	datad => \inst1|inst5|ALT_INV_VCount\(2),
	dataf => \inst1|inst5|ALT_INV_VCount\(1),
	combout => \inst1|inst5|always2~3_combout\);

-- Location: MLABCELL_X25_Y78_N42
\inst1|inst5|always2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|always2~5_combout\ = ( \inst1|inst5|always2~3_combout\ & ( \inst1|inst5|always2~0_combout\ & ( (\inst1|inst5|always2~4_combout\ & ((!\inst1|inst5|always2~2_combout\) # (\inst1|inst5|always2~1_combout\))) ) ) ) # ( 
-- !\inst1|inst5|always2~3_combout\ & ( \inst1|inst5|always2~0_combout\ & ( (!\inst1|inst5|Equal4~0_combout\ & (\inst1|inst5|always2~4_combout\ & ((!\inst1|inst5|always2~2_combout\) # (\inst1|inst5|always2~1_combout\)))) ) ) ) # ( 
-- \inst1|inst5|always2~3_combout\ & ( !\inst1|inst5|always2~0_combout\ ) ) # ( !\inst1|inst5|always2~3_combout\ & ( !\inst1|inst5|always2~0_combout\ & ( !\inst1|inst5|Equal4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111100000000110001000000000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_always2~1_combout\,
	datab => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	datac => \inst1|inst5|ALT_INV_always2~2_combout\,
	datad => \inst1|inst5|ALT_INV_always2~4_combout\,
	datae => \inst1|inst5|ALT_INV_always2~3_combout\,
	dataf => \inst1|inst5|ALT_INV_always2~0_combout\,
	combout => \inst1|inst5|always2~5_combout\);

-- Location: DDIOOUTCELL_X6_Y81_N27
\inst1|inst5|Blank_L\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \inst1|inst5|always2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|Blank_L~q\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 3,
	dprio0_cnt_lo_div => 3,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "50.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(2));

-- Location: CLKCTRL_G1
\inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(2),
	outclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\);

-- Location: PLLOUTPUTCOUNTER_X0_Y22_N1
\inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 4,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 3,
	dprio0_cnt_lo_div => 3,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "50.0 mhz",
	phase_shift => "10000 ps",
  fractional_pll_index => 0,
  output_counter_index => 8)
-- pragma translate_on
PORT MAP (
	nen0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8\,
	tclk0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(3));

-- Location: CLKCTRL_G3
\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(3),
	outclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\);

-- Location: MLABCELL_X25_Y50_N0
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X24_Y4_N42
\inst2|inst1|CurrentState.InitialisingState~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|CurrentState.InitialisingState~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \inst2|inst1|CurrentState.InitialisingState~feeder_combout\);

-- Location: FF_X24_Y4_N44
\inst2|inst1|CurrentState.InitialisingState\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|CurrentState.InitialisingState~feeder_combout\,
	clrn => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.InitialisingState~q\);

-- Location: FF_X23_Y4_N41
\inst2|inst1|Timer[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~5_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer[13]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y4_N0
\inst2|inst1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~17_sumout\ = SUM(( \inst2|inst1|Timer\(0) ) + ( VCC ) + ( !VCC ))
-- \inst2|inst1|Add0~18\ = CARRY(( \inst2|inst1|Timer\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst1|ALT_INV_Timer\(0),
	cin => GND,
	sumout => \inst2|inst1|Add0~17_sumout\,
	cout => \inst2|inst1|Add0~18\);

-- Location: FF_X23_Y4_N1
\inst2|inst1|Timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~17_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(0));

-- Location: LABCELL_X23_Y4_N3
\inst2|inst1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~21_sumout\ = SUM(( \inst2|inst1|Timer\(1) ) + ( VCC ) + ( \inst2|inst1|Add0~18\ ))
-- \inst2|inst1|Add0~22\ = CARRY(( \inst2|inst1|Timer\(1) ) + ( VCC ) + ( \inst2|inst1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst1|ALT_INV_Timer\(1),
	cin => \inst2|inst1|Add0~18\,
	sumout => \inst2|inst1|Add0~21_sumout\,
	cout => \inst2|inst1|Add0~22\);

-- Location: FF_X23_Y4_N4
\inst2|inst1|Timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~21_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(1));

-- Location: LABCELL_X23_Y4_N6
\inst2|inst1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~25_sumout\ = SUM(( \inst2|inst1|Timer\(2) ) + ( VCC ) + ( \inst2|inst1|Add0~22\ ))
-- \inst2|inst1|Add0~26\ = CARRY(( \inst2|inst1|Timer\(2) ) + ( VCC ) + ( \inst2|inst1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_Timer\(2),
	cin => \inst2|inst1|Add0~22\,
	sumout => \inst2|inst1|Add0~25_sumout\,
	cout => \inst2|inst1|Add0~26\);

-- Location: LABCELL_X23_Y4_N9
\inst2|inst1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~29_sumout\ = SUM(( \inst2|inst1|Timer\(3) ) + ( VCC ) + ( \inst2|inst1|Add0~26\ ))
-- \inst2|inst1|Add0~30\ = CARRY(( \inst2|inst1|Timer\(3) ) + ( VCC ) + ( \inst2|inst1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Timer\(3),
	cin => \inst2|inst1|Add0~26\,
	sumout => \inst2|inst1|Add0~29_sumout\,
	cout => \inst2|inst1|Add0~30\);

-- Location: FF_X23_Y4_N10
\inst2|inst1|Timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~29_sumout\,
	asdata => VCC,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(3));

-- Location: LABCELL_X23_Y4_N12
\inst2|inst1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~33_sumout\ = SUM(( \inst2|inst1|Timer\(4) ) + ( VCC ) + ( \inst2|inst1|Add0~30\ ))
-- \inst2|inst1|Add0~34\ = CARRY(( \inst2|inst1|Timer\(4) ) + ( VCC ) + ( \inst2|inst1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_Timer\(4),
	cin => \inst2|inst1|Add0~30\,
	sumout => \inst2|inst1|Add0~33_sumout\,
	cout => \inst2|inst1|Add0~34\);

-- Location: FF_X23_Y4_N14
\inst2|inst1|Timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~33_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(4));

-- Location: LABCELL_X23_Y4_N15
\inst2|inst1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~37_sumout\ = SUM(( \inst2|inst1|Timer\(5) ) + ( VCC ) + ( \inst2|inst1|Add0~34\ ))
-- \inst2|inst1|Add0~38\ = CARRY(( \inst2|inst1|Timer\(5) ) + ( VCC ) + ( \inst2|inst1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst1|ALT_INV_Timer\(5),
	cin => \inst2|inst1|Add0~34\,
	sumout => \inst2|inst1|Add0~37_sumout\,
	cout => \inst2|inst1|Add0~38\);

-- Location: FF_X23_Y4_N16
\inst2|inst1|Timer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~37_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(5));

-- Location: LABCELL_X23_Y4_N18
\inst2|inst1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~41_sumout\ = SUM(( \inst2|inst1|Timer[6]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|inst1|Add0~38\ ))
-- \inst2|inst1|Add0~42\ = CARRY(( \inst2|inst1|Timer[6]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|inst1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst1|ALT_INV_Timer[6]~DUPLICATE_q\,
	cin => \inst2|inst1|Add0~38\,
	sumout => \inst2|inst1|Add0~41_sumout\,
	cout => \inst2|inst1|Add0~42\);

-- Location: FF_X23_Y4_N20
\inst2|inst1|Timer[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~41_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer[6]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y4_N21
\inst2|inst1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~45_sumout\ = SUM(( \inst2|inst1|Timer\(7) ) + ( VCC ) + ( \inst2|inst1|Add0~42\ ))
-- \inst2|inst1|Add0~46\ = CARRY(( \inst2|inst1|Timer\(7) ) + ( VCC ) + ( \inst2|inst1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst1|ALT_INV_Timer\(7),
	cin => \inst2|inst1|Add0~42\,
	sumout => \inst2|inst1|Add0~45_sumout\,
	cout => \inst2|inst1|Add0~46\);

-- Location: FF_X23_Y4_N22
\inst2|inst1|Timer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~45_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(7));

-- Location: LABCELL_X23_Y4_N24
\inst2|inst1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~49_sumout\ = SUM(( \inst2|inst1|Timer\(8) ) + ( VCC ) + ( \inst2|inst1|Add0~46\ ))
-- \inst2|inst1|Add0~50\ = CARRY(( \inst2|inst1|Timer\(8) ) + ( VCC ) + ( \inst2|inst1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Timer\(8),
	cin => \inst2|inst1|Add0~46\,
	sumout => \inst2|inst1|Add0~49_sumout\,
	cout => \inst2|inst1|Add0~50\);

-- Location: FF_X23_Y4_N25
\inst2|inst1|Timer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~49_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(8));

-- Location: LABCELL_X23_Y4_N27
\inst2|inst1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~53_sumout\ = SUM(( \inst2|inst1|Timer\(9) ) + ( VCC ) + ( \inst2|inst1|Add0~50\ ))
-- \inst2|inst1|Add0~54\ = CARRY(( \inst2|inst1|Timer\(9) ) + ( VCC ) + ( \inst2|inst1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_Timer\(9),
	cin => \inst2|inst1|Add0~50\,
	sumout => \inst2|inst1|Add0~53_sumout\,
	cout => \inst2|inst1|Add0~54\);

-- Location: FF_X23_Y4_N29
\inst2|inst1|Timer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~53_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(9));

-- Location: LABCELL_X23_Y4_N30
\inst2|inst1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~57_sumout\ = SUM(( \inst2|inst1|Timer\(10) ) + ( VCC ) + ( \inst2|inst1|Add0~54\ ))
-- \inst2|inst1|Add0~58\ = CARRY(( \inst2|inst1|Timer\(10) ) + ( VCC ) + ( \inst2|inst1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Timer\(10),
	cin => \inst2|inst1|Add0~54\,
	sumout => \inst2|inst1|Add0~57_sumout\,
	cout => \inst2|inst1|Add0~58\);

-- Location: FF_X23_Y4_N32
\inst2|inst1|Timer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~57_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(10));

-- Location: LABCELL_X23_Y4_N33
\inst2|inst1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~61_sumout\ = SUM(( \inst2|inst1|Timer\(11) ) + ( VCC ) + ( \inst2|inst1|Add0~58\ ))
-- \inst2|inst1|Add0~62\ = CARRY(( \inst2|inst1|Timer\(11) ) + ( VCC ) + ( \inst2|inst1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst2|inst1|ALT_INV_Timer\(11),
	cin => \inst2|inst1|Add0~58\,
	sumout => \inst2|inst1|Add0~61_sumout\,
	cout => \inst2|inst1|Add0~62\);

-- Location: FF_X23_Y4_N35
\inst2|inst1|Timer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~61_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(11));

-- Location: LABCELL_X23_Y4_N36
\inst2|inst1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~1_sumout\ = SUM(( \inst2|inst1|Timer\(12) ) + ( VCC ) + ( \inst2|inst1|Add0~62\ ))
-- \inst2|inst1|Add0~2\ = CARRY(( \inst2|inst1|Timer\(12) ) + ( VCC ) + ( \inst2|inst1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst1|ALT_INV_Timer\(12),
	cin => \inst2|inst1|Add0~62\,
	sumout => \inst2|inst1|Add0~1_sumout\,
	cout => \inst2|inst1|Add0~2\);

-- Location: FF_X23_Y4_N37
\inst2|inst1|Timer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~1_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(12));

-- Location: LABCELL_X23_Y4_N39
\inst2|inst1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~5_sumout\ = SUM(( \inst2|inst1|Timer[13]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|inst1|Add0~2\ ))
-- \inst2|inst1|Add0~6\ = CARRY(( \inst2|inst1|Timer[13]~DUPLICATE_q\ ) + ( VCC ) + ( \inst2|inst1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_Timer[13]~DUPLICATE_q\,
	cin => \inst2|inst1|Add0~2\,
	sumout => \inst2|inst1|Add0~5_sumout\,
	cout => \inst2|inst1|Add0~6\);

-- Location: FF_X23_Y4_N40
\inst2|inst1|Timer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~5_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(13));

-- Location: LABCELL_X23_Y4_N42
\inst2|inst1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~9_sumout\ = SUM(( \inst2|inst1|Timer\(14) ) + ( VCC ) + ( \inst2|inst1|Add0~6\ ))
-- \inst2|inst1|Add0~10\ = CARRY(( \inst2|inst1|Timer\(14) ) + ( VCC ) + ( \inst2|inst1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst1|ALT_INV_Timer\(14),
	cin => \inst2|inst1|Add0~6\,
	sumout => \inst2|inst1|Add0~9_sumout\,
	cout => \inst2|inst1|Add0~10\);

-- Location: FF_X23_Y4_N44
\inst2|inst1|Timer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~9_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(14));

-- Location: LABCELL_X23_Y4_N45
\inst2|inst1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Add0~13_sumout\ = SUM(( \inst2|inst1|Timer\(15) ) + ( VCC ) + ( \inst2|inst1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Timer\(15),
	cin => \inst2|inst1|Add0~10\,
	sumout => \inst2|inst1|Add0~13_sumout\);

-- Location: FF_X23_Y4_N46
\inst2|inst1|Timer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~13_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(15));

-- Location: LABCELL_X24_Y4_N39
\inst2|inst1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Equal0~0_combout\ = ( !\inst2|inst1|Timer\(14) & ( (!\inst2|inst1|Timer\(13) & (!\inst2|inst1|Timer\(12) & !\inst2|inst1|Timer\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Timer\(13),
	datac => \inst2|inst1|ALT_INV_Timer\(12),
	datad => \inst2|inst1|ALT_INV_Timer\(15),
	dataf => \inst2|inst1|ALT_INV_Timer\(14),
	combout => \inst2|inst1|Equal0~0_combout\);

-- Location: FF_X23_Y4_N19
\inst2|inst1|Timer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~41_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(6));

-- Location: LABCELL_X23_Y4_N54
\inst2|inst1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Equal0~2_combout\ = ( !\inst2|inst1|Timer\(10) & ( !\inst2|inst1|Timer\(6) & ( (!\inst2|inst1|Timer\(9) & (!\inst2|inst1|Timer\(7) & (!\inst2|inst1|Timer\(8) & !\inst2|inst1|Timer\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Timer\(9),
	datab => \inst2|inst1|ALT_INV_Timer\(7),
	datac => \inst2|inst1|ALT_INV_Timer\(8),
	datad => \inst2|inst1|ALT_INV_Timer\(11),
	datae => \inst2|inst1|ALT_INV_Timer\(10),
	dataf => \inst2|inst1|ALT_INV_Timer\(6),
	combout => \inst2|inst1|Equal0~2_combout\);

-- Location: LABCELL_X24_Y4_N57
\inst2|inst1|Timer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Timer~0_combout\ = ( \inst2|inst1|Equal0~2_combout\ & ( \inst2|inst1|CurrentState.InitialisingState~q\ & ( (!\inst2|inst1|Equal0~1_combout\) # (!\inst2|inst1|Equal0~0_combout\) ) ) ) # ( !\inst2|inst1|Equal0~2_combout\ & ( 
-- \inst2|inst1|CurrentState.InitialisingState~q\ ) ) # ( \inst2|inst1|Equal0~2_combout\ & ( !\inst2|inst1|CurrentState.InitialisingState~q\ ) ) # ( !\inst2|inst1|Equal0~2_combout\ & ( !\inst2|inst1|CurrentState.InitialisingState~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_Equal0~1_combout\,
	datac => \inst2|inst1|ALT_INV_Equal0~0_combout\,
	datae => \inst2|inst1|ALT_INV_Equal0~2_combout\,
	dataf => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	combout => \inst2|inst1|Timer~0_combout\);

-- Location: FF_X23_Y4_N8
\inst2|inst1|Timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~25_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer\(2));

-- Location: FF_X23_Y4_N7
\inst2|inst1|Timer[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Add0~25_sumout\,
	asdata => \~GND~combout\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \inst2|inst1|Timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|Timer[2]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y4_N48
\inst2|inst1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Equal0~1_combout\ = ( !\inst2|inst1|Timer\(3) & ( !\inst2|inst1|Timer\(4) & ( (!\inst2|inst1|Timer[2]~DUPLICATE_q\ & (!\inst2|inst1|Timer\(0) & (!\inst2|inst1|Timer\(1) & !\inst2|inst1|Timer\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Timer[2]~DUPLICATE_q\,
	datab => \inst2|inst1|ALT_INV_Timer\(0),
	datac => \inst2|inst1|ALT_INV_Timer\(1),
	datad => \inst2|inst1|ALT_INV_Timer\(5),
	datae => \inst2|inst1|ALT_INV_Timer\(3),
	dataf => \inst2|inst1|ALT_INV_Timer\(4),
	combout => \inst2|inst1|Equal0~1_combout\);

-- Location: LABCELL_X24_Y4_N33
\inst2|inst1|NextState~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|NextState~0_combout\ = ( \inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE_q\ & ( (!\inst2|inst1|Equal0~1_combout\) # ((!\inst2|inst1|Equal0~0_combout\) # (!\inst2|inst1|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111110111111101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_Equal0~1_combout\,
	datab => \inst2|inst1|ALT_INV_Equal0~0_combout\,
	datac => \inst2|inst1|ALT_INV_Equal0~2_combout\,
	dataf => \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~DUPLICATE_q\,
	combout => \inst2|inst1|NextState~0_combout\);

-- Location: LABCELL_X24_Y4_N30
\inst2|inst1|CurrentState.WaitingForPowerUpState~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout\ = \inst2|inst1|NextState~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst1|ALT_INV_NextState~0_combout\,
	combout => \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout\);

-- Location: FF_X24_Y4_N31
\inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout\,
	asdata => VCC,
	clrn => \Reset_L~input_o\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE_q\);

-- Location: DDIOOUTCELL_X36_Y0_N61
\inst2|inst1|SDram_CKE_H\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~DUPLICATE_q\,
	sclr => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|SDram_CKE_H~q\);

-- Location: FF_X24_Y4_N32
\inst2|inst1|CurrentState.WaitingForPowerUpState\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout\,
	asdata => VCC,
	clrn => \Reset_L~input_o\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.WaitingForPowerUpState~q\);

-- Location: LABCELL_X24_Y4_N12
\inst2|inst1|NextState~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|NextState~5_combout\ = ( \inst2|inst1|Equal0~1_combout\ & ( (\inst2|inst1|Equal0~0_combout\ & (\inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE_q\ & \inst2|inst1|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_Equal0~0_combout\,
	datac => \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~DUPLICATE_q\,
	datad => \inst2|inst1|ALT_INV_Equal0~2_combout\,
	dataf => \inst2|inst1|ALT_INV_Equal0~1_combout\,
	combout => \inst2|inst1|NextState~5_combout\);

-- Location: FF_X24_Y4_N13
\inst2|inst1|CurrentState.IssueFirstNOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|NextState~5_combout\,
	clrn => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.IssueFirstNOP~q\);

-- Location: LABCELL_X24_Y4_N0
\inst2|inst1|CurrentState.PrechargingAllBanks~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|CurrentState.PrechargingAllBanks~feeder_combout\ = \inst2|inst1|NextState~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_NextState~1_combout\,
	combout => \inst2|inst1|CurrentState.PrechargingAllBanks~feeder_combout\);

-- Location: FF_X24_Y4_N1
\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|CurrentState.PrechargingAllBanks~feeder_combout\,
	clrn => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q\);

-- Location: LABCELL_X24_Y4_N15
\inst2|inst1|NextState~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|NextState~1_combout\ = ( \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q\ ) # ( !\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q\ & ( \inst2|inst1|CurrentState.IssueFirstNOP~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_CurrentState.IssueFirstNOP~q\,
	dataf => \inst2|inst1|ALT_INV_CurrentState.PrechargingAllBanks~DUPLICATE_q\,
	combout => \inst2|inst1|NextState~1_combout\);

-- Location: FF_X24_Y4_N7
\inst2|inst1|CurrentState.Refresh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|NextState~3_combout\,
	asdata => \~GND~combout\,
	clrn => \Reset_L~input_o\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.Refresh~q\);

-- Location: FF_X24_Y4_N22
\inst2|inst1|CurrentState.LoadModeReg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|NextState~4_combout\,
	clrn => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.LoadModeReg~q\);

-- Location: LABCELL_X24_Y4_N48
\inst2|inst1|NextState~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|NextState~2_combout\ = ( !\inst2|inst1|CurrentState.IssueThirdNOP~q\ & ( !\inst2|inst1|CurrentState.WaitingForPowerUpState~q\ & ( (!\inst2|inst1|CurrentState.Refresh~q\ & (!\inst2|inst1|CurrentState.IssueFourthNOP~q\ & 
-- ((!\inst2|inst1|CurrentState.LoadModeReg~q\) # (\inst2|inst1|CurrentState.IssueFifthNOP~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_CurrentState.Refresh~q\,
	datab => \inst2|inst1|ALT_INV_CurrentState.LoadModeReg~q\,
	datac => \inst2|inst1|ALT_INV_CurrentState.IssueFifthNOP~q\,
	datad => \inst2|inst1|ALT_INV_CurrentState.IssueFourthNOP~q\,
	datae => \inst2|inst1|ALT_INV_CurrentState.IssueThirdNOP~q\,
	dataf => \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~q\,
	combout => \inst2|inst1|NextState~2_combout\);

-- Location: LABCELL_X24_Y4_N6
\inst2|inst1|NextState~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|NextState~3_combout\ = ( \inst2|inst1|Equal0~2_combout\ & ( \inst2|inst1|Equal0~1_combout\ & ( (!\inst2|inst1|NextState~1_combout\ & (\inst2|inst1|NextState~2_combout\ & ((!\inst2|inst1|Equal0~0_combout\) # 
-- (!\inst2|inst1|CurrentState.IssueFifthNOP~q\)))) ) ) ) # ( !\inst2|inst1|Equal0~2_combout\ & ( \inst2|inst1|Equal0~1_combout\ & ( (!\inst2|inst1|NextState~1_combout\ & \inst2|inst1|NextState~2_combout\) ) ) ) # ( \inst2|inst1|Equal0~2_combout\ & ( 
-- !\inst2|inst1|Equal0~1_combout\ & ( (!\inst2|inst1|NextState~1_combout\ & \inst2|inst1|NextState~2_combout\) ) ) ) # ( !\inst2|inst1|Equal0~2_combout\ & ( !\inst2|inst1|Equal0~1_combout\ & ( (!\inst2|inst1|NextState~1_combout\ & 
-- \inst2|inst1|NextState~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|inst1|ALT_INV_NextState~1_combout\,
	datab => \inst2|inst1|ALT_INV_Equal0~0_combout\,
	datac => \inst2|inst1|ALT_INV_NextState~2_combout\,
	datad => \inst2|inst1|ALT_INV_CurrentState.IssueFifthNOP~q\,
	datae => \inst2|inst1|ALT_INV_Equal0~2_combout\,
	dataf => \inst2|inst1|ALT_INV_Equal0~1_combout\,
	combout => \inst2|inst1|NextState~3_combout\);

-- Location: FF_X24_Y4_N8
\inst2|inst1|CurrentState.Refresh~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|NextState~3_combout\,
	asdata => \~GND~combout\,
	clrn => \Reset_L~input_o\,
	sload => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.Refresh~DUPLICATE_q\);

-- Location: LABCELL_X24_Y4_N3
\inst2|inst1|CurrentState.IssueThirdNOP~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|CurrentState.IssueThirdNOP~feeder_combout\ = \inst2|inst1|CurrentState.Refresh~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst1|ALT_INV_CurrentState.Refresh~DUPLICATE_q\,
	combout => \inst2|inst1|CurrentState.IssueThirdNOP~feeder_combout\);

-- Location: FF_X24_Y4_N4
\inst2|inst1|CurrentState.IssueThirdNOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|CurrentState.IssueThirdNOP~feeder_combout\,
	clrn => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.IssueThirdNOP~q\);

-- Location: FF_X24_Y4_N50
\inst2|inst1|CurrentState.IssueFourthNOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	asdata => \inst2|inst1|CurrentState.IssueThirdNOP~q\,
	clrn => \Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.IssueFourthNOP~q\);

-- Location: FF_X24_Y4_N10
\inst2|inst1|CurrentState.IssueFifthNOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	asdata => \inst2|inst1|CurrentState.IssueFourthNOP~q\,
	clrn => \Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.IssueFifthNOP~q\);

-- Location: LABCELL_X24_Y4_N21
\inst2|inst1|NextState~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|NextState~4_combout\ = ( \inst2|inst1|Equal0~1_combout\ & ( (\inst2|inst1|Equal0~0_combout\ & (\inst2|inst1|CurrentState.IssueFifthNOP~q\ & \inst2|inst1|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_Equal0~0_combout\,
	datac => \inst2|inst1|ALT_INV_CurrentState.IssueFifthNOP~q\,
	datad => \inst2|inst1|ALT_INV_Equal0~2_combout\,
	dataf => \inst2|inst1|ALT_INV_Equal0~1_combout\,
	combout => \inst2|inst1|NextState~4_combout\);

-- Location: FF_X24_Y4_N23
\inst2|inst1|CurrentState.LoadModeReg~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|NextState~4_combout\,
	clrn => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.LoadModeReg~DUPLICATE_q\);

-- Location: LABCELL_X24_Y4_N24
\inst2|inst1|Command~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Command~7_combout\ = ( !\inst2|inst1|CurrentState.LoadModeReg~DUPLICATE_q\ & ( !\inst2|inst1|CurrentState.Refresh~DUPLICATE_q\ & ( !\inst2|inst1|CurrentState.WaitingForPowerUpState~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~q\,
	datae => \inst2|inst1|ALT_INV_CurrentState.LoadModeReg~DUPLICATE_q\,
	dataf => \inst2|inst1|ALT_INV_CurrentState.Refresh~DUPLICATE_q\,
	combout => \inst2|inst1|Command~7_combout\);

-- Location: DDIOOUTCELL_X18_Y0_N50
\inst2|inst1|SDram_CAS_L\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Command~7_combout\,
	sclr => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|SDram_CAS_L~q\);

-- Location: FF_X24_Y4_N2
\inst2|inst1|CurrentState.PrechargingAllBanks\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|CurrentState.PrechargingAllBanks~feeder_combout\,
	clrn => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|CurrentState.PrechargingAllBanks~q\);

-- Location: LABCELL_X24_Y4_N36
\inst2|inst1|Command~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Command~8_combout\ = ( !\inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE_q\ & ( (!\inst2|inst1|CurrentState.Refresh~DUPLICATE_q\ & (!\inst2|inst1|CurrentState.LoadModeReg~DUPLICATE_q\ & 
-- !\inst2|inst1|CurrentState.PrechargingAllBanks~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst2|inst1|ALT_INV_CurrentState.Refresh~DUPLICATE_q\,
	datac => \inst2|inst1|ALT_INV_CurrentState.LoadModeReg~DUPLICATE_q\,
	datad => \inst2|inst1|ALT_INV_CurrentState.PrechargingAllBanks~q\,
	dataf => \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~DUPLICATE_q\,
	combout => \inst2|inst1|Command~8_combout\);

-- Location: DDIOOUTCELL_X22_Y0_N10
\inst2|inst1|SDram_RAS_L\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Command~8_combout\,
	sclr => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|SDram_RAS_L~q\);

-- Location: LABCELL_X24_Y4_N18
\inst2|inst1|Command~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst2|inst1|Command~9_combout\ = ( !\inst2|inst1|CurrentState.WaitingForPowerUpState~DUPLICATE_q\ & ( (!\inst2|inst1|CurrentState.LoadModeReg~DUPLICATE_q\ & !\inst2|inst1|CurrentState.PrechargingAllBanks~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst2|inst1|ALT_INV_CurrentState.LoadModeReg~DUPLICATE_q\,
	datad => \inst2|inst1|ALT_INV_CurrentState.PrechargingAllBanks~q\,
	dataf => \inst2|inst1|ALT_INV_CurrentState.WaitingForPowerUpState~DUPLICATE_q\,
	combout => \inst2|inst1|Command~9_combout\);

-- Location: DDIOOUTCELL_X20_Y0_N10
\inst2|inst1|SDram_WE_L\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk\,
	d => \inst2|inst1|Command~9_combout\,
	sclr => \inst2|inst1|ALT_INV_CurrentState.InitialisingState~q\,
	ena => \Reset_L~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|inst1|SDram_WE_L~q\);

-- Location: PLLOUTPUTCOUNTER_X0_Y21_N1
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 7)
-- pragma translate_on
PORT MAP (
	nen0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\,
	tclk0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G7
\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire\(0),
	outclk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X25_Y78_N39
\inst1|inst5|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Equal4~1_combout\ = (!\inst1|inst5|VCount\(3) & !\inst1|inst5|VCount\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(3),
	datab => \inst1|inst5|ALT_INV_VCount\(0),
	combout => \inst1|inst5|Equal4~1_combout\);

-- Location: MLABCELL_X25_Y78_N54
\inst1|inst5|V_Data_On~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|V_Data_On~0_combout\ = ( \inst1|inst5|V_Data_On~q\ & ( \inst1|inst5|Equal4~0_combout\ & ( ((!\inst1|inst5|Equal4~1_combout\) # ((\inst1|inst5|VCount\(2)) # (\inst1|inst5|VCount\(1)))) # (\inst1|inst5|VCount\(4)) ) ) ) # ( 
-- !\inst1|inst5|V_Data_On~q\ & ( \inst1|inst5|Equal4~0_combout\ & ( (\inst1|inst5|VCount\(4) & (\inst1|inst5|Equal4~1_combout\ & (\inst1|inst5|VCount\(1) & \inst1|inst5|VCount\(2)))) ) ) ) # ( \inst1|inst5|V_Data_On~q\ & ( !\inst1|inst5|Equal4~0_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_VCount\(4),
	datab => \inst1|inst5|ALT_INV_Equal4~1_combout\,
	datac => \inst1|inst5|ALT_INV_VCount\(1),
	datad => \inst1|inst5|ALT_INV_VCount\(2),
	datae => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst5|ALT_INV_Equal4~0_combout\,
	combout => \inst1|inst5|V_Data_On~0_combout\);

-- Location: FF_X25_Y80_N26
\inst1|inst5|V_Data_On\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|inst5|V_Clock~q\,
	asdata => \inst1|inst5|V_Data_On~0_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|V_Data_On~q\);

-- Location: MLABCELL_X25_Y78_N18
\inst1|inst5|H_Data_On~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|H_Data_On~0_combout\ = ( \inst1|inst5|H_Data_On~q\ & ( \inst1|inst5|always2~0_combout\ & ( (!\inst1|inst5|always2~1_combout\) # (((!\inst1|inst5|HCount\(5)) # (\inst1|inst5|HCount\(6))) # (\inst1|inst5|HCount\(7))) ) ) ) # ( 
-- !\inst1|inst5|H_Data_On~q\ & ( \inst1|inst5|always2~0_combout\ & ( (\inst1|inst5|always2~1_combout\ & (\inst1|inst5|HCount\(7) & (\inst1|inst5|HCount\(5) & \inst1|inst5|HCount\(6)))) ) ) ) # ( \inst1|inst5|H_Data_On~q\ & ( !\inst1|inst5|always2~0_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_always2~1_combout\,
	datab => \inst1|inst5|ALT_INV_HCount\(7),
	datac => \inst1|inst5|ALT_INV_HCount\(5),
	datad => \inst1|inst5|ALT_INV_HCount\(6),
	datae => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst5|ALT_INV_always2~0_combout\,
	combout => \inst1|inst5|H_Data_On~0_combout\);

-- Location: FF_X25_Y80_N35
\inst1|inst5|H_Data_On\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \inst1|inst5|H_Data_On~0_combout\,
	sclr => \ALT_INV_Reset_L~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|inst5|H_Data_On~q\);

-- Location: M10K_X26_Y80_N0
\inst1|inst3|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "0000FFFFFF0000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ColourPallette_2PortRam.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 1,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 1,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[2]~CLKENA0_outclk\,
	clk1 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[2]~CLKENA0_outclk\,
	ena0 => GND,
	portadatain => \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X25_Y80_N36
\inst1|inst5|Blue_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(7) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(7) & ( (\inst1|inst5|V_Data_On~q\ & \inst1|inst5|H_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datac => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(7),
	combout => \inst1|inst5|Blue_out\(7));

-- Location: MLABCELL_X25_Y80_N3
\inst1|inst5|Blue_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(6) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(6) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(6),
	combout => \inst1|inst5|Blue_out\(6));

-- Location: MLABCELL_X25_Y80_N12
\inst1|inst5|Blue_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(5) = (\inst1|inst5|V_Data_On~q\ & (\inst1|inst5|H_Data_On~q\ & \inst1|inst3|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datac => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datad => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(5),
	combout => \inst1|inst5|Blue_out\(5));

-- Location: MLABCELL_X25_Y80_N30
\inst1|inst5|Blue_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(4) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(4) & ( (\inst1|inst5|V_Data_On~q\ & \inst1|inst5|H_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datac => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(4),
	combout => \inst1|inst5|Blue_out\(4));

-- Location: MLABCELL_X25_Y80_N51
\inst1|inst5|Blue_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(3) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(3) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(3),
	combout => \inst1|inst5|Blue_out\(3));

-- Location: MLABCELL_X25_Y80_N48
\inst1|inst5|Blue_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(2) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(2) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(2),
	combout => \inst1|inst5|Blue_out\(2));

-- Location: MLABCELL_X25_Y80_N27
\inst1|inst5|Blue_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(1) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(1) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datac => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(1),
	combout => \inst1|inst5|Blue_out\(1));

-- Location: MLABCELL_X25_Y80_N45
\inst1|inst5|Blue_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Blue_out\(0) = ( \inst1|inst5|H_Data_On~q\ & ( (\inst1|inst5|V_Data_On~q\ & \inst1|inst3|altsyncram_component|auto_generated|q_b\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datad => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(0),
	dataf => \inst1|inst5|ALT_INV_H_Data_On~q\,
	combout => \inst1|inst5|Blue_out\(0));

-- Location: MLABCELL_X25_Y80_N39
\inst1|inst5|Green_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(7) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(15) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(15),
	combout => \inst1|inst5|Green_out\(7));

-- Location: MLABCELL_X25_Y80_N15
\inst1|inst5|Green_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(6) = ( \inst1|inst5|H_Data_On~q\ & ( (\inst1|inst5|V_Data_On~q\ & \inst1|inst3|altsyncram_component|auto_generated|q_b\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datad => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(14),
	dataf => \inst1|inst5|ALT_INV_H_Data_On~q\,
	combout => \inst1|inst5|Green_out\(6));

-- Location: LABCELL_X9_Y80_N30
\inst1|inst5|Green_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(5) = ( \inst1|inst5|H_Data_On~q\ & ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(13) & ( \inst1|inst5|V_Data_On~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datae => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(13),
	combout => \inst1|inst5|Green_out\(5));

-- Location: LABCELL_X9_Y80_N9
\inst1|inst5|Green_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(4) = ( \inst1|inst5|H_Data_On~q\ & ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(12) & ( \inst1|inst5|V_Data_On~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datae => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(12),
	combout => \inst1|inst5|Green_out\(4));

-- Location: LABCELL_X9_Y80_N42
\inst1|inst5|Green_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(3) = ( \inst1|inst5|H_Data_On~q\ & ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(11) & ( \inst1|inst5|V_Data_On~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datae => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(11),
	combout => \inst1|inst5|Green_out\(3));

-- Location: MLABCELL_X25_Y80_N54
\inst1|inst5|Green_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(2) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(10) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(10),
	combout => \inst1|inst5|Green_out\(2));

-- Location: LABCELL_X9_Y80_N18
\inst1|inst5|Green_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(1) = ( \inst1|inst5|H_Data_On~q\ & ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(9) & ( \inst1|inst5|V_Data_On~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datae => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(9),
	combout => \inst1|inst5|Green_out\(1));

-- Location: LABCELL_X9_Y80_N27
\inst1|inst5|Green_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Green_out\(0) = ( \inst1|inst5|H_Data_On~q\ & ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(8) & ( \inst1|inst5|V_Data_On~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datae => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(8),
	combout => \inst1|inst5|Green_out\(0));

-- Location: MLABCELL_X25_Y80_N0
\inst1|inst5|Red_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(7) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(23) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(23),
	combout => \inst1|inst5|Red_out\(7));

-- Location: MLABCELL_X25_Y80_N21
\inst1|inst5|Red_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(6) = (\inst1|inst5|H_Data_On~q\ & (\inst1|inst5|V_Data_On~q\ & \inst1|inst3|altsyncram_component|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datad => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(22),
	combout => \inst1|inst5|Red_out\(6));

-- Location: MLABCELL_X25_Y80_N42
\inst1|inst5|Red_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(5) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(21) & ( (\inst1|inst5|V_Data_On~q\ & \inst1|inst5|H_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datac => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(21),
	combout => \inst1|inst5|Red_out\(5));

-- Location: MLABCELL_X25_Y80_N6
\inst1|inst5|Red_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(4) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(20) & ( (\inst1|inst5|V_Data_On~q\ & \inst1|inst5|H_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datac => \inst1|inst5|ALT_INV_H_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(20),
	combout => \inst1|inst5|Red_out\(4));

-- Location: MLABCELL_X25_Y80_N57
\inst1|inst5|Red_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(3) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(19) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(19),
	combout => \inst1|inst5|Red_out\(3));

-- Location: MLABCELL_X25_Y80_N9
\inst1|inst5|Red_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(2) = ( \inst1|inst5|H_Data_On~q\ & ( (\inst1|inst5|V_Data_On~q\ & \inst1|inst3|altsyncram_component|auto_generated|q_b\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datad => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(18),
	dataf => \inst1|inst5|ALT_INV_H_Data_On~q\,
	combout => \inst1|inst5|Red_out\(2));

-- Location: MLABCELL_X25_Y80_N18
\inst1|inst5|Red_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(1) = (\inst1|inst5|H_Data_On~q\ & (\inst1|inst5|V_Data_On~q\ & \inst1|inst3|altsyncram_component|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datab => \inst1|inst5|ALT_INV_V_Data_On~q\,
	datac => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(17),
	combout => \inst1|inst5|Red_out\(1));

-- Location: MLABCELL_X25_Y80_N24
\inst1|inst5|Red_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst1|inst5|Red_out\(0) = ( \inst1|inst3|altsyncram_component|auto_generated|q_b\(16) & ( (\inst1|inst5|H_Data_On~q\ & \inst1|inst5|V_Data_On~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst1|inst5|ALT_INV_H_Data_On~q\,
	datad => \inst1|inst5|ALT_INV_V_Data_On~q\,
	dataf => \inst1|inst3|altsyncram_component|auto_generated|ALT_INV_q_b\(16),
	combout => \inst1|inst5|Red_out\(0));

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X1_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X1_Y3_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LABCELL_X1_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: LABCELL_X2_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder_combout\);

-- Location: FF_X2_Y3_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LABCELL_X2_Y3_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X2_Y3_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LABCELL_X1_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X1_Y3_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LABCELL_X1_Y3_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X2_Y3_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LABCELL_X1_Y3_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X1_Y3_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LABCELL_X2_Y3_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X1_Y3_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LABCELL_X4_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X4_Y3_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X4_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X4_Y3_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X4_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110101101000001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X4_Y3_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LABCELL_X1_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111010101010101111101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X1_Y3_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LABCELL_X1_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X1_Y3_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y3_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101110111111111110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X3_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LABCELL_X1_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y3_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LABCELL_X1_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X1_Y3_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LABCELL_X1_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X1_Y3_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LABCELL_X1_Y3_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: LABCELL_X2_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\);

-- Location: FF_X2_Y3_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LABCELL_X1_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X1_Y3_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LABCELL_X1_Y3_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X2_Y2_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LABCELL_X4_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X4_Y3_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X4_Y3_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LABCELL_X4_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X4_Y3_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LABCELL_X4_Y3_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X4_Y3_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X4_Y3_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LABCELL_X4_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: FF_X4_Y3_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: FF_X4_Y3_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LABCELL_X4_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X4_Y3_N58
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: FF_X4_Y3_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LABCELL_X4_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X4_Y3_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LABCELL_X2_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X2_Y3_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LABCELL_X4_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\);

-- Location: LABCELL_X1_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\);

-- Location: MLABCELL_X6_Y4_N0
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0),
	cin => GND,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~2\);

-- Location: LABCELL_X2_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: FF_X2_Y3_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LABCELL_X1_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100001111111011110000111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LABCELL_X1_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LABCELL_X1_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000000010000010100000001000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LABCELL_X1_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000111111111111011100000000000000001111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: FF_X1_Y2_N58
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LABCELL_X1_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000010110000101000001011000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X1_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: MLABCELL_X3_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\);

-- Location: LABCELL_X1_Y3_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X3_Y3_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LABCELL_X7_Y4_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: MLABCELL_X6_Y4_N54
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~1_sumout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout\);

-- Location: FF_X6_Y4_N46
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LABCELL_X1_Y4_N3
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: MLABCELL_X3_Y4_N18
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X1_Y4_N4
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LABCELL_X1_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout\);

-- Location: FF_X1_Y2_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LABCELL_X1_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000101010001010100000100000101010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\);

-- Location: FF_X7_Y3_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LABCELL_X7_Y3_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X7_Y3_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: MLABCELL_X3_Y3_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X3_Y3_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LABCELL_X4_Y4_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: MLABCELL_X3_Y4_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000100110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~4_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3_combout\);

-- Location: FF_X3_Y4_N17
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: MLABCELL_X3_Y4_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111110100000000000000111111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~4_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2_combout\);

-- Location: FF_X3_Y4_N10
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y4_N42
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~4_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout\);

-- Location: FF_X3_Y4_N35
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\);

-- Location: FF_X3_Y4_N11
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: MLABCELL_X3_Y4_N0
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111001111110000000011000000111111110011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~4_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(3),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0_combout\);

-- Location: FF_X3_Y4_N55
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: MLABCELL_X3_Y4_N57
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101000101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~4_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4_combout\);

-- Location: FF_X3_Y4_N53
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: MLABCELL_X3_Y4_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[4]~DUPLICATE_q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: FF_X6_Y4_N58
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y4_N3
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(1),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~2\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~6\);

-- Location: MLABCELL_X6_Y4_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(2),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~6\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~10\);

-- Location: MLABCELL_X3_Y4_N48
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001111011101110000111100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg[2]~DUPLICATE_q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~9_sumout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2_combout\);

-- Location: FF_X6_Y4_N59
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: MLABCELL_X6_Y4_N9
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~10\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~14\);

-- Location: MLABCELL_X6_Y4_N42
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~13_sumout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(3),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3_combout\);

-- Location: FF_X6_Y4_N11
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X3_Y4_N46
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LABCELL_X7_Y3_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: FF_X7_Y3_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: MLABCELL_X3_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\);

-- Location: FF_X3_Y3_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: MLABCELL_X6_Y3_N45
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: MLABCELL_X6_Y3_N0
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout\);

-- Location: FF_X6_Y3_N2
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout\,
	asdata => VCC,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LABCELL_X7_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\);

-- Location: FF_X7_Y3_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: MLABCELL_X3_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\);

-- Location: FF_X3_Y3_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: FF_X6_Y4_N53
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: MLABCELL_X3_Y4_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110101010101000000000000000000011101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~5_sumout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg[1]~DUPLICATE_q\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg[2]~DUPLICATE_q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout\);

-- Location: FF_X6_Y4_N52
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\);

-- Location: FF_X3_Y4_N4
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q\,
	clrn => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LABCELL_X7_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X7_Y3_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q\);

-- Location: FF_X1_Y3_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LABCELL_X1_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000000001111000011110001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: FF_X1_Y2_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y3_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y3_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X1_Y3_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\,
	asdata => \~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LABCELL_X1_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5_combout\);

-- Location: LABCELL_X4_Y3_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010000010100010001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\);

-- Location: FF_X3_Y4_N41
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~DUPLICATE_q\,
	clrn => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LABCELL_X1_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: LABCELL_X1_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[7]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~7_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\);

-- Location: FF_X1_Y3_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: MLABCELL_X3_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\);

-- Location: FF_X3_Y3_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: MLABCELL_X3_Y4_N27
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: MLABCELL_X6_Y4_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~14\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~18\);

-- Location: LABCELL_X7_Y4_N48
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010011000111111100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(4),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~17_sumout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4_combout\);

-- Location: FF_X6_Y4_N14
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: MLABCELL_X6_Y4_N15
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~18\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~22\);

-- Location: MLABCELL_X6_Y4_N18
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~22\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~26\);

-- Location: MLABCELL_X6_Y4_N21
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~26\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~30\);

-- Location: MLABCELL_X6_Y4_N24
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~30\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~38\);

-- Location: MLABCELL_X6_Y4_N27
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~38\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~42\);

-- Location: MLABCELL_X6_Y4_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(10),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~42\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~46\);

-- Location: MLABCELL_X6_Y4_N33
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(11),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~46\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~50\);

-- Location: MLABCELL_X6_Y4_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(12),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~50\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout\,
	cout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~54\);

-- Location: MLABCELL_X6_Y4_N39
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	cin => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~54\,
	sumout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout\);

-- Location: LABCELL_X7_Y4_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111010001110100011111001111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~33_sumout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8_combout\);

-- Location: FF_X7_Y4_N10
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13));

-- Location: LABCELL_X7_Y4_N54
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100010001000100010000111111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~53_sumout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(12),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13_combout\);

-- Location: FF_X6_Y4_N38
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12));

-- Location: LABCELL_X7_Y4_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~49_sumout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(12),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(11),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12_combout\);

-- Location: FF_X6_Y4_N35
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: LABCELL_X7_Y4_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111110001001111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~45_sumout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(11),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(10),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11_combout\);

-- Location: FF_X6_Y4_N32
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: LABCELL_X7_Y4_N18
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010011000111111100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(10),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~41_sumout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10_combout\);

-- Location: FF_X6_Y4_N29
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: MLABCELL_X6_Y4_N48
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(9),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~37_sumout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9_combout\);

-- Location: FF_X6_Y4_N26
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: LABCELL_X7_Y4_N42
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~29_sumout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(8),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7_combout\);

-- Location: FF_X6_Y4_N23
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: LABCELL_X7_Y4_N0
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(7),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~25_sumout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6_combout\);

-- Location: FF_X6_Y4_N20
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: LABCELL_X7_Y4_N27
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001101010011010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Add0~21_sumout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~3_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(5),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~1_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_incr_addr~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5_combout\);

-- Location: FF_X6_Y4_N17
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X7_Y4_N41
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LABCELL_X1_Y4_N39
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(6),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\);

-- Location: FF_X1_Y4_N40
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\,
	clrn => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LABCELL_X7_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X7_Y3_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: LABCELL_X7_Y3_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: FF_X7_Y3_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X7_Y4_N34
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LABCELL_X7_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ir_loaded_address_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\);

-- Location: FF_X7_Y3_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: MLABCELL_X3_Y3_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X3_Y3_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LABCELL_X7_Y3_N3
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\ = ( 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & ( 
-- !\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	combout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\);

-- Location: M10K_X26_Y8_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B8054000020022002002200200220010008800410400100101800200004040000860862002100122081B81000104983C6140000100044A0000480201240494187012420CE50833618082000498870616844411042408083120E8A000140412145452064010F012149008307630069038029202C00C103B2611000090A08010010800A0082004113C0091000423008C00029204441870A880000004C9873906220600A0528100080D00C824810204205032000601012422082484A18991B012411946080000A4A0209416400004900412880E66D94480494D06809085C5A39A8B68415500804A5933933864321C80248228228228228228228228228228880001",
	mem_init2 => "83060C180221086DB6DB6DB6DB1B36D811224C631897410BA04174002E820A28318C6318C625D042E8105D000BA0828A0C14140118C6310462A520894820920C222118A94849080221308C48026110984632A89844CA005245070C983236C104C0812141C3230413020405070082604090122044905411054248012996AE5AB96AF2D5E5ABE5A84F00DCA139427284F284F284F942097813A01E83E83E8020125D00E804042CA0893C510A32532461C3870E1C3870E1C394872C32C3289249224924A012318C70322318E060A118B6310911091A4000862D380000000100040C8C5000A000138446D96C8C6318C6318C5C6318C632304B810412709280270604",
	mem_init1 => "1049C24A009C132664C9CE40603060C030019CE4CB490456468084686009891004032920456088610108C3002224526989100403298306014183060303001400C418014060620C0052288C188308A024C221648A23018306061061140498442962021C83008A315283012D880982166106011462A50602CB244A6214562842256213A22844AC4274451983460D0C0D0C2C41108A33068C1A181A185882235864E93A00A66312312A1260506019C81E5D5294A4014802900520085010A021405280A4019CE32F2C9766412D92D92D92D92D92D92D89C0919C0B0B386964B463189C09338124E05859C0E018C070247083006C97274D0162456512488048093803",
	mem_init0 => "C5318C4B2C004688A485300B685C8030082044906618C8424E08B00412A009898A6298C4B421124F0B024408991C208C318C496D0102D0205A040A0194492602C400810A2A2683484A281001254644228901161431944E000001818008A0000140000320093C404008006086016DB6D9B6DB6D8DB7379BCDE6F379BCDE6F379A6DB6DB6CDB6DB6CD134D34D34D34DB39BCDE6F379BCDE6F379BCDE6F379BCDE6F361B6DB6DB36DB6DB344D34D34D34D36C19CDE6F379A2A4380000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y5_N33
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(1),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: MLABCELL_X3_Y5_N39
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(2),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: LABCELL_X7_Y3_N33
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(4),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X6_Y3_N43
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0));

-- Location: FF_X3_Y4_N34
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: MLABCELL_X3_Y4_N24
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(2),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg[3]~DUPLICATE_q\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: MLABCELL_X3_Y4_N21
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_shift_cntr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_Equal1~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: M10K_X5_Y3_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "368021A9E9DE9E1E8DE8E1E8DE8E9346DA38A5452088030C094020110402A2121418418408608580A88842084549D507324350C5C8301C0618EC9000FC022C1828008A0C40083002080204023842424246A5294240242832885081A24352400132002006804D00004008342070065016800022C14C20101E6940D000906A881801A282030101808659A908205210460100001A44182004204000198C83E109190E0018088280150484450002920A208D31029142A075D2800E8490C8A234074E0922EA46009EAA003D8364C003D1400680A7624D004018C700008000C0818199A112A200301E0D52992359C496A1257D57557557555575577D77DF5DF54723C4",
	mem_init2 => "8D12244800842124DB6926DB486D136F51BDFB5AD6F120B898271104E241A140096B5AD4A53C482E2609C4413890685005071400D6B5AD0B5B00A8002A02030205A2D6C02A81A205A0D26B6001A4D869252800692684AB6FC075650A140014F45AB48039594053D16AC20075667A2D5A43901161F80200803B40A068B2C2CB0B2C16582CB02CB0555B75900B221644164416440B200A833A8802402402401180F44026030075980AC0F90A2B44B5C99B266C99B266C9932D265965965D522D7548B5B2D5A96B7F329AD4FE7C4ED495ADE909842C782C5520A9158106A40A90716A458289160A93526DAA4B5296A5A94B4A5A94B5A9A969AC755152532C152691",
	mem_init1 => "D745494C905492A756E94A752B15AA5A961ED6A669BD1A4224248255200268D00481B7F0A42269204106A9001A0340824C900485B7C91201C689123129207C6A486907E625203481DD24A4480906802B493D354929188D125241A0D0056935A75232490920692D880920A54CC91224241A40D253101A406DBA41939609B161A09382A22D3412705445022C48B101410113449483045891620282022481A84040A82A5ADE5A9DADAF3224012009688A4BA9435386A70D4A1A9D77386E70DCE1B9C35386D4AD2525D2221BB6BB6B36B36BA4BA4BA4C54854148169AA853626944814858290A0A40B4D54102243520520090026DAA7E0192D582CD456A01948293A",
	mem_init0 => "58494A69E160244912A0B801ACCA2A940508310C521491D22A569095AFC1C8A2489A26A69C22912555426A86CAD5486A816B6DB4C0C74418E8811E80B3515A47C41883CB313E615A412C18096026269A6802929529528000124840C0A7C88E8B911D171A8EC5E1F81A68F60701B6D2489B6D24E49F9BCDE6F37DBEDF6FB79BCC64DB69244DB692742490002490004C7EDF6F379BCDE6FB7DBEDF6F379BCDE6FB7DAC936DA49136DA49D09240009240002463F6F379BCDA509E644666444444850000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088882222828AAAAAAA208880",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X7_Y3_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(5),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: M10K_X26_Y2_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "316000511491491149149114914990A48526A4410C2150490254082A81252A04249269A70A3023D55580150311DC850002C0500014014820A2469285A81A041B0868320C0408300C303202181A70406044A4290200600832CE099E52525249D11128DC1A800D09D206083300340651814208C2C00C018016A943284E9314400C465200B29059048041A902A0520527B05208CA541B00022815827C8C83440004268000000220100404250082100800833121510057205224A4049088C031520089232B40B4F40A229916348A16850052008762580041488CA0008001800380990000080A954C58C21C234984D0B12714534D14534D3453C534D14514D3E12566",
	mem_init2 => "8912246804C63124924DB6DB4C49124B55BF504212A000D018220306400181000108421094280034060880C19000604005041510108425984211A8406A0003C20C3652846A01E20CA0460860008C182314A800231680BB72A0C5454A9500005450A000155150415142921055402A285001144B5CA80200801A515520A002800A00140028002800500FC5018A011402140214020A010A0510180000000000008E40C002010225084A4243822B4EA559BB76CD9BB76CD9BB2F765965965B52AD2D6AA49640212967200252CE5C4A50D025C04184083D643020A30481420448906108658081060A317A4DE0084A1094A108694A108420A16F641041465304146590",
	mem_init1 => "C105196C10519AA656C5095923912348D004508569E8084214248141240708508405BD1084A2082041208D000210408708508401BD0D124124891A392D00507B4049052725A424814422B4490D028029182DE128291C891A5A012050052305BD0222480D2028A1000D00BC08891224241200504A0012016F0950CAB2842B08A8428202251509504044202050A1010141084054A90448B1622222A21280A94D008020FEF5425425AD2A0C21A001082868984230846108C21184231846308C610842308452A834B512AA12B4A34A34AB4A34AB4A34C1181C51856D2A95A526904851858A30328C2B6D540002434605200D00369EB721152850284C52B549002322",
	mem_init0 => "50E1096F51E0042E10E1AFE1BC443D03471831445010931028C2DCF5F24088A329C27086F806182150D26A028655502805084DE05052050A40A14824A13148C24008910B2134655A61291B092026230208821295215E800000004189E68ACEC9159D929E08C64B5C4B6CD6052124924E9B6DB6F6DE5F2F97CBE1F0F87C3E1F0E769249274DB6DB564000002492492072F97CBE5F2F97C3E1F0F87C3E1F0F87CBE5EEDA49249D36DB6D59000000924924904397CBE5F2F2109E6664444444448D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A0A2828A8A2AAAAAA820A00",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X7_Y4_N15
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\ = ( 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & ( 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ & 
-- (\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\);

-- Location: M10K_X26_Y1_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000000006000E000F07F000007FEFFFB33FEFCF97DFCFFB9FFCFFFFCCFFFFE67EF9D9FFBFFFFFFFFFFFFF999F7FFFFCFFFFFFBFFFF9FFFFFF9FFF3FDFFFFFFE7FFFCFFFFFFFFE3BFFB6DF1EFFEDF1FFDF1FDFF7FFF9F77FF1F77FF3EFE77F8010010020104008F8F9FFBF7FFFE43CFFCE786F3C1DCFBECE77F0EEFBF39FFFB6E1DCFFFEE7DFF1CFFC7FFF6C97BDFDFA5FDFA7DFA5F0EFF3DFBFCFBEDDFE7FFBFCDFBFBFC7FFFDFE7FEFF37DBFCDF7DFE6FDFEFF7F",
	mem_init0 => "FF6C9556DFFBFDEEF9FFFFFFFEFF6B3FB59F3F8FFD77D9CEF69DC003FBFEBFF76DCFFCFF93FBFE3F7BB6E1FFCFC7FE7DF8FFCFFCFF97FFF5FFEFFFCEFFAFFF3FFCFFF97D3FCFE7E5F5FFFF7EFFC1A5D7FF913B9FF9B38F5FFF7AEFF7E7ECE7F763AEFE1DC07001F2FF0FFF87FE1EF8F7C7BE3DF1EF8F7C7BE3DF0C7F8FFC7BB77F3D9FCF9DFFE761BFE3FEF4DEF6BEF7DEBEEFFE6F9FF3ED967FEFF3FBFB0F7899520108402A5030C1080880402A94021004000615491200C262000200B9000300092240000152A940A0401430118980000210210C538000C301189C3804C92146191200011408C00A05920040CB00204CC008140340A04A0001804001024020",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y5_N18
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(8),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: MLABCELL_X6_Y5_N45
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(9),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: M10K_X5_Y1_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000700F063D20460204E25A8C080281020000201B4A102220232000000000000000051044580639D83026290C73B1702230085E708481842001032224C4488492121221212442120A108C50B58B81278B80443C42295C84211A8C1C8606868109000B4B402F042280114AC4094FA8A85E21B5D850894A2C4B486C20C53405409D401A001A804F18044804080002319008BB88404002001808A000912A800420004440001A4C008082C0009",
	mem_init0 => "D42083E2454010A000000000000400021005828004129F51C03C5506F1D62C400188AC2B46F1D0663802C1B900451CC108A388A02840EEB02564578074012856408A305000100C015000001C20035651A808998281920145802023C4054FA1A56E81502C408955A01B238DD23736D9B6CDB66DB36D9B6CDB66DB00612140E33003339181C0020B7A000100918C0020C4324F1700031060802445C40500206DD81800018000040030622000000001014000044050008000043110A18000502404400822000000000048027043063F821830200080C0FE60C13063F8282A49000000000000000021602012C00002159D011167404024020115B08201350009C306",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y5_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(13),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout\);

-- Location: MLABCELL_X3_Y5_N48
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(15),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout\);

-- Location: MLABCELL_X3_Y5_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout\);

-- Location: M10K_X5_Y10_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "300000010010021001002100100210008008000000000000010001000020800010410400000004AAA8000000000200200000000000000100000490008112101A0048600C00003008202000121A20084440C0300202000030440014020202090000089110080009004400320030060100000880C00C010006300200480200000C0400001000080030013000006000012000088C001A00000001000208000000010680000000210048400C0000000000003100000000006004000000080030000080000240001008000000248002010000008660002200020004D89800012482880000000100800000080000000001000000000000000000000000000000000000",
	mem_init2 => "40810204000000000000000000000001000100000020001000020000400000000000000000080004000080001000000000000200000000800000010000440100000000000000800000000000000000000000000000040008204041020400004011210010104001004484004040200890810000000040100410000001200C803200E401C803C8039000090032006400E400E400F200720001001C03C03C03C0000800C0180009001200010200000100000000000000000000000000000000000000001000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000110810220804000000200001001040011000000002000410001000102080088000800080000002000400810000408110A0804028200404021410020100000204008000080000000000884081410010000100000400200400800000000080000080810210010000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008100000000020140010000000000002000400080010002000400080010002002C00280001000012002002002002002002004028040280400200000200040280805000140200120000220A00100080000000201008904800902000000020",
	mem_init0 => "100000000000000410000522A4402A834D000000100000000000084088028020000000000200080040002000000100000000000806008040100800812002400000000009011000120100080800200040020004890000000000015004A200000000000000000441000000000000000000000000000008040201008040201008040000000000000000000000000000000040201008040201008040201008040201008000000000000000000000000000000000020100804000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000180000000300100000000000000000410420000000000008000080026A04C48A2000000201000220000042B82000000000000AA00010042B8282A4900000000000000000000000000000010000010000000040000101002000100004002",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y5_N24
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111011101110111011100000000111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~46_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~45_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a15~PORTBDATAOUT0\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a31~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout\);

-- Location: FF_X3_Y5_N26
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: MLABCELL_X3_Y5_N54
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(15),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout\);

-- Location: MLABCELL_X3_Y5_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(14),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout\);

-- Location: M10K_X5_Y8_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7116A44590D90F590D90F590D90F5486A43D428A1850A28A3118C3AB18758C63B2CB2CC6146307FFFD799230CD57D43A4A8C230C88C45F9418ED9615F5DF2EFB657CB77CC85DF49E7D77755F3B360CC4E694A54747439DF046D11E4E22221DA2223CFF9F1CC21DA1E7DDF765F77E31B1343CD7D77DAFB2CEA53B26ED0E13878E064D0C91164888B9592532014A64C5F6443CE94EFB644415939B57DCC3AE33738EF5FAFB18FEC7B0B21011186C634638F38D0C8C01754A8E2E92E8E0E8F41775CD531ED896BE8C40BB836CA057D08816B0E6E01D77605CC5FB7C8239A61B9999A1FFFFE1B0DC0D7BDBAB6A82DEB105D75D75D75D75D75D75D75D75D75D7D4574",
	mem_init2 => "C993264C88000024924924924809924B552BEF7BDEB06CD82B2B056560D950C51DEF7BDEF7AC1B360ACAC1595836543147FC130DDEF7BDCF7B1C2A470A8913A107B3DEC70A89E107B742EF510E85DBA177A443A174FC2A5F7F74410204124874122247DD104121D048891F74443A091121D02045DCA328AA13400168264499126464C8C991C9939C4AE136126C24D864D864D8726C73B13A2B6CD9CD9CDBF6E2E15B4ADD78712B1358EB52335735EDDBB76EDDBB76EDDBADB75D75D75D9A4D766935BB67BDEF64347BDEC87003DE83BD523D420418B659312122C58B162C58A0EF62C4C58B121752496EEF7BDEF7BDEF477BDEF7BBB94B365962429B162424D9",
	mem_init1 => "65890A6C5890933666E9EF5D31193264190DDEF6497DEF4374124F5C322BEBD8F2892FBEF434E830249EA1917B0F608BEBD8F2892F699345B4C99311A1917BA8680D17B234340645D7BEA64D019EC40D0BA975EFA988C993432033D881A1752F7BBA0D0191EFBD8F01A32DEEE8A102320323DF7B1E03464BAF62FB211FB217B1FB122442F63F624488444891222222223F5BD910889122444444447EB7B0820489225CBC7BD7BD2BBA94A0353DEE0746EF62DEC5BD8B7B16F62DEC5BD8B7B16F62DEC5DEABA3A1D01113A03A03A03A03A03A03A079295F929149A2593642490D9295F252BC948A4D1349486A4A543501A92497377E5D091009449A289231213A",
	mem_init0 => "117DEF4BA078F5ED1CBC2DECE75FBAB6D52B56559663218C485E9E65DED4E82BEAFABEF4B7C3DE3C4764211EFBD111E911EF497147471468E28D1C9425126847089103F9111CA912310C09887E2201FBEE81D0891D97E200000155C4A3E88283D10506EB2F5D49E81A085B15C5000004000000000F8FC7E3F1F8FC7E3F1F8FC66000000200000020400000000000003C7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8E000000008000000810000000000000001E3F1F8FC7200180000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000FFFF003E81F8751E3C3A7CF23B87BBDFC0006FD35E37E77C7778000000000000030DF34F5DC7801DF9A77F8F003BF9AFF0200F7DEEEF9FFC6C639FF7E00FB0007043EC0707D87068781EFFA703FF0703FF177E77F97FFFFFFFFE9DFFF7F7C3F9FDDF93F82FFC3F801FCEDC3BEAEFBF76E1AFD85FBB4E6DDFED6E756EDC3FC3FFB65A396FC042FC047C04DF5E023C3809FBEDC047FF809DBDF8081F7FC047BE0277D809DF7C04EEDFE023F",
	mem_init0 => "FB65A3F487F830EEF000000000076B03B581BF83FC77D5DF7E6DDF84BBFE07D76DCFFC3FD4BBFE477BB6E617AAF7EEFF5EFDCFFC3FD0FFF07FE3FFC27F83FF0DFC7FF97D001E6845F400003E3CC356877F888B87F8B1824FFF180EF7EFEAEFF75B9F7E6DC089F510112FA8D6A3208104082041020810408204100041AFFCBA377F229FDD6D8FBB53BFE33EF10EF636F7FE0E07FE6F9FF7EC007FE7DDEDFB05F8DC0751C28802EA382BAC28428800BB0021065893005C0756FBBB76A10C2B7FE37E79E669FFFC361BAC3F798F9AEBB7FCD62C630DE7EAF359F9AEBB7E299FB0C28C30A1428A28C528C4624C318C3CB5463B2D5188CE8C461F3B33460AE230E917",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y5_N18
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101110111000011110111011100000000011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~42_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~43_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a14~PORTBDATAOUT0\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a30~PORTBDATAOUT0\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout\);

-- Location: FF_X3_Y5_N20
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LABCELL_X4_Y3_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(14),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout\);

-- Location: M10K_X26_Y9_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F00000000000000006000E000E0FF00000FEFFFB17A7CF8FDFB5CFF99FF9FFFFD9FFFFCCFC7989FF1FFFFFFFFFFFFFBB3E3FFFF9FFFFFF1FFFF3FFFFFF1FFE7DFFFFFFFCFFFF9FFFFFFFFC7FEFFFFE3FFBFFE3F7FE3FFFFFFFF1EFDEE3EFDEE7CECFFB08000000001420006061EF7C7FD7C03DF79C704E381F9FEFDC7760FC7FC31BFFFFC1F9FFEFC7BDF38FB92D77FA53F9EFFADEFFA6FFAF7AFFD3FFFF5DFFFFFA6FBFF5FF3DFF4FDF77FA5F7FD7FFFF5FFEFFAFBFF7FD2D",
	mem_init0 => "77FA500B7FBFFCFFE9FFFFFFFE7FFE3FFF1E770FB87DFB8EFC1F80037F6C3F7FFF9ED9F6237F6C7FFFFFC1EEDF8EDCF9F1DB9ED9F623BB61F6C76D9FFB0FB67BB8EDB1EE7FDDCFE7B8FFFF3FFB81A97AF733171F71631DFEEE30F5FDCEFDCFBFE71EEC1F80F00AE9AE9F570D5C1F7CFBE7DF3EF9F7CFBE7DF3EF87B7DBB8DDFFEE7F3D9F9EFEC7EBF7C3FFE0FFFC3FBFF47DFBDCFB3D66F8BEF6C763B3BE6A780D502CEF88AC059F1DC4584388AB00A06313BFE7D58110284001C8611ED0001C81B86603954942A0530B061C4D2946E30E1C602B12AB8C3744D2946A3C3B30C28C30A1428A280A180C042C3180B062C0B218B0281C80C0765C6E404B220274BB",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F45FD3144644664464466446446646323199428A1850A28A03080D8101B08407924924C614603DAAA8460602908A0E01A981A06B581981B2B206C4E28BF3FFBA95CFE7DD285F73FBEAE7DDF3FB6982FB7E0280C3C3C25F72CD31151A62626F22222FB5F70F2A2F217C9F769374AE734C642F9FDDDCDB499E80A68D790BC685277D191033181988C53800C0C50181C728142FA02FBA94442605692A18101604C5BEF359AF05B72DC3C1D4ED054C164142F5A8598156030136C0444C4C5B756002C0915FE2301044430954362B8A0888607167E260992181A8AD0387C658C485980B9AAA4A150550800C100604001000208208208208200008208208208222C420",
	mem_init2 => "60C1830681842100000000000040000188851000000F9247D488FA911F2450C5000000000003E491F5223EA447C9143147FC070A000000F0011184C4612D0921181C00446184A1181839001110720C1C8014441C8204D5283202183060EDA803870B4480860EA00E1C2D12021C01C385A0074B1809E2789E081D560619B466D19B6336C66DC66F83A110C85190A321632163217190F04080D48F25F25F27C80416A471388100C43020173288208310204081020408102042408208208240A009028059A40000210440004214080010001A20420C489249909CA2448912244881002246448909C800048100000000000008000000040624924921394112139A49",
	mem_init1 => "2484E504484E6881100400081B8C18368D1600002020A011823AE8351A100208B780941A011B051C75D068D0410820700208B78094C0C1C26060C1B8E8D0C67A38470C671D1C23430010030708D04440E404800400DC60C1D1A11A08881C809401014708D004008B08E0900405DBB71A11A008011611C02440240121201214120109D4428240213A884CC99326262626402209109993264C4C4C4C8044108202749D0A5300000095016361190004C80804210842108421084210842108421084350842006404040333A804804804804804804804E4C68E4C68201134024128464C68C98D1263410080A8423131A11908C80248803240C3858633810892309C81",
	mem_init0 => "86000024412803071A11877E20422FCF67C78E639963208C27200AD0A84E07000401000243C00C222C2415004008B0050C0024861E1061C20C38433218CE07308891187810131880301103800E0001C105820808004AA0000000120DE602000004000181122543004000310B42249248924924849A190C86432190C86432190C04924924492492448924924924924850C86432190C86432190C86432190C864321809249249124924912249249249249240286432190D8109C0000000000009600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y5_N42
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111011101110111011111110000111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~40_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~39_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a29~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a13~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout\);

-- Location: FF_X3_Y5_N44
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LABCELL_X4_Y3_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(13),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout\);

-- Location: M10K_X5_Y2_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "31040C411011021101102110110210808408000000000000095023020460A81034D34D00000085AAA9305008008A0026400200848020830C00049010891E141B4078720C800834482022001E1A740C44C4701C0606008832C6801C42020219000038DF1A18881900C708334C314651A10018C2C00D01A6161C0B20C80610020C0440029001480038101C0A00381487214018C7041B40002051002A4840080A13068C060202291244460D100200080088330115020200388C0032B02824B0200D84608A44821000000600248042000000208660006600060054C0802258C0808800000000000200294A8920024A4020820820820820828A208208208208180410",
	mem_init2 => "00000000008000000000000000000005448515294A204010200204004080000014A5294A528810040800810010200000055404054A5294852804830120C4190002814A01200C80028100A5000201408052800080520401282C50204081124050091103140811014024440C502028048881400108064190641900020004001000400080010001000800002080410082008200820041010400200080080080200801000804020020410201C3991191244891224489122448809104104100C864032190540294A52800294A5000454A021480140400204000038001020408100000A5000000003805000484A5294A5294A505294A4212102048208700C008700120",
	mem_init1 => "821C030021C00180301084240300000200050842202054004000040100088100400094154002810000080800200400088100400094200000100000302000416800000416040000010A080000000800040214028200180000400001000080428420A08000008210060000908282102800000104200C0000245406200412004201201800084024030001000000000000002401000200000000000000480201085E03800A50210A1084A010000010808404420184030806100C20184030806100C20184030826020100000A002002002002002002005C2005C20060018C00098000C200B8400E1003000E00000308020000000249802C10048A0100080000038020",
	mem_init0 => "0910842440144084160485AA30F1FAA35D22441114000400E0080AD0A83280188220884242090A181200880831004080008424810100102002040080040020001102000C203080004020200104042220800100103049404924932A00A2200808401010600106E9010020880080000000000000240209048241209048241209050400000000000000000000000000081048241209048241209048241209048241208480000000000000000000000000000440824120904000184444444444441800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y5_N27
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(12),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout\);

-- Location: MLABCELL_X6_Y3_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111110100001101111100011111000111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a28~PORTBDATAOUT0\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~36_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a12~PORTBDATAOUT0\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~37_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout\);

-- Location: FF_X6_Y3_N14
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: MLABCELL_X6_Y5_N33
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(12),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\);

-- Location: MLABCELL_X6_Y5_N24
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(11),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout\);

-- Location: M10K_X26_Y5_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000290000000000000000000700071F000000502882FCA26CDA118110825120A93FFFCB4015E495121415FFFFFFFFFFFFFC786A1001298021050842D3004205058A14201920594B9AAEA05983144030002A500C02A01828600A8005618A04A18A06F0416404227B46C4628C31B00000760D40100000BA15690ABA1BC0051994D8D61805C1000161B4240151E922DAAB067064B53C00112001300141320088880340C400101300A16F480A804540119E00E28803053001CE55600B0",
	mem_init0 => "6706480910180A4E05FFFFFFFF7B0BBD85D8455CBA800A33B971A87EC0296801602053D41EC029C008B0101AA822910204522053D41B114B8295A83C0A5C14A2AEB50421FCE0781086F9F3A200F4210885C450585D0A7C000BA5D1217A051C41244B2961BF048524124C492124E493249924C926493249924C9262468A96A20204A2C02C88A4802F00950E0B00237A838903140D08400ECA05001340A1B28F25D95741AC9926E8B7016C890899A1BA0001259762D0DC47469BBA3E04289B4943128B2AEA066C140BE7060F80D8ED3307C240C70435AE1F090D8ED33A6D8D820A1882840A1861C001C0E000831C18000E18000381C61C0E1427120E23E471900C",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B9080041D29D2B1D29D2B1D29D2B129494AC0818410286187141C52838A5A0E01451450850C705AAA80F8070418FD018039C270081C05E2008ECD0D1FD10C05E704B202EE100B80C36302012DE678170D850144ECE8900BACCE2354646464B84444B91703AE84B845C40BA70BA17153D108B80E22E0538571412A25C225110AD7F442C12260911026014300028608D26008B85005E7088A181404FED45A070213780A0523C61E0F8F81A403C20F10F003F24001C5374280CAE92252100B817709D460278863E84C8B08366CB47D09916828E749D6E44584504248093A21390ABAA00C360A0580F7ADDBF7DA3DEA403555555555555555755555555555545CBC9",
	mem_init2 => "1224489092294A492492492492122497C493FF7BDEBE7E9F2FA3E5F47CFD020C3DEF7BDEF7AF9FA7CBE8F97D1F3F40830D541821DEF7BD8F7A282C0A0B0933AD67A39C8A0B99ED672FE7CE533FCF97F3E534CFF3E484ED3F6866081020648167800008198206059E0000206608B3C00005970B1DD00401005A5C537807741DC07740EE01DD01DC0E74E03E507C80F940F900F9407C81F2BA2FE0FD0FC0FE3F62E17F0FF7F9703F31F8E1073A5DA7E9D3A74E9D3A74E9D3ADA75D75D75D52E9754BA5F64B39CE6D01339CDA040394B3B9C0990050B26CB2A53389912244893268CE49909326533E76D46FCE739CE739CA5E739CF7BFBD236CB2CA67DA4CA67DB2",
	mem_init1 => "CB299F693299F3B676F9EF52452244812027DEF4E27F1E643701036A424EE9D108928FF1E6446E420206D2123A27442EE9D108929F12244B891224523A12F8AE81912F8A4740C84BDFAEC890320E88879FBC77EBB2291224740641D110F3F78F723BD03212EBBD1032248FC8EF2448406425D77A206448A3EF4BBA485BA483A5BA33311074B746662211122448888888B379DB442224489111111166F3B4A084CD33FA3C7BD7BD9E3BC1864559EB135EEB48D691AD235A46B48D691AD235A46B48D691D6E1ADADD74443ADBADBADBADBADBADBADC1835418334BB14174994AD118318306A0C19A59894A568A60D744322A6E0FB76099C00081EF8F02248533B3",
	mem_init0 => "81D9CE67E8CD264E34A82F3862782AFE65FEFCBF3F284B21CCECAAD6BE80CF0ECFB2ECE67E1F980E2349912C9A98924D21CE44F1D9D71DBAE3B75C0407BE3CF700A14B8C041CF300041C002060820032C891900019443400000011E0AFFB8783F70F063A5DFC61F81E18472C4B6DA49536DA490DB7AFD7EBF5FAFD7EBF5FAFD76DB6D24A9B6D24A9524924924924923D7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAE1B6DB492A6DB492A54924924924924811EBF5FAFD6AA4380000000000012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAAAAAAA1",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y5_N48
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001111111011111110111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~33_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~34_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a27~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a11~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout\);

-- Location: FF_X6_Y5_N50
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LABCELL_X4_Y3_N39
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(11),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: MLABCELL_X6_Y5_N42
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(10),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: M10K_X14_Y8_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000150000000000000000000000001F000000240E9A5D8074EA0063CA93D13AF1BFFFCE5159E7170A165DFFFFFFFFFFFFFF79991D45E58005DC89674B000B1C8EE834622D4E58FD2A6EE152B37226B2497949AC9793597969325263CB446897446B954731A451467882C141E0E16101EEDDD318B04D76356D1ABC5BD3ED5D22E2D6BD05AD107545B52103558DEAEAAA52B036BD65C0548C053C05D67E0094000343648014A580A9B1580A4D6540561C02B5580B973405665D200A5",
	mem_init0 => "2B02488D12B02A6ED5FFFFFFFF2B0A95855C3D5EB6A7DABA3545B07D0947535760668FE39D09450103B03646AA6443374C88668BE29BB63BD473C6FEB15EA2EDBA789D41FCEC727506F9F3BE18F4219B5744525D753A5C0A6EADFE57DAED583465584545BF1D0064064803260DCE3A71D38E9C74C3261930C98666168EA61AA649804CF9E1AEA16DA5367E4A42634477C72E88D70DCDBA6E13347551A49B8E1DD95745AC9988E8370144E948990B3A0485359782C59C07C2088898253A234699898B2AEA28900403E7080E00C82D06070244E40832AE1C130C82D06A6C1B124A9C92A44A9A6900090480049390300048300012090C9048340426480226401000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FC008001C21C261C21C261C21C261A10D098489A4912A69A414901012020A4801451454A54E41CAAA88E024184DBD2401190240109011D2010ECD0E0FC12F0BEB043E05F6901781869605050FE2B10781A008048C8CA01784D73350A6666632666639473236263241C817AB17C2F755C248381E55E89588F802285592242992D7D09301328099942280040490080CF280CCBA010BEB4CC8E01011BAA09E240413F8140A920A20080801041204482480079281190567500148E800642007D47C0A08902E0109E8CCA3903668B83D19946B306F04D0825188502128044C04180ABAA651480201C0F508D120C80843401618618618618618618618618618406CD40",
	mem_init2 => "4080020490000000000000000000000788A9FA10843E321F1C83E3907C64124D28421084210F8C87C720F8E41F19049348001128842108BA1130244C090D23253D0EC64C0991A53D8863631330C6C031B194C831B284936FE07208102066C97382014A1C820625CE080520720CB9C100A5C74949D06419065B1D067A03700DC037006E00DC00DC066A70184030806100610061003080C1BE1C80640640641888F0E4032183700C2060F1172B2CB3CC993264C993264C996532CB2CB2CD58AC7562B1F66908422405108448000A841108528802449A669A3631A9D3A3468D3A204229D2D3A7631A100D3B4210842108420A1084318D8F29E6BAEC635946C63F9A",
	mem_init1 => "EBB18D651B18F2B256796210010010240926C632293F0B0132324335125660C91291A7F0B0146400648668921923241660C91291A780814BC04001102892FCAA29052FC20514824BF586020520840CC18D8D3D6180080081512410819831A1A7D83145209241089320A4A760C5A102024124821126414869EA019168091681009123355020122466AA0050A142828282D2208B5400A14285050505A44114A298CE332E9E508508BE314124114C47020A2128425084A10942128425084A109E212842508461050583014304B04B04B04B04B04B04C1820418244C100182980A041824A30400C12264800A5022608111208A029AA3E69CC10000670322A69631B9",
	mem_init0 => "82CC6329E04932673090273C21682ADF659C3A8EBB296DA58C660A53EF86E736619966329E52C8460129012608C812652D630DB0D8D70D9AE1B35E92019C0C77A2A55B8C141E3880141C00A0628200186492C8000C503400000000C4A7CA8283950507095C6561E81A08632E4B20120412012004978BC5E2F178BC5E2F178BC56490090209009020400000000000003C5E2F178BC5E2F178BC5E2F178BC5E2F178A092402408240240810000000000000001E2F178BC4A40180000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAA8000000000008",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y5_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~30_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~31_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a26~PORTBDATAOUT0\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a10~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X6_Y5_N38
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: MLABCELL_X6_Y5_N3
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: M10K_X26_Y3_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F408A401C21C271C21C271C21C271A10D09C408A0810A28A0118050300A08C0030C30C4214600DFFFD2E5201C84BC2071180000548041D2E18E592C0F11AE0FB3063B07C6801F41C7E707058FA3380711A14854080C381F246711F0E22220B22222BDD7B02620B225FE1F335F77E319C344BE1C77DAD9ACE853B8619164383897D0D109108488814280542010A8445F84403E140FB34441613D17BA8D18A03713E85E2FB00EA02820205710064034038712D048046710A848E1284E020750704840102C0161E04003B932C8B03C080061007E00C08201CE459C9AD688C09AD998000C362211C4C58CD970C85C6300741041041041041061041041041041481D4",
	mem_init2 => "0811204008842124924924924849924B0831E210843EB21F4C83E9907D64104508421084210FAC87D320FA641F59041140001204842108BA1118264609850B201D06C6460985A00D80EF630101DEC477B1904477B2FC222F25726952A57DE8639A02415C9A57A18E68090D726C31CD0121872209C4A1282A121C44602BF0AFC2BF057E0AFC0AFC06FC615842B085610561056102B080C6B84C81641641641900E264172381715C20E2E952A20623D8B162C58B162C58B125624924924D108874422186618C633C3418C678604AC6110CD20C0604386E38B2B7A1C183060C38216320C8C9970B7B3208236318C42108420A1084318D8D016E18616F190616FDB8",
	mem_init1 => "6185BC64185BF2324661621513890206800CC630083C4B003222023D0033408850090794B00445304404680110022013408850090728100794089038A001F9A808001F9714040007C504204100064003BD083141089C4810402000C80077B10718B9430001618C8700030462E56035120002C3190E0006418B04D9202D920182D90B7440305B216E8808C183060606065B20C1101183060C0C0C0CB649808212DEB7CC1C58850818B15160002C46020A2120424084810902120424084D109021204240846D050583231B04B04B04B04B04B04B04D1A2855A28681285004801405A2C8B450AD1434496810A0368A109000120CA232A1CCD000AFF07081010B7B9",
	mem_init0 => "9A6C630181D4B267129827ACB14DBA9AD50E1E07930127842DF61EE1AE10E73360D836301246CA565104001628C941641D6328325857258AE4B15C142BFC1DF700810B88101C7900101C2080720222586480C8900C814249249264C0A3CA8A8B951516483C6749E91A28CA1CA704104410410404968B45A2D168B45A2D168B456482082208208220C9249249249248745A2D168B45A2D168B45A2D168B45A2D168A092082088208208832492492492492443A2D168B44A109C4444444444441700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAA0000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000001FFF00000000401C85984376EC6037F89A12A1D3FFFDAE4310D725343539FFFFFFFFFFFFF83491531906801920AE490D003260A280280C49C4E8050C292290C48008349210420D21041A1262420C1886038902038952782209088260BA5D58AE4686C0270DC8DB402210130009860DD806838538661AD1909B3860CC696C71AB10ED91A9747E21120007500040004A7602200008D948C00501000190C800104B404020022108014D4000429B2021A",
	mem_init0 => "9727E23015D0388A60000000002F4117909A830C78300D07FA70C100F0820C00698805C150F08A863032C61BA8A0BCC214178815C5535C11A824831CE28D4542D0916009001020001400002220431210BA08019BA0013C478410E18086068B8232010A60C0881410010A8040000208104000000020810400000002070DA021105B0091088986883128000EB00C0000012044071206104744204181C4A9D001C8D95711AC8008E23720600040802839008505A740D41C1712288918A1184332316499E660066C4423873C6E42C32907173224600CB3EA5CD92C32907C281F90428C10A0428A28052804024411803C9F403927D0080E80401514B2400202005B8A",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y5_N54
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~28_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~27_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a9~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a25~PORTBDATAOUT0\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X6_Y5_N56
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: MLABCELL_X6_Y5_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(9),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: M10K_X14_Y11_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000001FFF000000000000243026E5F01832B9265432C70B3C800249C04525D17E70640000000000000748FB04506A00104D8418D40020CD814A18795C2EF722F6A3226F53322D1249490B4494968949291058AE4147DE9347DCA313775C7EBDDE6D37441B51D19A09A95C10EB4487DD6DEEBA0633E2DC96D03008941B323D2074ED437568DA32B96D167E9C0A4016F4013401DF3E028C280349E980177F80A54148025A1D40509A00F3900AC93401EE9560296",
	mem_init0 => "D146CAB087A02266C5FFFFFFFF6561B2A0C60D51DEE7C5B95D206A7DA2A356922C6D46118DA2AD04711430142A12C3EA42586D5A16884D1A1A332262EB50D6ED16658D2CFCFA5034A2F9F3A834B6121F72CC53C72D3BC24ED5B53630BAE2D6D213472D207F9CA434024CE16785C61A209186882461A20918688264010ABA2A817D80DA700DA9B817BBF74AFA08954610C7268FB960DA9EE2136B36DCEDBACFCD0D50006C8800001F00E000008800000000038F81C0001000200108210420000000C8220310000000030A0602422D06030024200812EE0C118422D0282C0B51448451224482080000040004108030100030040000040040181C23000220003001",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B0008000420426042042604204260610309A458228916082014000800010A00014514542042006AAA8860200855A000009002000000000A01004C4C4801BE09A1067A04C2001301860604019FA2100F038048141C182A1304C211402424247422207D0F80E2007003E01321075461108004FE0C41C81080E012A0038120000237C000012000908012801000102000520084FC0509A10440C01033A1A1A020010BE00400900A00000820050004002400030B900000200020680008E02A0F40000E01802E0109000400200266B120008000047E0001900040040008200000080880B120800000000800C1014040000020080000000000080000000000002008282",
	mem_init2 => "C58B162C04C631924920000020400001D5290000420E12071480E2901C2410410400004210838481C52038A4070904104000020C000000900010844421080101080442442100810880A52100014A4052809000528004BA482002081020648413820000008206104E080000020A09C1000047004000000000011C0000013404D0136026C04DC04F823E00085010A021602160217010F04380148C25C25C27C98000A4453A81001430A00113010013142850A1420408102002400000000200800802001400002128000842500040425084800404002140000092850A102040A101000502000009282A490100000210842028000010848548402001250808125900",
	mem_init1 => "000494000049680000040100B158B160580600034920101B02304130B00020400205241001B025B060824580080000000000020524058B0202C58B15AD80C02B602C0C02B5B016030800162C0582440294110000058AC58B5B00B0488052902400096C058020840005802000258102B00B004108000B014800140000A000000A000910000140012200AA850A14141414002400015102040808080800400000124491DC9100408430094500B00020212800000000000000000000028000000000000000426094944B880006806806806806806806848A0448A02010040000002C48A0891402450100800001612281B20590B498002404C10000AB850092009289",
	mem_init0 => "80042108018012260000873420602ACA758408021920221024A00845E800070000000000820408020000000000080004040009001E1001C20038409002AE14B00080080C00105800101020800000220000800008001010492492100CA6130D08261A101010A56111043084082292492240000016C2090482412090482412090516C9249120000002ADB6DB4924936850482412090482412090482412090482412086D92492448000000AB6DB6D24924DB4428241209040509C4444444444441E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000A000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y5_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000011110111011111110000011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~25_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~24_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a24~PORTBDATAOUT0\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a8~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X6_Y5_N14
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LABCELL_X4_Y3_N33
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: M10K_X14_Y7_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "39000C4190190299019029901902908084088810412204147111C002380088E230C30C08408707EAA9A990700D56147A101C070481C4400C080D9A058C1A145F2060722E41A8BE4D353A221A1C3219440414050A0A0D28B846423E46060601444440D818204049064768BF2CBA5715911880C2E22F0796470513220A3711128C04442C90264811B011A532080A640DF64080E1445F20889993927608526C7230078CA6503849C2707200103820E18E393905041C01050A8020B28028A4B8107404800A5886B088888D006CC0161111108217791122044681F6D8BA210522A2AA206555A08046015089021BC48460036106186186186186184104104104360976",
	mem_init2 => "C983364C18842124924DB6DB4C6DDB6B552B0B18C6302C181B030360605802082C631884210C0B0606C0C0D81816008208001224C631880A1028A30A28C42B042512C60A2815842596C243022D848B6131008B6130FC2E584D71450A1412457051A58F58514115C146843D6142B828D085C020441E4791E453000109A24E893A24F449E893E893D45A8D163A2C7458F458F458FA2C7AB3031B605805805817E2085B06C3780D1B1AD803C2A20E21183060C183870E1C38216041041041100804402032418C632D1018C65A244E84018844488460902430A021018B162C58B1716305808302021333694A6210863108430310843189084A2C30C0421004042090",
	mem_init1 => "C1010860301082314609633C33193262182C84224D61CA1B20304309B06764C1C21D2C25A1326130608409A39033048764C1C2192C6D9B0C34C19331A1834368610C34363430860D1584366C258608AB090947410198C993430434C11561332C51B82C2583618C1C25872946E09122304306821038430E4A3B04D8002D800182D8222005305B044400088102040404041B1C8021150A142828282834310004008A227CB050CD8C27389484B40860030221004200840108021004200840108021004200842901018000039039039039039031031005290012944C0A418000402D129002521094A2605340816A4A40B625B0A4D4204C1C28D268C4D6A000402138",
	mem_init0 => "50EC620A71F5A0443288A5A16A4F7A93DD1810041284018008465C65D8F2E0A361D87430A40282754100003468850342314229484640844810890005A3135840000000480010251A20002100100023D04218868D0896C6492492010CA2189E98313D3088025C490902289A31AC000000092492000B8DC6E371B8DC6E371B8DC740000000049249308924926DB6DA4C5E6F379BCDE6F379BCDE6F379BCDE6F371B8C40000000012492482249249B6DB692462E371B8DC7B58DC44444444444405000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008AAA8000AAAAAAAAAAA80000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF80000000000200810100000000000000000000000000080100000000000000000000000000000000020000000000000000000000000000000000000008000000040000000000000000000000000040000000000002000000000000000008000000000000000000100000000000000000080002000000000000008000010004000000400000000000800000000000000000000008000000000001000000080000000000000000000000000",
	mem_init0 => "0000000000000000020000000000004000200020010000000080000000000000000000000000000000000000000000000000000000040000000800000000000001000000000000080100004000000000000020000004000000400000000000000020008000000000400000000000000000000000000000000000000800000000000000000000000000000004000080000000000000000001000008000000100210004180110208206020A10811008344842610420040904268889784286866A24C0AAA886AB4100864A6698684EBB294D0608701A0AAD341E84EBB2C6BC902081082040C1441C161C0E2C0821C158D0E11634381C41C0E1B83030E01C4700302",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y5_N21
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(7),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: MLABCELL_X6_Y5_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000001011111010100111111001111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~21_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a7~PORTBDATAOUT0\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a23~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~22_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X6_Y5_N8
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LABCELL_X7_Y3_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: M10K_X14_Y1_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFA037C0D93D0E1C1EBC223EA6FFCEC0003DF3FE1EE7ED6FFA000000000000018773EEFFC7C01FD9F7FB8F803FDBF7700207EFFFE6AEFC7C718FDF6C477C923671DF2323BE367E5C9FBD8288F76688F71D763DD9FAFDEF7DBEDBDF7B736378EBBE91BC77BC1B940DC67C3F7B67BB33E0EEDA0EFFD667CEDE76EB2EED1DC36BBF367DEF6042F60476047BF7003E3C00EF7FE0075DC00FB4EC018EFBA00EFB003EFC00F7F6007DFBB0076",
	mem_init0 => "BBF362A93BDC11FFF200000000B3FF19FFA0DB81DD7EF6CF3EE7CF823EB6A3BFFEC76C3B723EB607DFFF6E037FBF667AF7ECC76C3B7455B03B6BB6C3ED81DB04DC76D9FF000E200FFD00003F1C42DA297B88A7A7B87400EF7742127EE77B67DFDDBF76E7C019FC0B409F804E01010408204102081040820410209401FDDD8D7BF7020ECF674759D9FAEBDF712FBE93DDFACD11EE3D8EB37D643B6FACD4DF10BCD00749800002E920120800040000BA2200065012005C974C93322440002B5BE33E49A26A0000140BE882111512AD22088802123344AEA225D12AD2282D090824424952A141348A948A44224848D042849010A1209548A45A624B24408122C4A4",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\);

-- Location: LABCELL_X7_Y3_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(6),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: M10K_X14_Y2_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3040121904904A104904A904904A90248128204524A9114523448B2811E5A04414514500200227AAA891042211D7D011C209827250985E0282ECD815FD16041A42502A0C90083128A22A02161A648440C40701A426208832CC8094125252599111309712988819D084283642310651204250A2C00C132116018A088C9284402806108832841944485081A0C2034107241050A0741A480021052215EE1BE52486068201009120882320C0A6119244244332001149017503282E84220293301763A94A4A7220BEA220BF1766C057D044168097691D444058ADA03C9A19A3399A89AA000000A05E5DAB5AA8724618C048B65B6DB6D965965965B6DB6DB65B690200",
	mem_init2 => "851A0409008421000004924904644921D52BFC6358A04890323204464091A102118C635AC62812240C8C8111902468408050100118C635946A040801021211C20A251A810208C00A3584AC400B0952C2562002C25404FE5FE045142850801054448800154508015112320045102A224641500045D9024090104001688402100840108021002100481EF4240848109010901090084809233A22409009009025C2E1920C865074320990E723915115F5E3C78F1EBD7AF5E38ED71C71C71E8A417A0905A412B58D7A48AB18F489455A86B1A1519420204904098254220489122511AD54202240982443696C8D631AC6B58D446B58D632B04B4924130482A9304504",
	mem_init1 => "104C122A84C1191620EC8D61A1D0A04012075AD44D7D1442440015402408A91080012FB0442588A4082A810022054008AD1080052F410201828D021D29207ABA40280783A5201401DA2A8408012A802612B1748A2D0E85025240A15004C2542F63220801008A310801002D88882810A00A415562100A004BB5472A9032A92A232A900AA044645201540881020444444424515008150A1428A8A8A84AAA2001140100DCBF235AB12EA28C8026718B4445CACA95952B2A5654ACA9495292A5255ACA95955AA2A221100052B02B02B02302302B02B0181955C19545A868B4247309C195B832AE0CAA2D4173184A0654240133A497074015224521884C954001022A",
	mem_init0 => "45158D4BF120548C14240D33AC72AEE265A060181C8402C0608AC8C5DEC8A8888A228AC4B60518090A42440AD35420A804AC497181871030E2041C2086213087044003CEC0DC8449A0CCF106601BBAA288011224511490DB6DB601C0E7E1393BC25256B20F9463E31CB2D0052124924C892492401F1F8FC7E3F1F8FC7E3F1F8E6012492644924904C924926DB6DA4C78FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7EBF5EC0249249912492453249249B6DB692563D7EBF5FAF918DD55555555555415000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008AA02A80AA0000000002A000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y3_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000011110011111111000101111101011100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~18_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a22~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~19_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a6~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X6_Y3_N38
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LABCELL_X7_Y3_N24
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(6),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: LABCELL_X7_Y3_N18
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000100011011101101011111010111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~16_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a5~PORTBDATAOUT0\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a21~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~15_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X7_Y3_N20
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LABCELL_X7_Y3_N27
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(5),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: M10K_X14_Y3_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8000000000000000000000000000803007813C03110304C809A8142204000000148E420A042128800000000000000102306850093DF0003418127BE0C030634081C902008060F074861C066E16DB671B85B6770B632B04D89110CC6070CC600110619B5A1083399C000E09616300C0B236B02E001084084120173060610100462A0C14865202DC5AEC56EC0444012B24664A6002B60446001881006BE8002440A008050004802000DC188008E0002078006440004108A0040",
	mem_init0 => "128006AC87000090A200000000D2B06940224080112E60C02A4200032200B31D574E00200322022C52A8ADC01B04223060844E0421040000000A800380800104015043C6000C242F00000006184A1A85601925A60070023C60020A280130639205B2C2520029008B489EA44E911040820410208104082041020818281441C5CC00171C0010406C81002302D1B88080886A6198C0601C0041767309369F130386D027D1820010FA20480C008400403E0010043080081C07D2CAAB5022086340018019226810000403E4AE084890290884240050842CAA109909029088280309414A500281481024C42611921882110801044200402902411000B2210023080A00",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y3_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000011111100111100110101111101010011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~13_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a4~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~12_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a20~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X6_Y3_N32
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LABCELL_X7_Y3_N9
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(4),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: LABCELL_X7_Y3_N15
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(3),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: M10K_X5_Y4_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7161405314B14DB15B15D315B15DB0AFC576210C0C894201067C1B6E836D3C0C67DF5D2408507FFF57143E0635FA70005640401034030771E62EB9BC9C0C0C3948381A1C8028724D389A182C3A540472C48421060620E8728A980A5B7273509302184E0A988C1092C2287540718652A1681862D1DC48A01E214D2CC60114C85CE25881F380F9CC88E9A10782420F27B0F0186854394A60283CC6DA6C92E5000E6680402480000100006040808200A006327151C07C1542698384F08CC077C14109620B41EC92AA460FF5759EF25148C0A887E24546F303EB0900820040808088B41A085E0F07D7EB1E2B69C6DAB135BE79E5B6DB6D96FBE79EFBE79EFBE94360",
	mem_init2 => "C58B062D44C421369369B49B486D5A4FDDA83D6B18A14090B82217064281010415AD6B58D6A850242E0885C190A040410028D4115AD6359D6305A8056A1013800EA758C16A89420EA1568D4102AD18AB46A040AB4484FB69C055454A9500104452A48411515001114A9000D544222952411CCF5070A0280A1A735C08B482D20B4816902D202D20590E35A08B431686168216820B430B0D8AB80280280280209835C02A050615A8CB46319ABB55B52D5AB54A952A54A95AEBB5D75D75D7DBE91F6FA46642B18D65A2A318CB464B5A9231C455A62C30641139AB01C1D3264C9C71AC41C2C3939AB55B6D8C8C6B58D631AC4C6B5AC6323268EC115356DA86356390",
	mem_init1 => "474D5B6A18D58BB474ADAD50B1D8B16858851AC469A78C4344345540350A8D1C8241A4F0C4B688B0688A8588A305608A891C8245A4C18320C2C58B1DA5884CF9682C84E3B4B016A1163A860D01A8C42D5AAD15AEA58EC58B4B40B11885AB45A4E26A0D01A8AEB50801B0A38DA8B102B40B511D6A100B6168ED73A30012B022312B1280814724625010A244810212120225415800048902042424044882B18C04A128DED36B5631B762244030918E0C4DDE62BCC57B8AF7B5EE29CC5398A7314E62BCC55AAAA6B712A316B6EB6E24EA4E36E36EA48D48D49489C92A092426100C948D929134A44E4D50000066523430018436D9A4E17529502D5C5AA108092B6A",
	mem_init0 => "51558D68E140478A06F5BFC5BC52BFAD032D7A1E858003826AC89CF5E98488AAAAA2AAC68C27102942E2620A9355008805AD6D15F1F1573E2AE5C66CB5716AC18081B0CB2132E95A61271F09002423ABAC03129D315000000000D05FE67E8E88FD1D11BB87C65F28C269A30220B49B4A9B49B4F49B59ACC663359ACC663359AC54DA4DA54DA4DA56ED26D22402406C58CC66B3598CC66B3598CC66B3598CC66B3586936936953693691BB49B489009013662C66B3598DA109C4444446444448500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00AA00A0A800000002A800",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y4_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000700070F80000002703006857DFB023C0DE8DC91E89FFE89322D449147C33FFFFFFFFFFFFFFCD14A56A0EA4620CD2822D48C410F2D0AA14C0608740A86840A984634C804924E120124A4024A021B800C429804E6980784A35C04A04D64442290D11202200B014483041886006B003306E8481258903FA835C0A8417060000D811803F82FB49488C0011014410161052334808032020339501B5CE02B1206039020101832809E82021165013890080BB",
	mem_init0 => "4948895244822BA207FFFFFFFFFD4BFEA5FC085FCFD0902411606E7A0031600429A862D81A0031680A14D420603305000660A862D81B918FCB10306C4C5E588006060C39BC601418E6FCF1F1003C845010D562D90C085D120187E000304814584050B1F07F25E0850040142050D042821410A085042821410A087827281683553687506119082744DAFC048BB013EA1489CD300F4CD0993E654032930B4C800B73D1C39A08683860CB280820083E0E10218C4094370731C59737601281E0C0008018662D054BC3E0EAA0D4315B11830A000860705653280295B1183C383CC9210C410001480418CC1A0C9209C189206058C81814064180E8202720C00206C074",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y3_N54
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111110001011100111100110101001111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~9_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~10_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a3~PORTBDATAOUT0\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a19~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X6_Y3_N56
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: MLABCELL_X6_Y5_N0
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(3),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: M10K_X14_Y5_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3961C0539479413947941394794138A1C504050D08A0434D06741A6F836D380E67D77D22280067FF57303F073C9FF4007080001030015E60E2FEB285FF7C8DFB50FABAFCA40BF7FDDCDAF8FC98750772C391646404000BF28EA89A56524253D0113ADF5918A81382974BF357B05E71A9581ACBDEED55ABDEA4032A9E179542C9DE5601F200F1448C05A40782C80F06F0F21AE915FB5000383F8B6DCA09E500EF37AFFFF080040000006002801602A0167B215940DD7D4868AF8072024831D741A4480BC0A43FAC42B91FF5CE37F188578807E01F4481589F20038601C0838099B002225ABD5C7FA94E883246084102822A2A8A2AA88228AAAA2AA0A20A884220",
	mem_init2 => "04080021048E618208241041004408214083FD2948217C10B71216E242F8030C30A52908428C5F062DC4C5B898BE00C30CCE88934A52949521371049C00098C00A854A4DC0CC420A81108502A221088842108888401CD137E0D1450A1400105153A18C34514041454E9630D14428A9D0C5475F15FA2689C25915DD78B482D20B4816902D202D205900F5A08B431682168616820B430B043EB00280280280200AF58028040275A04B02F382181B91E4C983264C983064C9D693AEB8E38EC0E07B2381E5B610A43200214864084D48061084108620295329890850025428000511843022225490852804FCA4210A42108405210A52129023DA092210C829210748",
	mem_init1 => "2488432084841992306C852081C0810A42070852247FB40040200404040D854820008BE24087848448080400A104208D854820048F800001E204081C24007EF9002007C384801081FA8800000028602C42147CA2840E04084800810C0588508FE060010000A2108800208F85803000840801052110084123F51268021E802A99E818A880523D031514062848801000103D0549A10C5091002000207A0A104506298A2E7F214A108EE9AEC00C70A205055203A507485E941D2038407080E101D203A5074A2E128300181E12680692600612680612485884C588C08A3802F63000C58C18B10E2C4600532300061620020010120F83C134A8D22D1058B502118868",
	mem_init0 => "51B0A423E1AA73C6245707F19C16BFA50FB3621094B1A025420C04F27FC282ADA368D8423E910A29428F600A510510823485047511175922EB265E34B4416207CC5013CB011EC05A210D1B0862232628840342851044A0048048C1CBE7F3090BE61217A10F064BE05C31E00740820820082082104B4D86D361B4D86D361B4D87104104100410410029A20869A208685A6C369B0DA6C369B0DA6C369B0DA6C369B0CA0904104010410440A68821A688253442C369B0DA69589C4446444664453500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0A0A0A0A0A2AAAAAA828281",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y6_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000160000000000000000000000000F80000024E68802387EFC9C0527EA9CE20E5FFC89A5F444EF41CCC3FFFFFFFFFFFFF8116636ED45020D5B1B488A041A591920E14767FEC222DC1C1B0DCB69913924A4C44E4A489CA4F8DB268D0A32970832961C561C4A209DCE7C3E191F3A12606B296C010841B40110008658E849069832CFAEE9E2EAD0E5845BA4AB3E81FC86BC23AE3B203046330033046B77805456004C33500E58E00B26460022493000DB801E8E0097370039310802B",
	mem_init0 => "C228A157D952112A73FFFFFFFEEE3A771518590FDC50920D20658D009AB00090468160D8709AB05354224F3226B3044A56608160D873D181EB00B0CECC0F58008C1619373C42220CD5FCF12004408CF02991033A9A049F65130AF050624907CFD03930658073D0404C03A20088082441220910488244122091048816489DA23AE60A82C919796748F2C9571156AE1BD43010652C3982B13800096FB31A4D01A0F9D7E309C0EAF965FA000008D13ABE00622E621E755D17E45110E002028BC00380096669110357ABF8A2F03B0B13F31804382061C253E011B0B13F3E3BFED024025812250C101940180E844141CD1060194418140701E0D8200380D7C4068076",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: LABCELL_X7_Y5_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001110000011100000111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~7_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~6_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a2~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a18~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X7_Y5_N32
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: MLABCELL_X3_Y5_N57
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(2),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: M10K_X5_Y6_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000001FFF0000000030210C1594FCFA8A8501DAFAE4281FFE9540374A99ABA487FFFFFFFFFFFFFD535A1EB16888514F0C50D110A28D014A008408295282BEFC740BD2300E08004C038204C70448140F183C520064C0006485436596720D0B44A2D2110B6B210BC0DE33B00A8619FF0CF72ADB3A7079B157E805CCD85732A687CF81086FF8EC94013CCE4840129405240101F200EE48026042C01A5100288260031C51A0185100A6F00271A001482990089",
	mem_init0 => "4053CAA496140211C6000000016C10F6285809DF5FB674E00322AEF82035430903EE6AFA3820330C0085FB021D3F273027E4EE66F93F91AFC353346D4CFE198482664EF3802C1033EE0000AE1836C281404CC47C06784E1860C7E238133A744845E6F3B2BF06E80700DE206E81C0020010008004002001000800640E54D7445CA6945C6B073431D5129682EE280B491C430000C940DC9A4301723298CD908197415548AC152AAC020E4491A584AAAAB0210165D69555554F79997FE4888A7C42F2A86238854954AABE867C17C81281FE1E0E1023F2517874FC812814105580204800420101300B380C067040C0CCC7C0DDB1F0301F00804B704980480102D5B4",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y7_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "F16216581641638164163817417380B845DC84480021100103180A2A81658C07A2CB28442A10235F7DBC14021C955800E580C0321C0D5630A2AB0AC5544E761D62395B1EC12C7934DC5B164E7E160E22D01204A48488EC7802C22A5C1405109666594E281AC050848AEC796FB9BF12B17AD966F16E9CB7C7048D2EC4B197D1807A5EA0A02050919EA084028609056CD058D941263D62CC901483656B0CBA06A62E9793CD01EE0B8381C0AC0120078062332144415556092CAAE0670355F95547B04C6D80B42AE6CAA015580B1558D954F08E6495EE35500901E48B3950828098E08A284AB5505531C79C26234E1A92C3AC3ACB8C3ACB0CBACB0C32CB0CBECA93",
	mem_init2 => "264C99321A210849249249249212A4940402AE318E1D400EB051D4083A8009429CC6318C73035001AC14350206A00250A2E83D038C631C16399581A1647498CC6B058C0165CC6C6B0190C703232188C8638860C8627410156F31142952C921224488AFCC450C84891230AF311C91224444C46A15555154340119554C96C25B096C12D825B025B04D50B4B1896312C612C612C60963098EAAA702F82F82F83F7AB5B82DC6FF54B0C986B7FA101302A4408122040810204890910412490488C452030124BB9CE7289331CC5132018C231C89D820146B428E05884D3270C1D12308E73D325030588724904FE6318E731CE617398E739F1C02C3AE8B1088C8B10B2E",
	mem_init1 => "BA2C420322C421012228E604C8E4C99866198E708255561CE208A728C869E1C9551E0AB761CCC0C8194C464331372069E5C9551E0AA64C8EF3264C8E4663AF9190333AF1C8CC198E9B9C1932066E68A6439056C78647264C8CC0C9CD14C8620A7091320643E79895064709C6456285CC0CC7CF312A0C8F82A62A71D4571C431570108BAD62AF0211711DB3364D8F8E8EAE3DCBE33B666C9B1F1D1D5C7311CC442108042A31831813102020C018C6161663A0C7698E831D06320C6418C8319063A0C641CC238B08C45401091891091891091891895845058456060858D2F453338454B08A0C22B03043D799981140CE0673C805106E8C234525904D97268D0811",
	mem_init0 => "453CC602A893D086244587A138DD17BFC6246F93B71C68F362182C60D4B84589C2789C702661807D0FA6463E398423C604C7005511155122AA24573496413215DD625ABA800B9249301593D048000071E311820498874E208208AD4949730102E602056177074AB454102CBA8F492491249249092F2F97CBE5F2F97CBE5F2F9629249248924924891A4DA4DA4DA4DA397CBE5F2F97CBE5F2F97CBE5F2F97CBE5F2E124924922492492246936936936936E11CBE5F2F968E43A020020020201280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008888888888AAAAAAA222220",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => GND,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y5_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000011110111011111110000011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~4_combout\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~3_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a17~PORTBDATAOUT0\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a1~PORTBDATAOUT0\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X3_Y5_N8
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: MLABCELL_X3_Y5_N15
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(1),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: M10K_X26_Y7_N0
\inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000001FFF000000000000114754DB210304109DA62804B8C2C0003943B81C2AC9479A000000000000000705CABB87CA1B90E6E30F943712E610830226C4C60C945C5989574884500030211403022830204C1D298A10C14210C10D641901E0E1285028F9D466467C508340A523B128C304E1827C296B41AA13E0E2C828AB5467CC01E40422490581DE91BC1EED50069504F50420A2803C2A00CD35500C08E00934CA0008E3300E78801C2600B2F50034531801D",
	mem_init0 => "E96984A6F8DE30F771FFFFFFFE511528B2869300D152D68314E7C7003496822EA2842C2B503494568F56452361AD4460B5A884282A5454B43160968125018A04D81292D33C48222374FCF11B1040CAC91B11A681B25493E346480276C66B4507DD1A5467C06370430495A24A89092049024812409204902481241418B984A87B410A888F653611D8E0421A717D32B04D9A8421820508223500204C88048D11BC8002400411024C0186480009118092020080E754C048424411102F040009441B814922DA2AA010092D901B81872A020DD832100260A837001872A02000680020420010200104010000020000400401A091806824104000002700000505009004",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Programs/DebugMonitorCode/debugmonitorintegration.mif",
	init_file_layout => "port_a",
	logical_ram_name => "OnChipROM16KWords:inst16|OnChipRom16KWord2:inst4|altsyncram:altsyncram_component|altsyncram_k284:auto_generated|altsyncram_vn83:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \inst7|clockgen_inst|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => VCC,
	ena1 => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	portadatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\,
	portbdatain => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\,
	portaaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\,
	portbaddr => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\,
	portbdataout => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y5_N51
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout\);

-- Location: MLABCELL_X3_Y5_N0
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100110011001101010000010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a0~PORTBDATAOUT0\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~0_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_address_reg_b\(0),
	datad => \inst16|inst4|altsyncram_component|auto_generated|altsyncram1|ALT_INV_ram_block3a16~PORTBDATAOUT0\,
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~2_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg~1_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X3_Y5_N2
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: MLABCELL_X6_Y2_N21
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001100000011000000110000001100000000000000110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\);

-- Location: LABCELL_X7_Y2_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\);

-- Location: FF_X6_Y2_N47
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: MLABCELL_X6_Y2_N42
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000000000000000000001110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\);

-- Location: FF_X6_Y2_N59
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: MLABCELL_X6_Y2_N48
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000110011001000100011110000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: FF_X6_Y2_N8
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: MLABCELL_X6_Y2_N18
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout\);

-- Location: MLABCELL_X6_Y2_N12
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000011000000100011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Add0~0_combout\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\);

-- Location: FF_X6_Y2_N53
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y2_N57
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout\);

-- Location: MLABCELL_X6_Y2_N15
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\);

-- Location: FF_X6_Y2_N10
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: MLABCELL_X6_Y2_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010000100000000000000000000000100000000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: FF_X6_Y2_N52
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout\,
	sload => VCC,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: MLABCELL_X6_Y2_N39
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100000001000100000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(4),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: MLABCELL_X6_Y2_N36
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000010000100010000001000000001000010110000000100001011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: MLABCELL_X6_Y2_N54
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(3),
	datad => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(1),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(2),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout\);

-- Location: MLABCELL_X6_Y2_N24
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110010111110100011001000000000001100100000000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_Mux0~0_combout\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_word_counter\(0),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: MLABCELL_X6_Y2_N30
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: FF_X6_Y2_N25
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: MLABCELL_X6_Y2_N33
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000011000000100000111111001010100011111100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(3),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X6_Y2_N34
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: MLABCELL_X6_Y2_N0
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000011000000100000111111001010100011111100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(2),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X6_Y2_N1
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: MLABCELL_X6_Y2_N3
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000111111001010100011111100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(1),
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X6_Y2_N4
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: MLABCELL_X6_Y3_N21
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X6_Y3_N8
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: MLABCELL_X6_Y3_N6
\inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100110011000011110000111110100011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	datab => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_ram_rom_data_reg\(0),
	datac => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_bypass_reg_out~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LABCELL_X2_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \inst16|inst4|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_adapted_tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: FF_X1_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LABCELL_X1_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LABCELL_X4_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X4_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

-- Location: LABCELL_X4_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111000001010011011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\);

-- Location: FF_X4_Y2_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LABCELL_X4_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010000000100010001000011101110111000001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X4_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X4_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001111111111110111000000000000100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[3]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

-- Location: FF_X4_Y2_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001100000000001100110000000000110011000000010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[3]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X4_Y2_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: FF_X4_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X4_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111100000000000000000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X4_Y2_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X4_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000100010100010000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0_combout\);

-- Location: LABCELL_X4_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_Mux0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LABCELL_X4_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X4_Y2_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X4_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001000000000110011001000101111001110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: FF_X4_Y2_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X4_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010000000000000110010001100101111101000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout\);

-- Location: FF_X4_Y2_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X4_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000001000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[3]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: FF_X4_Y2_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: MLABCELL_X3_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: MLABCELL_X3_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X3_Y3_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LABCELL_X4_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X4_Y2_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LABCELL_X4_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X4_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LABCELL_X4_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X4_Y2_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LABCELL_X1_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000010101010101010100001000100010000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LABCELL_X2_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001100010011000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_tdo_sel_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LABCELL_X2_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X2_Y2_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LABCELL_X1_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: MLABCELL_X3_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111101110000100011110111000011111111011110001111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

-- Location: FF_X3_Y2_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: MLABCELL_X3_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: MLABCELL_X3_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000011110000111100011110111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

-- Location: FF_X3_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: MLABCELL_X3_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100110011001110010011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

-- Location: MLABCELL_X3_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\);

-- Location: FF_X3_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: MLABCELL_X3_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout\);

-- Location: MLABCELL_X3_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Add0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout\);

-- Location: FF_X3_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: MLABCELL_X3_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000001111000111100000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Add0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

-- Location: MLABCELL_X3_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout\);

-- Location: FF_X3_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: MLABCELL_X3_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X1_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X3_Y2_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: MLABCELL_X3_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X3_Y2_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X3_Y2_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X3_Y2_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LABCELL_X1_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LABCELL_X1_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg[0]~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X3_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: MLABCELL_X3_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011010000000111001101000011011000110000001101100011000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux3~0_combout\);

-- Location: FF_X3_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: MLABCELL_X3_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100011110000100110001111000000101100101100000010110010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0_combout\);

-- Location: LABCELL_X2_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000000010101010111000001010101010011110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\);

-- Location: FF_X2_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X3_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: MLABCELL_X3_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000010001100101100001000110010110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0_combout\);

-- Location: LABCELL_X2_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001000100010101000111010001010111010001110101011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux1~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\);

-- Location: FF_X2_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X3_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: MLABCELL_X3_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000100011000000000010110100010000001011010001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux2~0_combout\);

-- Location: LABCELL_X2_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000000010101010111000001010101010011110101010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux2~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\);

-- Location: FF_X2_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: LABCELL_X2_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010011000000110101001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|ALT_INV_Mux3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\);

-- Location: FF_X2_Y2_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LABCELL_X2_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001101010011010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LABCELL_X2_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LABCELL_X1_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LABCELL_X2_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000111110001111111111111111111110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~1_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~6_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_mux_out~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: FF_X2_Y2_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: FF_X3_Y3_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X3_Y3_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: LABCELL_X35_Y48_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X7_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X4_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X68_Y0_N1
\Can0_RX~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Can0_RX,
	o => \Can0_RX~input_o\);

-- Location: IOIBUF_X72_Y0_N1
\Can1_RX~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Can1_RX,
	o => \Can1_RX~input_o\);

-- Location: IOIBUF_X70_Y0_N18
\miso_i~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_miso_i,
	o => \miso_i~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\IRQ2_L~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRQ2_L,
	o => \IRQ2_L~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\IRQ4_L~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRQ4_L,
	o => \IRQ4_L~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\TraceRequest_L~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TraceRequest_L,
	o => \TraceRequest_L~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X84_Y0_N18
\RS232_RxData~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RS232_RxData,
	o => \RS232_RxData~input_o\);

-- Location: IOIBUF_X24_Y0_N35
\DRAM_DQ[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X26_Y0_N75
\DRAM_DQ[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X32_Y0_N35
\DRAM_DQ[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X32_Y0_N52
\DRAM_DQ[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X18_Y0_N92
\DRAM_DQ[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X30_Y0_N35
\DRAM_DQ[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X34_Y0_N92
\DRAM_DQ[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X34_Y0_N75
\DRAM_DQ[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N41
\DRAM_DQ[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X34_Y0_N58
\DRAM_DQ[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X18_Y0_N75
\DRAM_DQ[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X30_Y0_N52
\DRAM_DQ[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X28_Y0_N52
\DRAM_DQ[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X28_Y0_N35
\DRAM_DQ[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X26_Y0_N92
\DRAM_DQ[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X24_Y0_N52
\DRAM_DQ[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X58_Y0_N41
\SCL~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SCL,
	o => \SCL~input_o\);

-- Location: IOIBUF_X54_Y0_N35
\SDA~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDA,
	o => \SDA~input_o\);

-- Location: MLABCELL_X39_Y27_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


