#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 31 11:47:05 2021
# Process ID: 12172
# Current directory: U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper.vdi
# Journal file: U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/cpre480/SGP/hw/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/cpre480/SGP/hw/if'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 1080.141 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/debug_subsystem/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0.dcp' for cell 'design_1_i/debug_subsystem/mdm_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/debug_subsystem/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/debug_subsystem/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntrl_0_0/design_1_dlmb_bram_if_cntrl_0_0.dcp' for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_bram_if_cntrl_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntrl_0_0/design_1_ilmb_bram_if_cntrl_0_0.dcp' for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_bram_if_cntrl_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/debug_subsystem/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_0_0/design_1_axi_mm2s_mapper_0_0.dcp' for cell 'design_1_i/ethernet_subsystem/axi_mm2s_mapper_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_rx_udp_0/design_1_axis_data_fifo_rx_udp_0.dcp' for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_tx_udp_0/design_1_axis_data_fifo_tx_udp_0.dcp' for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_rx_tagger_0_0/design_1_axis_rx_tagger_0_0.dcp' for cell 'design_1_i/ethernet_subsystem/axis_rx_tagger_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_tx_tagger_0_0/design_1_axis_tx_tagger_0_0.dcp' for cell 'design_1_i/ethernet_subsystem/axis_tx_tagger_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/design_1_axis_udp_ethernet_0_0.dcp' for cell 'design_1_i/ethernet_subsystem/axis_udp_ethernet_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/graphics_subsystem/rasterizer_fifo'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_rasterizer_0_0/design_1_sgp_rasterizer_0_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_rasterizer'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_renderOutput_0/design_1_sgp_renderOutput_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_renderOutput'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_sgp_viewPort_0/design_1_sgp_viewPort_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_viewPort'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/graphics_subsystem/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertexfetch_fifo_0/design_1_vertexfetch_fifo_0.dcp' for cell 'design_1_i/graphics_subsystem/vertexfetch_fifo'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_viewport_fifo_0/design_1_viewport_fifo_0.dcp' for cell 'design_1_i/graphics_subsystem/viewport_fifo'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_000_fifo_0/design_1_attrib_000_fifo_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_001_fifo_0/design_1_attrib_001_fifo_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_010_fifo_0/design_1_attrib_010_fifo_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_attrib_011_fifo_0/design_1_attrib_011_fifo_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertexFetch_core_0_0/design_1_vertexFetch_core_0_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertex_attrib_switch_0/design_1_vertex_attrib_switch_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_attrib_switch'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_vertex_buffer_FIFO_0/design_1_vertex_buffer_FIFO_0.dcp' for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0.dcp' for cell 'design_1_i/memory_subsystem/mem_interface'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_dma_0/design_1_memory_dma_0.dcp' for cell 'design_1_i/memory_subsystem/memory_dma'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/design_1_memory_intercon_0.dcp' for cell 'design_1_i/memory_subsystem/memory_intercon'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_dma_0/design_1_system_dma_0.dcp' for cell 'design_1_i/system_intercon/system_dma'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/system_intercon/periph_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m11_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10.dcp' for cell 'design_1_i/system_intercon/periph_intercon/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_11/design_1_auto_pc_11.dcp' for cell 'design_1_i/system_intercon/periph_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/video_subsystem/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/video_subsystem/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp' for cell 'design_1_i/video_subsystem/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/video_subsystem/v_tc_0'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1375.313 ; gain = 25.020
INFO: [Netlist 29-17] Analyzing 5449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/clk_ibufg_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/ethernet_subsystem/axis_udp_ethernet_0/clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib UUID: cb53cff1-38c0-5f2d-8049-b72f05a8cb9c 
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/debug_subsystem/axi_uartlite_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/debug_subsystem/axi_uartlite_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/debug_subsystem/axi_uartlite_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/debug_subsystem/axi_uartlite_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0.xdc] for cell 'design_1_i/debug_subsystem/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2428.660 ; gain = 681.078
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0.xdc] for cell 'design_1_i/debug_subsystem/mdm_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/debug_subsystem/microblaze_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/debug_subsystem/proc_sys_reset_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/debug_subsystem/proc_sys_reset_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/debug_subsystem/proc_sys_reset_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/debug_subsystem/proc_sys_reset_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/src/eth.xdc] for cell 'design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/src/eth.xdc] for cell 'design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/user_design/constraints/design_1_mem_interface_0.xdc] for cell 'design_1_i/memory_subsystem/mem_interface'
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: design_1_i/memory_subsystem/mem_interface/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/user_design/constraints/design_1_mem_interface_0.xdc:41]
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_mem_interface_0/design_1_mem_interface_0/user_design/constraints/design_1_mem_interface_0.xdc] for cell 'design_1_i/memory_subsystem/mem_interface'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_dma_0/design_1_memory_dma_0.xdc] for cell 'design_1_i/memory_subsystem/memory_dma/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_dma_0/design_1_memory_dma_0.xdc] for cell 'design_1_i/memory_subsystem/memory_dma/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_1/bd_6231_psr0_0_board.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_1/bd_6231_psr0_0_board.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_1/bd_6231_psr0_0.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_1/bd_6231_psr0_0.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_2/bd_6231_psr_aclk_0_board.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_2/bd_6231_psr_aclk_0_board.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_2/bd_6231_psr_aclk_0.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_2/bd_6231_psr_aclk_0.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_3/bd_6231_psr_aclk1_0_board.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_3/bd_6231_psr_aclk1_0_board.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_3/bd_6231_psr_aclk1_0.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_memory_intercon_0/bd_0/ip/ip_3/bd_6231_psr_aclk1_0.xdc] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_dma_0/design_1_system_dma_0.xdc] for cell 'design_1_i/system_intercon/system_dma/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_system_dma_0/design_1_system_dma_0.xdc] for cell 'design_1_i/system_intercon/system_dma/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/video_subsystem/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:65]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:121]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:129]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:141]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:145]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:153]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:157]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:165]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:169]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:173]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:177]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:185]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:189]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:197]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:205]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:213]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:217]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:221]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:225]
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/video_subsystem/axi_vdma_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/video_subsystem/rgb2dvi_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/video_subsystem/rgb2dvi_0/U0'
Parsing XDC File [U:/cpre480/SGP/hw/constrs/NexysVideo_Master.xdc]
Finished Parsing XDC File [U:/cpre480/SGP/hw/constrs/NexysVideo_Master.xdc]
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [U:/cpre480/SGP/hw/constrs/axis_async_fifo.tcl:23]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2497.871 ; gain = 34.156
Inserting timing constraints for axis_async_fifo instance design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/axis_async_fifo.tcl]
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_1g_rgmii.tcl]
Inserting timing constraints for eth_mac_1g_rgmii instance design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_1g_rgmii.tcl]
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/eth_mac_fifo.tcl]
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/rgmii_phy_if.tcl]
Inserting timing constraints for rgmii_phy_if instance design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/rgmii_phy_if.tcl]
Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/sync_reset.tcl]
Inserting timing constraints for sync_reset instance design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/sync_reset_inst
Finished Sourcing Tcl File [U:/cpre480/SGP/hw/constrs/sync_reset.tcl]
Parsing XDC File [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc]
Finished Parsing XDC File [U:/cpre480/SGP/hw/constrs/vdma_timing_workaround.xdc]
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/video_subsystem/axi_vdma_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/video_subsystem/axi_vdma_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/video_subsystem/rgb2dvi_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/video_subsystem/rgb2dvi_0/U0'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst'
Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/video_subsystem/v_tc_0/U0'
Finished Parsing XDC File [u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/video_subsystem/v_tc_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_000_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_001_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_010_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/attrib_011_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/ethernet_subsystem/axis_data_fifo_tx_udp/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/sgp_vertexFetch/vertex_buffer_FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/vertexfetch_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/graphics_subsystem/viewport_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/video_subsystem/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/memory_subsystem/memory_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/system_intercon/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/memory_subsystem/memory_intercon/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2791.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1645 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 528 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 812 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 11 instances
  RAM64M => RAM64M (RAMD64E(x4)): 56 instances

66 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:02 . Memory (MB): peak = 2791.609 ; gain = 1711.469
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.609 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: aa689f56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2791.609 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2791.609 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2791.609 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1242a2b8c

Time (s): cpu = 00:00:17 ; elapsed = 00:02:10 . Memory (MB): peak = 2791.609 ; gain = 0.000

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 49 inverter(s) to 177 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 45667aa9

Time (s): cpu = 00:00:29 ; elapsed = 00:02:19 . Memory (MB): peak = 2791.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 797 cells and removed 1176 cells
INFO: [Opt 31-1021] In phase Retarget, 224 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 18 load pin(s).
Phase 3 Constant propagation | Checksum: 903cb370

Time (s): cpu = 00:00:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2791.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 705 cells and removed 3758 cells
INFO: [Opt 31-1021] In phase Constant propagation, 555 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: fcf37548

Time (s): cpu = 00:00:51 ; elapsed = 00:02:41 . Memory (MB): peak = 2791.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 13527 cells
INFO: [Opt 31-1021] In phase Sweep, 2023 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 39 load(s) on clock net design_1_i/debug_subsystem/mdm_0/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 10101393c

Time (s): cpu = 00:00:54 ; elapsed = 00:02:44 . Memory (MB): peak = 2791.609 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: d7268151

Time (s): cpu = 00:00:55 ; elapsed = 00:02:45 . Memory (MB): peak = 2791.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 3 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Shift Register Optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a21b54fe

Time (s): cpu = 00:00:57 ; elapsed = 00:02:47 . Memory (MB): peak = 2791.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 142 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             797  |            1176  |                                            224  |
|  Constant propagation         |             705  |            3758  |                                            555  |
|  Sweep                        |               0  |           13527  |                                           2023  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               3  |              12  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                            142  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2791.609 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14008fdf5

Time (s): cpu = 00:01:00 ; elapsed = 00:02:50 . Memory (MB): peak = 2791.609 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 97 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 56 newly gated: 5 Total Ports: 194
Ending PowerOpt Patch Enables Task | Checksum: aab1842b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.880 . Memory (MB): peak = 3677.871 ; gain = 0.000
Ending Power Optimization Task | Checksum: aab1842b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3677.871 ; gain = 886.262

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17c5456e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3677.871 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17c5456e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3677.871 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3677.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17c5456e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:28 ; elapsed = 00:03:43 . Memory (MB): peak = 3677.871 ; gain = 886.262
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.398 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1827] BUFMR_driven_by_MMCM_PLL: BUFMR design_1_i/video_subsystem/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst is driven by an MMCM or PLL (design_1_i/video_subsystem/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst), but this is not recommended connectivity.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ENARDEN (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_ENARDEN_cooolgate_en_sig_47) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/WEA[0] (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_reg111_out) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ENARDEN (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0_ENARDEN_cooolgate_en_sig_45) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/WEA[0] (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_reg112_out) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/count_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/count_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/FSM_sequential_state_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/FSM_sequential_state_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/FSM_sequential_state_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/FSM_sequential_state_q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/data_write_addr_q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/cache_access_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/pending_q_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/pending_q_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/pending_q_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/pending_q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/pending_q_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0 has an input control pin design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_data0/addr0_i[10]) which is driven by a register (design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_pmem_mux/select_q_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ENARDEN (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_sig_48) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/WEA[0] (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/overflow_reg111_out) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ENARDEN (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_sig_46) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ENBWREN (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1_ENBWREN_cooolgate_en_sig_52) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1 has an input control pin design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/WEA[0] (net: design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/overflow_reg112_out) which is driven by a register (design_1_i/ethernet_subsystem/axis_udp_ethernet_0/inst/core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 27 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2ea245a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 3677.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c76d641c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb0fb0ae

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb0fb0ae

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bb0fb0ae

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 278c4abe0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 2898 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 5, total 13, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1231 nets or cells. Created 13 new cells, deleted 1218 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] could not be optimized because driver design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][5] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/data_write_addr_q_reg[2]_0[0] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_23 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][10] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][6] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][2] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/data_write_addr_q_reg[2]_0[2] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_21 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][0] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][3] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][1] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/data_write_addr_q_reg[2]_0[1] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_22 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][8] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][4] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][9] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][7] could not be optimized because driver design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3677.871 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |           1218  |                  1231  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |           1218  |                  1231  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13863e2d0

Time (s): cpu = 00:03:00 ; elapsed = 00:01:53 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: ce55a9a9

Time (s): cpu = 00:03:12 ; elapsed = 00:02:01 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 2 Global Placement | Checksum: ce55a9a9

Time (s): cpu = 00:03:12 ; elapsed = 00:02:01 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fcce1961

Time (s): cpu = 00:03:23 ; elapsed = 00:02:07 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16f7a0c70

Time (s): cpu = 00:03:40 ; elapsed = 00:02:18 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18a12b6c3

Time (s): cpu = 00:03:41 ; elapsed = 00:02:19 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e1367def

Time (s): cpu = 00:03:42 ; elapsed = 00:02:19 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c7e76f62

Time (s): cpu = 00:04:00 ; elapsed = 00:02:31 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19d567845

Time (s): cpu = 00:04:33 ; elapsed = 00:03:04 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c9a36416

Time (s): cpu = 00:04:38 ; elapsed = 00:03:10 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ec32db54

Time (s): cpu = 00:04:39 ; elapsed = 00:03:10 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ec32db54

Time (s): cpu = 00:04:40 ; elapsed = 00:03:11 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27c8af3c8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.991 | TNS=-97.415 |
Phase 1 Physical Synthesis Initialization | Checksum: 25ab7c553

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/ARESETN_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/graphics_subsystem/sgp_vertexFetch/vertexFetch_core_0/U0/vertexFetch_axi_lite_regs_inst/RSTB, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/graphics_subsystem/sgp_viewPort/U0/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/video_subsystem/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 5, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20f4cc1ae

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 27c8af3c8

Time (s): cpu = 00:05:29 ; elapsed = 00:03:43 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1831e485a

Time (s): cpu = 00:07:26 ; elapsed = 00:05:27 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1831e485a

Time (s): cpu = 00:07:26 ; elapsed = 00:05:28 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1831e485a

Time (s): cpu = 00:07:27 ; elapsed = 00:05:29 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1831e485a

Time (s): cpu = 00:07:28 ; elapsed = 00:05:29 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11ac1c03a

Time (s): cpu = 00:07:29 ; elapsed = 00:05:30 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11ac1c03a

Time (s): cpu = 00:07:29 ; elapsed = 00:05:30 . Memory (MB): peak = 3677.871 ; gain = 0.000
Ending Placer Task | Checksum: 1098bb469

Time (s): cpu = 00:07:29 ; elapsed = 00:05:30 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:37 ; elapsed = 00:05:35 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.513 . Memory (MB): peak = 3677.871 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3677.871 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.518 | TNS=-10.021 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a59e416e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1a59e416e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.518 | TNS=-10.021 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/fifo_index_reg[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.518 | TNS=-10.021 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 20e287c90

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_16.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep__15_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_3_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_3__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[9].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[9]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[9]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[9]_i_4_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[9]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/DI[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[8].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[7].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_6
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_56_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_56
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_wr_m_q_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_writeback_m_q_i_4
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][0].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/slv_reg2_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/data_write_addr_q[10]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_24
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[10].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[3].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_45_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_45
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][9].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/slv_reg2_reg[2]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_23
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_1.  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_wr_m_q[2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][2].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_10
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_7.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep__4_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[186].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[186]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][26]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][26]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][1]_153[26].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[186]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][1][3][0].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][1][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][21]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][21]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][11][1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][11]_i_6
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/data1[4].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][26]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][26]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/data1[0].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[190].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[190]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][30]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][30]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][1]_153[30].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[190]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_stack[0][3][31]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[218].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[218]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][26]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][26]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][2]_154[26].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[218]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][2][3][2].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][2][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][30]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][1][30]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/out.  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][26]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][26]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][21]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][21]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[4].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot.  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[2]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_issue.mux_resp_single_issue/gen_single_issue.accept_cnt_reg_0.  Re-placed instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_issue.mux_resp_single_issue/gen_arbiter.qual_reg[0]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/debug_subsystem/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[94].  Re-placed instance design_1_i/debug_subsystem/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr_30_sn_1.  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_issue.active_target_hot[12]_i_2__0
INFO: [Physopt 32-663] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_awaddr[21].  Re-placed instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_single_issue.active_target_hot[13]_i_5__0
INFO: [Physopt 32-663] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awtarget_hot[12].  Re-placed instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_single_issue.active_target_hot[12]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/b.b_pipe/gen_master_slots[12].w_issuing_cnt_reg[96]_0.  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[13].reg_slice_mi/b.b_pipe/gen_arbiter.qual_reg[0]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_issue.mux_resp_single_issue/gen_single_issue.accept_cnt_reg.  Re-placed instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_issue.mux_resp_single_issue/gen_arbiter.last_rr_hot[2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[13]_0[0].  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[10].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[8].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][11][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][11]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/FSM_sequential_state_q_reg[3]_1.  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/pmem_addr_q[31]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/pmem_addr_q[31]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[251].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[251]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][3]_155[27].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[251]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][15][3].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_0[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][23]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[11]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/tag0_hit_m_w0_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n.  Re-placed instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[236].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[236]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][12]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][12]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][3]_155[12].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[236]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][3][0].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][12]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][12]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][5]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][5]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_25_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_25
INFO: [Physopt 32-663] Processed net design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0].  Re-placed instance design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2
INFO: [Physopt 32-663] Processed net design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1_n_0.  Re-placed instance design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1
INFO: [Physopt 32-663] Processed net design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/M_AXIS_TVALID.  Re-placed instance design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/M_AXIS_TVALID_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready.  Re-placed instance design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_ar/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/data_valid.  Did not re-place instance design_1_i/ethernet_subsystem/axis_data_fifo_rx_udp/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
INFO: [Physopt 32-663] Processed net design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_r/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tid_1_sn_1.  Re-placed instance design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_r/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0.  Did not re-place instance design_1_i/ethernet_subsystem/axi_mm2s_mapper_0/inst/u_axi_mm2s_mapper_v1_1_20_stream_expander_aw/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/S_AXIS_TREADY.  Did not re-place instance design_1_i/ethernet_subsystem/axis_rx_tagger_0/U0/S_AXIS_TREADY_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_10
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[8]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[8].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[7]_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[7].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[7]_i_2__0
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][3][2].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[220].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[220]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][28]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][28]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][2]_154[28].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[220]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][2][7][2].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][2][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][11][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][28]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][28]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][9]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][9]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_16_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][23]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][9]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][9]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][15][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][15]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][13]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][13]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_21_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_21
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/data1[7].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[13]_0[7].  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[13]_0[9].  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[13]_0[11].  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg_n_0_[0].  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_4_in.  Did not re-place instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[221].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[221]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][29]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][29]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][2]_154[29].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[221]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][29]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][29]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][15][1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/debug_subsystem/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[96].  Did not re-place instance design_1_i/debug_subsystem/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][11][2].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[2]
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 68 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-4.368 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1acf82283

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[9].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[9]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1/O
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2/O
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5C6_attribute_count_reg_n_0_[0].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleSetup_inst/C5C6_attribute_count_reg[0]/Q
INFO: [Physopt 32-663] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot.  Re-placed instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_1__0/O
INFO: [Physopt 32-663] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr_51_sn_1.  Re-placed instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot[13]_i_2/O
INFO: [Physopt 32-663] Processed net design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_3__0_n_0.  Re-placed instance design_1_i/system_intercon/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[2]_i_3__0/O
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg[0].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg_reg[0]/Q
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7/O
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-3.738 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 170932044

Time (s): cpu = 00:01:39 ; elapsed = 00:00:54 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 6 Rewire | Checksum: 170932044

Time (s): cpu = 00:01:39 ; elapsed = 00:00:54 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]_0[1] was not replicated.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[3] was not replicated.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-4.359 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: d8334a3a

Time (s): cpu = 00:04:54 ; elapsed = 00:02:53 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-4.359 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 20e78db1d

Time (s): cpu = 00:05:02 ; elapsed = 00:02:58 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_16.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep__15_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_3__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11]_repN.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/DI[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[8].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[7].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[9].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[4].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][11][1].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_6
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][2].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][15][0].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[2].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/out.  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][23]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][23]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[4].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[0].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[7].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[8].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[10].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[10].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[3].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][11][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][11]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/p_0_in[0].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address0_i_20
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg[0]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[29].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[29]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[6].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_0[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][23]_i_7
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[3].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[31].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[31]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][11][2].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][11]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[2].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_45_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_45
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_wr_m_q_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_writeback_m_q_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/slv_reg2_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/data_write_addr_q[10]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_24
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][3].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[1]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_9_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[17]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][3]_i_4_n_0.  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[8].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][4].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_addr_m_q_reg[12][5].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][23]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][11][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0]_repN_2.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_10_replica_2
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[18].  Re-placed instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[8]_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[8].  Re-placed instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[8]_i_2__0
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][15][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][15]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_10_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[10].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[10]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[10].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[10]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[2].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_wr_m_q[2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/slv_reg2_reg[2]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_23
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/FSM_sequential_state_q_reg[3]_2.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_21
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_27_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_27
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_38_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_38
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][11][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[30].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[8].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[2]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_stack[0][3][31]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[223].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[223]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[244].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[244]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][31]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][31]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][20]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][20]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][31]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][2][31]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[14].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[14]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[14].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][20]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][20]_i_2
INFO: [Physopt 32-661] Optimized 49 nets.  Re-placed 49 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 49 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 49 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-4.035 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 20c341e01

Time (s): cpu = 00:05:20 ; elapsed = 00:03:09 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[9].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[9]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][23]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][23]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 7 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 7 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-3.923 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 1954f228b

Time (s): cpu = 00:05:46 ; elapsed = 00:03:23 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 11 Rewire | Checksum: 1954f228b

Time (s): cpu = 00:05:46 ; elapsed = 00:03:23 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][21]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[2] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][8]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_wr_m_q_reg[2] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[4] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 204a4029b

Time (s): cpu = 00:07:07 ; elapsed = 00:04:13 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 204a4029b

Time (s): cpu = 00:07:07 ; elapsed = 00:04:13 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_16 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: 16d443976

Time (s): cpu = 00:07:15 ; elapsed = 00:04:18 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_16.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep__15_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_3__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/DI[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][23]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[8].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[7].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][15][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][15]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][11][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_25_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_25
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[4].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][15][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i___599_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i___599
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][18]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][18]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[10].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][15][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][11][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][15][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][23]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[7].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][21]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][21]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[3].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_0[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][23]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[2].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/out.  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][8]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][8]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_28_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_28
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/p_0_in[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address0_i_20
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg[0]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[29].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[1]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_9_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_wr_m_q_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_writeback_m_q_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_24
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[4].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[17]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[31].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[8].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][23]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[8]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[2].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0]_repN_2.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_10_replica_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_15_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_15
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[5]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[2].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[8].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][11]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][11]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_8.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep__5_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[234].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[234]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][10]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][10]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[2]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[2]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/pending_q_reg[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/pending_q_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/count_q_reg[1]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_axi/u_req/FSM_sequential_state_q[3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/FSM_sequential_state_q_reg[3]_2.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_21
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/ram_q[1][69]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_mux/ram_q[1][69]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[30].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][10]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_stack[0][3][31]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][19]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][19]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[14].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[14]_i_1__0
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-4.158 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 1fd9f29ef

Time (s): cpu = 00:07:33 ; elapsed = 00:04:29 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_23/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[8]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][23]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][18]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_17/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_25_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_25/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_6/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-3.908 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 1c2640841

Time (s): cpu = 00:07:59 ; elapsed = 00:04:44 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 17 Rewire | Checksum: 1c2640841

Time (s): cpu = 00:07:59 ; elapsed = 00:04:44 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][18]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][16]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][13]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][20]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][22]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][21]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[4] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][8]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0]_repN_2 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[8] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][17]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][4]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/C7_reg_reg[1][15]_0[4] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[10] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:47 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:47 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:47 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:47 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:48 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:48 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:48 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:48 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:04 ; elapsed = 00:04:48 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 42 nets.  Swapped 754 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 754 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-1.771 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 16ac319ce

Time (s): cpu = 00:08:05 ; elapsed = 00:04:48 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/addr1_i[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 281 to 58 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/addr1_i[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 281 to 58 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/addr1_i[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 281 to 58 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/addr1_i[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 281 to 58 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/addr1_i[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 281 to 58 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/addr1_i[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 281 to 58 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 28 Very High Fanout Optimization | Checksum: 151acaba8

Time (s): cpu = 00:08:12 ; elapsed = 00:04:53 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_16.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep__15_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_3__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][21]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/DI[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[3]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][20]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[8].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][18]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[7].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][22]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[9].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[9].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i__rep__16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[5].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][16]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[4].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][6]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][7]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[6].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[2].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/out.  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]_0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/p_0_in[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address0_i_20
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg[0]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/y_pos_short_reg_reg[0]_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[29].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[1]_repN.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_9_replica
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_wr_m_q_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/mem_writeback_m_q_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/FSM_sequential_state_q_reg[0]_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_24
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][8]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][8]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[4].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[17]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[17]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_33
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[17].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[0].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[31].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][17]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][3]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[10]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[10].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][15]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[7].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0]_repN_2.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_10_replica_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[15]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[15].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_15_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_15
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][15]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][3]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[2].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[8].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][13]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[3].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][19]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][19]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[2]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[2]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[30].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[30]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[14].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[14]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[14].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][7][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][7]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[8]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][10]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][10]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[0].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[28].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[28]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i__0[8].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][10]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[14].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[25].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[7]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[12].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][11][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][11]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[2]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[27].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][19]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_5.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_stack[0][3][31]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[246].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[246]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][22]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][22]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C5_reg_reg[1][3][3][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/newfragment_reg[1][3][3]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][19]_i_12
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[286].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[286]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[2][0][30]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[2][0][30]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[6].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/data1[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[0][7][3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[0][7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[2].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[2].  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][22]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][22]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[2][0][30]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[2][0][30]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[5]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][14]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][14]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[251].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[251]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][3]_155[27].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TDATA[251]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][27]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/addr0_i[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_reg_0_63_0_2_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][22]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_24
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[8]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[8]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[6].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/data1[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i___599_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/i___599
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/FSM_sequential_state_q_reg[3]_2.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_21
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_27_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_27
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_38_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_reg_0_63_0_2_i_38
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/data1[8].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/mem_addr_m_q_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/p_0_in2_in.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][23]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][14]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][14]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_5_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/frag_address[3]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[7]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[7]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2[4].  Did not re-place instance design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[11]_1[3].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q0[16].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[16]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q2[16].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[16]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[20]_0[16].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][23]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[1]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q2__0[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q[1]_i_2__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][11][0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][11]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][7]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[1][11]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/S[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/tag1_hit_m_w0_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/flushing_q_reg[13].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag0/ram_read0_q[13]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg_n_0_[13].  Did not re-place instance design_1_i/graphics_subsystem/sgp_renderOutput/U0/sgp_renderOutput_dcache/u_core/u_tag1/ram_read0_q_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[1][15]_1[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[1][19]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[248].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[248]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][24]_i_3_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/newfragment_reg[1][3][24]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_4.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep__1_i_1
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[120].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[120]_INST_0
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-1.974 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 123c60b1b

Time (s): cpu = 00:08:29 ; elapsed = 00:05:03 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[5].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_12/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[5]_1.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i___599_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_11/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[6].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[6]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[9].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[9]/Q
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/s_axis_tvalid.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/triangleTraversal_command_out[0].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/i__rep_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_14/O
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0.  Did not re-place instance design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3677.871 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 14150e783

Time (s): cpu = 00:08:51 ; elapsed = 00:05:17 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 14150e783

Time (s): cpu = 00:08:51 ; elapsed = 00:05:17 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-1.974 |
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0/O
INFO: [Physopt 32-572] Net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_2/O
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-0.279 |
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[4]/Q
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2/O
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-0.156 |
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8/O
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state[10]_i_8/O
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.063 |
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11].  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[11]/Q
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4/O
INFO: [Physopt 32-702] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16
INFO: [Physopt 32-662] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0.  Did not re-place instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16/O
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[11]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 12b9a5823

Time (s): cpu = 00:09:01 ; elapsed = 00:05:23 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 33 Critical Path Optimization | Checksum: 12b9a5823

Time (s): cpu = 00:09:01 ; elapsed = 00:05:23 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 12b9a5823

Time (s): cpu = 00:09:01 ; elapsed = 00:05:23 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            5  |              0  |                     3  |           0  |           3  |  00:00:18  |
|  Single Cell Placement   |          0.137  |          5.538  |            0  |              0  |                   166  |           0  |           4  |  00:00:45  |
|  Multi Cell Placement    |          0.000  |          0.991  |            0  |              0  |                    12  |           0  |           4  |  00:00:58  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |         -0.621  |            2  |              0  |                     2  |           0  |           3  |  00:02:52  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.093  |          2.138  |            0  |              0  |                    42  |           0  |           1  |  00:00:01  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.288  |          1.974  |            0  |              0  |                     4  |           0  |           2  |  00:00:06  |
|  Total                   |          0.518  |         10.021  |            7  |              0  |                   229  |           0  |          33  |  00:05:05  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3677.871 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15842d24c

Time (s): cpu = 00:09:02 ; elapsed = 00:05:24 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1511 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:42 ; elapsed = 00:05:46 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 3677.871 ; gain = 0.000
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ef46d7f ConstDB: 0 ShapeSum: ed251011 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e56e3b53

Time (s): cpu = 00:02:27 ; elapsed = 00:01:16 . Memory (MB): peak = 3677.871 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9e6a263 NumContArr: db8798f0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e56e3b53

Time (s): cpu = 00:02:28 ; elapsed = 00:01:17 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e56e3b53

Time (s): cpu = 00:02:28 ; elapsed = 00:01:18 . Memory (MB): peak = 3677.871 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e56e3b53

Time (s): cpu = 00:02:28 ; elapsed = 00:01:18 . Memory (MB): peak = 3677.871 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 173c82c96

Time (s): cpu = 00:03:15 ; elapsed = 00:01:49 . Memory (MB): peak = 3677.871 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=-0.137 | WHS=-2.226 | THS=-1755.124|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 183c859d9

Time (s): cpu = 00:03:57 ; elapsed = 00:02:14 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.072 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17d38440c

Time (s): cpu = 00:03:57 ; elapsed = 00:02:14 . Memory (MB): peak = 3947.348 ; gain = 269.477
Phase 2 Router Initialization | Checksum: 17e650c0a

Time (s): cpu = 00:03:58 ; elapsed = 00:02:14 . Memory (MB): peak = 3947.348 ; gain = 269.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00170058 %
  Global Horizontal Routing Utilization  = 0.00191672 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 82302
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 82301
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ba8a4e92

Time (s): cpu = 00:04:26 ; elapsed = 00:02:31 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-580] Design has 152 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/D|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                             design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[23]/R|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                             design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]/R|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                             design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[21]/R|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                             design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[22]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10599
 Number of Nodes with overlaps = 1883
 Number of Nodes with overlaps = 450
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.947 | TNS=-17.651| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c08e20a3

Time (s): cpu = 00:06:06 ; elapsed = 00:03:35 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 764
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.586 | TNS=-7.302 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b0f1687d

Time (s): cpu = 00:06:36 ; elapsed = 00:04:01 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.610 | TNS=-6.766 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23d3318f8

Time (s): cpu = 00:06:56 ; elapsed = 00:04:17 . Memory (MB): peak = 3947.348 ; gain = 269.477
Phase 4 Rip-up And Reroute | Checksum: 23d3318f8

Time (s): cpu = 00:06:57 ; elapsed = 00:04:17 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 201f5dbf7

Time (s): cpu = 00:07:08 ; elapsed = 00:04:25 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.499 | TNS=-4.947 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 1b2c47231

Time (s): cpu = 00:07:10 ; elapsed = 00:04:27 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.499 | TNS=-4.962 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 1056aef8b

Time (s): cpu = 00:07:12 ; elapsed = 00:04:28 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.499 | TNS=-4.962 | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 12ee7e4e8

Time (s): cpu = 00:07:14 ; elapsed = 00:04:29 . Memory (MB): peak = 3947.348 ; gain = 269.477
Phase 5.1 TNS Cleanup | Checksum: 12ee7e4e8

Time (s): cpu = 00:07:14 ; elapsed = 00:04:30 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12ee7e4e8

Time (s): cpu = 00:07:14 ; elapsed = 00:04:30 . Memory (MB): peak = 3947.348 ; gain = 269.477
Phase 5 Delay and Skew Optimization | Checksum: 12ee7e4e8

Time (s): cpu = 00:07:14 ; elapsed = 00:04:30 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 189237501

Time (s): cpu = 00:07:27 ; elapsed = 00:04:38 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.499 | TNS=-4.962 | WHS=-0.297 | THS=-0.334 |

Phase 6.1 Hold Fix Iter | Checksum: 12ed6a59a

Time (s): cpu = 00:07:28 ; elapsed = 00:04:39 . Memory (MB): peak = 3947.348 ; gain = 269.477
Phase 6 Post Hold Fix | Checksum: 12ded3bf3

Time (s): cpu = 00:07:28 ; elapsed = 00:04:39 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1b50de8f1

Time (s): cpu = 00:07:46 ; elapsed = 00:04:50 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.499 | TNS=-4.962 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1b50de8f1

Time (s): cpu = 00:07:46 ; elapsed = 00:04:50 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.41757 %
  Global Horizontal Routing Utilization  = 10.536 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X69Y54 -> INT_R_X69Y54
West Dir 4x4 Area, Max Cong = 87.8676%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X72Y50 -> INT_R_X75Y53

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.5

Phase 8 Route finalize | Checksum: 1b50de8f1

Time (s): cpu = 00:07:47 ; elapsed = 00:04:51 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b50de8f1

Time (s): cpu = 00:07:47 ; elapsed = 00:04:51 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1bfa3cd3e

Time (s): cpu = 00:07:54 ; elapsed = 00:04:59 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3947.348 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.500. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 6731741b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:54 . Memory (MB): peak = 3947.348 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 1bfa3cd3e

Time (s): cpu = 00:09:19 ; elapsed = 00:05:55 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 3c803ae7

Time (s): cpu = 00:10:38 ; elapsed = 00:07:08 . Memory (MB): peak = 3947.348 ; gain = 269.477
Post Restoration Checksum: NetGraph: 6ba2e834 NumContArr: 399ae189 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: a53dc9bd

Time (s): cpu = 00:10:41 ; elapsed = 00:07:11 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: a53dc9bd

Time (s): cpu = 00:10:42 ; elapsed = 00:07:12 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: a53dc9bd

Time (s): cpu = 00:10:42 ; elapsed = 00:07:12 . Memory (MB): peak = 3947.348 ; gain = 269.477

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: 11614815a

Time (s): cpu = 00:11:32 ; elapsed = 00:07:40 . Memory (MB): peak = 3947.348 ; gain = 269.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.500 | TNS=-5.046 | WHS=0.049  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: 11614815a

Time (s): cpu = 00:11:32 ; elapsed = 00:07:41 . Memory (MB): peak = 3947.348 ; gain = 269.477
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 228eca7a2

Time (s): cpu = 00:12:25 ; elapsed = 00:08:14 . Memory (MB): peak = 4006.691 ; gain = 328.820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.589 | TNS=-7.462 | WHS=-2.226 | THS=-1750.402|


Phase 13.6 Update Timing for Bus Skew

Phase 13.6.1 Update Timing
Phase 13.6.1 Update Timing | Checksum: 1ae95cf3c

Time (s): cpu = 00:13:09 ; elapsed = 00:08:40 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.589 | TNS=-4.914 | WHS=N/A    | THS=N/A    |

Phase 13.6 Update Timing for Bus Skew | Checksum: 1e1ef387e

Time (s): cpu = 00:13:09 ; elapsed = 00:08:40 . Memory (MB): peak = 4295.469 ; gain = 617.598
Phase 13 Router Initialization | Checksum: 290263c3f

Time (s): cpu = 00:13:10 ; elapsed = 00:08:41 . Memory (MB): peak = 4295.469 ; gain = 617.598

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.41757 %
  Global Horizontal Routing Utilization  = 10.536 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 12b2c868f

Time (s): cpu = 00:13:13 ; elapsed = 00:08:43 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-580] Design has 162 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                         design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]/R|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                         design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[9]/R|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                        design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[11]/R|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                        design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[10]/R|
| video_subsystem_VDMA_CLK_O |video_subsystem_VDMA_CLK_O |                        design_1_i/video_subsystem/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[12]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 644
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.835 | TNS=-14.127| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 193943c86

Time (s): cpu = 00:13:58 ; elapsed = 00:09:18 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 215
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.744 | TNS=-6.420 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1620333cc

Time (s): cpu = 00:14:20 ; elapsed = 00:09:37 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 655
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.850 | TNS=-9.008 | WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 155da6ea5

Time (s): cpu = 00:14:53 ; elapsed = 00:10:06 . Memory (MB): peak = 4295.469 ; gain = 617.598
Phase 15 Rip-up And Reroute | Checksum: 155da6ea5

Time (s): cpu = 00:14:54 ; elapsed = 00:10:07 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: dd06dfe1

Time (s): cpu = 00:15:05 ; elapsed = 00:10:14 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.641 | TNS=-4.377 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 22d0502d5

Time (s): cpu = 00:15:08 ; elapsed = 00:10:16 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-5.111 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 1ac79299b

Time (s): cpu = 00:15:09 ; elapsed = 00:10:17 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-5.111 | WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 2224e075a

Time (s): cpu = 00:15:11 ; elapsed = 00:10:19 . Memory (MB): peak = 4295.469 ; gain = 617.598
Phase 16.1 TNS Cleanup | Checksum: 2224e075a

Time (s): cpu = 00:15:11 ; elapsed = 00:10:19 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 2224e075a

Time (s): cpu = 00:15:11 ; elapsed = 00:10:19 . Memory (MB): peak = 4295.469 ; gain = 617.598
Phase 16 Delay and Skew Optimization | Checksum: 2224e075a

Time (s): cpu = 00:15:12 ; elapsed = 00:10:19 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 230b26fa2

Time (s): cpu = 00:15:24 ; elapsed = 00:10:27 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-5.111 | WHS=0.050  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1d758d62e

Time (s): cpu = 00:15:24 ; elapsed = 00:10:27 . Memory (MB): peak = 4295.469 ; gain = 617.598
Phase 17 Post Hold Fix | Checksum: 1d758d62e

Time (s): cpu = 00:15:25 ; elapsed = 00:10:28 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1e2e62252

Time (s): cpu = 00:15:43 ; elapsed = 00:10:39 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-5.111 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1e2e62252

Time (s): cpu = 00:15:44 ; elapsed = 00:10:39 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 19 Reset Design
INFO: [Route 35-307] 82361 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 58b8ecc0 NumContArr: f44b0565 Constraints: 0 Timing: ee5568e1
Phase 19 Reset Design | Checksum: 23b595b06

Time (s): cpu = 00:15:58 ; elapsed = 00:10:47 . Memory (MB): peak = 4295.469 ; gain = 617.598

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.500 | TNS=-5.046 | WHS=0.049  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 20c283439

Time (s): cpu = 00:16:41 ; elapsed = 00:11:12 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:42 ; elapsed = 00:11:12 . Memory (MB): peak = 4295.469 ; gain = 617.598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1551 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:56 ; elapsed = 00:11:20 . Memory (MB): peak = 4295.469 ; gain = 617.598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1563 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4295.469 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.500 | TNS=-5.046 | WHS=0.049 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bcd2d328

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4295.469 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.500 | TNS=-5.046 | WHS=0.049 | THS=0.000 |
INFO: [Physopt 32-716] Net design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0 has constraints that cannot be copied, and hence, it cannot be cloned. The constraint blocking the replication is create_clock @ u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/src/eth.xdc:7
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/clk_pll_i.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0.
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.479. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[3]_i_3_n_0.
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.408. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_3_n_0.
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg[7]
INFO: [Physopt 32-952] Improved path group WNS = -0.386. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state_reg_n_0_[7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[212].
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.383. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TVALID.
INFO: [Physopt 32-952] Improved path group WNS = -0.372. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[140].
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[125]. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[125]_INST_0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.353. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[0][3]_151[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/rasterizer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[248].
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[217]. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[217]_INST_0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.324. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][2]_154[25].
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[223]. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[223]_INST_0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.308. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][2]_154[31].
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_6_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.271. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/FSM_onehot_triangleTraversal_state_reg[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_9_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27_n_0.
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_27_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.251. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][12]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18_n_0.
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18_n_0. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/M_AXIS_TVALID_INST_0_i_18_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.221. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[0][20]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/FSM_onehot_triangleTraversal_state[4]_i_8_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.207. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_test_result.
INFO: [Physopt 32-710] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[187]. Critical path length was reduced through logic transformation on cell design_1_i/graphics_subsystem/sgp_rasterizer/U0/sgp_rasterizer_axi_lite_regs_inst/M_AXIS_TDATA[187]_INST_0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.197. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/triangleTest_fragment_out[1][1]_153[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg[2][14]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTest_inst/Area_line_reg_reg[2][15]_i_3_n_5.
INFO: [Physopt 32-663] Processed net design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][0].  Re-placed instance design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/Area_line_reg[2][3]_i_7
INFO: [Physopt 32-952] Improved path group WNS = -0.171. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/sgp_rasterizer/U0/triangleTraversal_inst/C7_reg_reg[2][3][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/muxcy_lo[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/O6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/memory_subsystem/mem_interface/u_design_1_mem_interface_0_mig/u_ddr3_infrastructure/clk_pll_i.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/muxcy_lo[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/O6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_pll_i. Processed net: design_1_i/graphics_subsystem/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[38].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[8].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.171 | TNS=-0.531 | WHS=0.049 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 1bcd2d328

Time (s): cpu = 00:07:41 ; elapsed = 00:05:17 . Memory (MB): peak = 4295.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.171 | TNS=-0.531 | WHS=0.049 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.329  |          4.515  |            0  |              0  |                    14  |           0  |           1  |  00:04:52  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4295.469 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 209956b21

Time (s): cpu = 00:07:42 ; elapsed = 00:05:17 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1638 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:51 ; elapsed = 00:05:25 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'U:/cpre480/SGP/hw/proj/sgp_system.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 4295.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 31 12:29:29 2021...
