Loading plugins phase: Elapsed time ==> 0s.189ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -d CY8C5888LTQ-LP097 -s D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.243ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  80_Car_Drive_Autonomous.v
Program  :   C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -dcpsoc3 80_Car_Drive_Autonomous.v -verilog
======================================================================

======================================================================
Compiling:  80_Car_Drive_Autonomous.v
Program  :   C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -dcpsoc3 80_Car_Drive_Autonomous.v -verilog
======================================================================

======================================================================
Compiling:  80_Car_Drive_Autonomous.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -dcpsoc3 -verilog 80_Car_Drive_Autonomous.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 09 18:56:33 2020


======================================================================
Compiling:  80_Car_Drive_Autonomous.v
Program  :   vpp
Options  :    -yv2 -q10 80_Car_Drive_Autonomous.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 09 18:56:33 2020

Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '80_Car_Drive_Autonomous.ctl'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  80_Car_Drive_Autonomous.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -dcpsoc3 -verilog 80_Car_Drive_Autonomous.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 09 18:56:34 2020

Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\codegentemp\80_Car_Drive_Autonomous.ctl'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\codegentemp\80_Car_Drive_Autonomous.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  80_Car_Drive_Autonomous.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -dcpsoc3 -verilog 80_Car_Drive_Autonomous.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 09 18:56:36 2020

Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\codegentemp\80_Car_Drive_Autonomous.ctl'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\codegentemp\80_Car_Drive_Autonomous.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1536
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\UART_Zigbee:BUART:reset_sr\
	\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1689
	\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_Zigbee:BUART:sRX:MODULE_10:lt\
	\UART_Zigbee:BUART:sRX:MODULE_10:eq\
	\UART_Zigbee:BUART:sRX:MODULE_10:gt\
	\UART_Zigbee:BUART:sRX:MODULE_10:gte\
	\UART_Zigbee:BUART:sRX:MODULE_10:lte\
	\RL_QuadDec:Net_1129\
	\RL_QuadDec:Cnt16:Net_82\
	\RL_QuadDec:Cnt16:Net_95\
	\RL_QuadDec:Cnt16:Net_91\
	\RL_QuadDec:Cnt16:Net_102\
	\RL_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\RL_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\RL_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_2417
	Net_2418
	Net_1829
	Net_1830
	Net_1831
	Net_1832
	\PWM_Rear:PWMUDB:km_run\
	\PWM_Rear:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Rear:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Rear:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Rear:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Rear:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Rear:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Rear:PWMUDB:capt_rising\
	\PWM_Rear:PWMUDB:capt_falling\
	\PWM_Rear:PWMUDB:trig_rise\
	\PWM_Rear:PWMUDB:trig_fall\
	\PWM_Rear:PWMUDB:sc_kill\
	\PWM_Rear:PWMUDB:min_kill\
	\PWM_Rear:PWMUDB:km_tc\
	\PWM_Rear:PWMUDB:db_tc\
	\PWM_Rear:PWMUDB:dith_sel\
	\PWM_Rear:Net_101\
	\PWM_Rear:Net_96\
	\PWM_Rear:PWMUDB:MODULE_11:b_31\
	\PWM_Rear:PWMUDB:MODULE_11:b_30\
	\PWM_Rear:PWMUDB:MODULE_11:b_29\
	\PWM_Rear:PWMUDB:MODULE_11:b_28\
	\PWM_Rear:PWMUDB:MODULE_11:b_27\
	\PWM_Rear:PWMUDB:MODULE_11:b_26\
	\PWM_Rear:PWMUDB:MODULE_11:b_25\
	\PWM_Rear:PWMUDB:MODULE_11:b_24\
	\PWM_Rear:PWMUDB:MODULE_11:b_23\
	\PWM_Rear:PWMUDB:MODULE_11:b_22\
	\PWM_Rear:PWMUDB:MODULE_11:b_21\
	\PWM_Rear:PWMUDB:MODULE_11:b_20\
	\PWM_Rear:PWMUDB:MODULE_11:b_19\
	\PWM_Rear:PWMUDB:MODULE_11:b_18\
	\PWM_Rear:PWMUDB:MODULE_11:b_17\
	\PWM_Rear:PWMUDB:MODULE_11:b_16\
	\PWM_Rear:PWMUDB:MODULE_11:b_15\
	\PWM_Rear:PWMUDB:MODULE_11:b_14\
	\PWM_Rear:PWMUDB:MODULE_11:b_13\
	\PWM_Rear:PWMUDB:MODULE_11:b_12\
	\PWM_Rear:PWMUDB:MODULE_11:b_11\
	\PWM_Rear:PWMUDB:MODULE_11:b_10\
	\PWM_Rear:PWMUDB:MODULE_11:b_9\
	\PWM_Rear:PWMUDB:MODULE_11:b_8\
	\PWM_Rear:PWMUDB:MODULE_11:b_7\
	\PWM_Rear:PWMUDB:MODULE_11:b_6\
	\PWM_Rear:PWMUDB:MODULE_11:b_5\
	\PWM_Rear:PWMUDB:MODULE_11:b_4\
	\PWM_Rear:PWMUDB:MODULE_11:b_3\
	\PWM_Rear:PWMUDB:MODULE_11:b_2\
	\PWM_Rear:PWMUDB:MODULE_11:b_1\
	\PWM_Rear:PWMUDB:MODULE_11:b_0\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2097
	Net_2091
	Net_2090
	\PWM_Rear:Net_113\
	\PWM_Rear:Net_107\
	\PWM_Rear:Net_114\
	\RR_QuadDec:Net_1129\
	\RR_QuadDec:Cnt16:Net_82\
	\RR_QuadDec:Cnt16:Net_95\
	\RR_QuadDec:Cnt16:Net_91\
	\RR_QuadDec:Cnt16:Net_102\
	\RR_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\RR_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\RR_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\FL_QuadDec:Net_1129\
	\FL_QuadDec:Cnt16:Net_82\
	\FL_QuadDec:Cnt16:Net_95\
	\FL_QuadDec:Cnt16:Net_91\
	\FL_QuadDec:Cnt16:Net_102\
	\FL_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\FL_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\FL_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_Front:PWMUDB:km_run\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Front:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Front:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Front:PWMUDB:capt_rising\
	\PWM_Front:PWMUDB:capt_falling\
	\PWM_Front:PWMUDB:trig_rise\
	\PWM_Front:PWMUDB:trig_fall\
	\PWM_Front:PWMUDB:sc_kill\
	\PWM_Front:PWMUDB:min_kill\
	\PWM_Front:PWMUDB:km_tc\
	\PWM_Front:PWMUDB:db_tc\
	\PWM_Front:PWMUDB:dith_sel\
	\PWM_Front:Net_101\
	\PWM_Front:Net_96\
	\PWM_Front:PWMUDB:MODULE_12:b_31\
	\PWM_Front:PWMUDB:MODULE_12:b_30\
	\PWM_Front:PWMUDB:MODULE_12:b_29\
	\PWM_Front:PWMUDB:MODULE_12:b_28\
	\PWM_Front:PWMUDB:MODULE_12:b_27\
	\PWM_Front:PWMUDB:MODULE_12:b_26\
	\PWM_Front:PWMUDB:MODULE_12:b_25\
	\PWM_Front:PWMUDB:MODULE_12:b_24\
	\PWM_Front:PWMUDB:MODULE_12:b_23\
	\PWM_Front:PWMUDB:MODULE_12:b_22\
	\PWM_Front:PWMUDB:MODULE_12:b_21\
	\PWM_Front:PWMUDB:MODULE_12:b_20\
	\PWM_Front:PWMUDB:MODULE_12:b_19\
	\PWM_Front:PWMUDB:MODULE_12:b_18\
	\PWM_Front:PWMUDB:MODULE_12:b_17\
	\PWM_Front:PWMUDB:MODULE_12:b_16\
	\PWM_Front:PWMUDB:MODULE_12:b_15\
	\PWM_Front:PWMUDB:MODULE_12:b_14\
	\PWM_Front:PWMUDB:MODULE_12:b_13\
	\PWM_Front:PWMUDB:MODULE_12:b_12\
	\PWM_Front:PWMUDB:MODULE_12:b_11\
	\PWM_Front:PWMUDB:MODULE_12:b_10\
	\PWM_Front:PWMUDB:MODULE_12:b_9\
	\PWM_Front:PWMUDB:MODULE_12:b_8\
	\PWM_Front:PWMUDB:MODULE_12:b_7\
	\PWM_Front:PWMUDB:MODULE_12:b_6\
	\PWM_Front:PWMUDB:MODULE_12:b_5\
	\PWM_Front:PWMUDB:MODULE_12:b_4\
	\PWM_Front:PWMUDB:MODULE_12:b_3\
	\PWM_Front:PWMUDB:MODULE_12:b_2\
	\PWM_Front:PWMUDB:MODULE_12:b_1\
	\PWM_Front:PWMUDB:MODULE_12:b_0\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_31\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_30\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_29\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_28\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_27\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_26\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_25\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:a_24\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_31\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_30\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_29\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_28\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_27\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_26\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_25\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_24\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_23\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_22\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_21\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_20\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_19\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_18\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_17\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_16\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_15\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_14\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_13\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_12\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_11\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_10\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_9\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_8\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_7\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_6\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_5\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_4\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_3\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_2\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_1\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:b_0\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_31\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_30\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_29\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_28\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_27\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_26\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_25\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_24\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_23\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_22\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_21\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_20\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_19\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_18\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_17\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_16\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_15\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_14\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_13\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_12\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_11\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_10\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_9\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_8\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_7\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_6\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_5\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_4\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_3\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_2\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2384
	Net_2378
	Net_2377
	\PWM_Front:Net_113\
	\PWM_Front:Net_107\
	\PWM_Front:Net_114\
	Net_2448
	Net_2449
	Net_2451
	Net_2452
	Net_2453
	Net_2454
	Net_2438
	Net_2439
	Net_2441
	Net_2442
	Net_2443
	Net_2444
	Net_2428
	Net_2429
	Net_2431
	Net_2432
	Net_2433
	Net_2434
	\FR_QuadDec:Net_1129\
	\FR_QuadDec:Cnt16:Net_82\
	\FR_QuadDec:Cnt16:Net_95\
	\FR_QuadDec:Cnt16:Net_91\
	\FR_QuadDec:Cnt16:Net_102\
	\FR_QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\FR_QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\FR_QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\

    Synthesized names
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_2\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_31\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_30\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_29\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_28\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_27\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_26\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_25\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_24\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_23\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_22\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_21\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_20\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_19\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_18\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_17\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_16\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_15\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_14\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_13\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_12\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_11\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_10\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_9\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_8\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_7\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_6\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_5\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_4\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_3\
	\PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_2\

Deleted 388 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__DEBUG_RX_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__DEBUG_TX_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Zigbee:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Zigbee:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Zigbee:BUART:FinalParityType_1\ to zero
Aliasing \UART_Zigbee:BUART:FinalParityType_0\ to zero
Aliasing \UART_Zigbee:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Zigbee:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Zigbee:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Zigbee:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Zigbee:BUART:tx_status_6\ to zero
Aliasing \UART_Zigbee:BUART:tx_status_5\ to zero
Aliasing \UART_Zigbee:BUART:tx_status_4\ to zero
Aliasing \UART_Zigbee:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODIN6_1\ to \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODIN6_0\ to \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODIN7_1\ to \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODIN7_0\ to \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_Zigbee:BUART:rx_status_1\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__DEBUG_TX_net_0
Aliasing \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__Zigbee_Rx_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__Zigbee_Tx_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__RL_QDB_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__RL_QDA_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \RL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \RL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \RL_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \RL_QuadDec:Cnt16:CounterUDB:underflow\ to \RL_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \RL_QuadDec:Cnt16:CounterUDB:tc_i\ to \RL_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \RL_QuadDec:bQuadDec:status_4\ to zero
Aliasing \RL_QuadDec:bQuadDec:status_5\ to zero
Aliasing \RL_QuadDec:bQuadDec:status_6\ to zero
Aliasing \RL_QuadDec:Net_1229\ to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__MODE_RR_2_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__MODE_RR_1_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__MODE_RL_2_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__MODE_RL_1_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \Engine_Direction_RL:clk\ to zero
Aliasing \Engine_Direction_RL:rst\ to zero
Aliasing \PWM_Rear:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Rear:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Rear:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Rear:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:reset\ to zero
Aliasing \PWM_Rear:PWMUDB:status_6\ to zero
Aliasing \PWM_Rear:PWMUDB:status_4\ to zero
Aliasing \PWM_Rear:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Rear:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Rear:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Rear:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \RR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \RR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \RR_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \RR_QuadDec:Cnt16:CounterUDB:underflow\ to \RR_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \RR_QuadDec:Cnt16:CounterUDB:tc_i\ to \RR_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \RR_QuadDec:bQuadDec:status_4\ to zero
Aliasing \RR_QuadDec:bQuadDec:status_5\ to zero
Aliasing \RR_QuadDec:bQuadDec:status_6\ to zero
Aliasing \RR_QuadDec:Net_1229\ to tmpOE__DEBUG_TX_net_0
Aliasing \FL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \FL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \FL_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \FL_QuadDec:Cnt16:CounterUDB:underflow\ to \FL_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \FL_QuadDec:Cnt16:CounterUDB:tc_i\ to \FL_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \FL_QuadDec:bQuadDec:status_4\ to zero
Aliasing \FL_QuadDec:bQuadDec:status_5\ to zero
Aliasing \FL_QuadDec:bQuadDec:status_6\ to zero
Aliasing \FL_QuadDec:Net_1229\ to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__RR_QDA_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__RR_QDB_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__FL_QDA_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__FL_QDB_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__FR_QDA_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__FR_QDB_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Front:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Front:PWMUDB:trig_out\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Front:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Front:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Front:PWMUDB:final_kill\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Front:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Front:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Front:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Front:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Front:PWMUDB:reset\ to zero
Aliasing \PWM_Front:PWMUDB:status_6\ to zero
Aliasing \PWM_Front:PWMUDB:status_4\ to zero
Aliasing \PWM_Front:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Front:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Front:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Front:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Front:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Front:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_23\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_22\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_21\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_20\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_19\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_18\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_17\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_16\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_15\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_14\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_13\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_12\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_11\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_10\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_9\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_8\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_7\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_6\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_5\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_4\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_3\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_2\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEBUG_TX_net_0
Aliasing \Engine_Direction_FR:clk\ to zero
Aliasing \Engine_Direction_FR:rst\ to zero
Aliasing \Engine_Direction_FL:clk\ to zero
Aliasing \Engine_Direction_FL:rst\ to zero
Aliasing \Engine_Direction_RR:clk\ to zero
Aliasing \Engine_Direction_RR:rst\ to zero
Aliasing tmpOE__MODE_FL_1_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__MODE_FL_2_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__MODE_FR_1_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__MODE_FR_2_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \FR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \FR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \FR_QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \FR_QuadDec:Cnt16:CounterUDB:underflow\ to \FR_QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \FR_QuadDec:Cnt16:CounterUDB:tc_i\ to \FR_QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \FR_QuadDec:bQuadDec:status_4\ to zero
Aliasing \FR_QuadDec:bQuadDec:status_5\ to zero
Aliasing \FR_QuadDec:bQuadDec:status_6\ to zero
Aliasing \FR_QuadDec:Net_1229\ to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__US_front_trigger_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__US_front_echo_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__US_rear_trigger_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__US_rear_echo_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__PWM_RL_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__PWM_RR_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__PWM_FL_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__PWM_FR_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing tmpOE__Pin_Toggle_net_0 to tmpOE__DEBUG_TX_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \UART_Zigbee:BUART:reset_reg\\D\ to zero
Aliasing \UART_Zigbee:BUART:rx_break_status\\D\ to zero
Aliasing \RL_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \RL_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \RL_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Rear:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Rear:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Rear:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Rear:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Rear:PWMUDB:tc_i_reg\\D\ to \PWM_Rear:PWMUDB:status_2\
Aliasing \RR_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \RR_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \RR_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \FL_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \FL_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \FL_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Front:PWMUDB:min_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Front:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Front:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Front:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEBUG_TX_net_0
Aliasing \PWM_Front:PWMUDB:tc_i_reg\\D\ to \PWM_Front:PWMUDB:status_2\
Aliasing \FR_QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \FR_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \FR_QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[7] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__DEBUG_RX_net_0[10] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire Net_1540[16] = \UART_LOG:BUART:tx_interrupt_out\[34]
Removing Lhs of wire \UART_LOG:Net_61\[19] = \UART_LOG:Net_9\[18]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[23] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[24] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[25] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[26] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[27] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[28] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[29] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[30] = zero[6]
Removing Rhs of wire Net_2457[35] = \UART_LOG:BUART:rx_interrupt_out\[36]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[40] = \UART_LOG:BUART:tx_bitclk_dp\[76]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[86] = \UART_LOG:BUART:tx_counter_dp\[77]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[87] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[88] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[89] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[91] = \UART_LOG:BUART:tx_fifo_empty\[54]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[93] = \UART_LOG:BUART:tx_fifo_notfull\[53]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[153] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[160] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[171]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[162] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[172]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[163] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[188]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[164] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[202]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[165] = MODIN1_1[166]
Removing Rhs of wire MODIN1_1[166] = \UART_LOG:BUART:pollcount_1\[159]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[167] = MODIN1_0[168]
Removing Rhs of wire MODIN1_0[168] = \UART_LOG:BUART:pollcount_0\[161]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[174] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[175] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[176] = MODIN1_1[166]
Removing Lhs of wire MODIN2_1[177] = MODIN1_1[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[178] = MODIN1_0[168]
Removing Lhs of wire MODIN2_0[179] = MODIN1_0[168]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[180] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[181] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[182] = MODIN1_1[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[183] = MODIN1_0[168]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[184] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[185] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[190] = MODIN1_1[166]
Removing Lhs of wire MODIN3_1[191] = MODIN1_1[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[192] = MODIN1_0[168]
Removing Lhs of wire MODIN3_0[193] = MODIN1_0[168]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[194] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[195] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[196] = MODIN1_1[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[197] = MODIN1_0[168]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[198] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[199] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[206] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[207] = \UART_LOG:BUART:rx_parity_error_status\[208]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[209] = \UART_LOG:BUART:rx_stop_bit_error\[210]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[220] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[269]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[224] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[291]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[225] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[226] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[227] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[228] = MODIN4_6[229]
Removing Rhs of wire MODIN4_6[229] = \UART_LOG:BUART:rx_count_6\[148]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[230] = MODIN4_5[231]
Removing Rhs of wire MODIN4_5[231] = \UART_LOG:BUART:rx_count_5\[149]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[232] = MODIN4_4[233]
Removing Rhs of wire MODIN4_4[233] = \UART_LOG:BUART:rx_count_4\[150]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[234] = MODIN4_3[235]
Removing Rhs of wire MODIN4_3[235] = \UART_LOG:BUART:rx_count_3\[151]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[236] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[237] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[238] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[239] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[240] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[241] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[242] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[243] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[244] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[245] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[246] = MODIN4_6[229]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[247] = MODIN4_5[231]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[248] = MODIN4_4[233]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[249] = MODIN4_3[235]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[250] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[251] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[252] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[253] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[254] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[255] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[256] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[271] = \UART_LOG:BUART:rx_postpoll\[107]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[272] = \UART_LOG:BUART:rx_parity_bit\[223]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[273] = \UART_LOG:BUART:rx_postpoll\[107]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[274] = \UART_LOG:BUART:rx_parity_bit\[223]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[275] = \UART_LOG:BUART:rx_postpoll\[107]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[276] = \UART_LOG:BUART:rx_parity_bit\[223]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[278] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[279] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[280] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[277]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[304] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[311] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire Net_2459[363] = \UART_Zigbee:BUART:tx_interrupt_out\[382]
Removing Lhs of wire \UART_Zigbee:Net_61\[366] = \UART_Zigbee:Net_9\[365]
Removing Lhs of wire \UART_Zigbee:BUART:tx_hd_send_break\[370] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:HalfDuplexSend\[371] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:FinalParityType_1\[372] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:FinalParityType_0\[373] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:FinalAddrMode_2\[374] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:FinalAddrMode_1\[375] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:FinalAddrMode_0\[376] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:tx_ctrl_mark\[377] = zero[6]
Removing Rhs of wire Net_1695[383] = \UART_Zigbee:BUART:rx_interrupt_out\[384]
Removing Rhs of wire \UART_Zigbee:BUART:tx_bitclk_enable_pre\[388] = \UART_Zigbee:BUART:tx_bitclk_dp\[424]
Removing Lhs of wire \UART_Zigbee:BUART:tx_counter_tc\[434] = \UART_Zigbee:BUART:tx_counter_dp\[425]
Removing Lhs of wire \UART_Zigbee:BUART:tx_status_6\[435] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:tx_status_5\[436] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:tx_status_4\[437] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:tx_status_1\[439] = \UART_Zigbee:BUART:tx_fifo_empty\[402]
Removing Lhs of wire \UART_Zigbee:BUART:tx_status_3\[441] = \UART_Zigbee:BUART:tx_fifo_notfull\[401]
Removing Lhs of wire \UART_Zigbee:BUART:rx_count7_bit8_wire\[501] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[509] = \UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[520]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[511] = \UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[521]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[512] = \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[537]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[513] = \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[551]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[514] = \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_1\[515]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_1\[515] = \UART_Zigbee:BUART:pollcount_1\[507]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[516] = \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_0\[517]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODIN5_0\[517] = \UART_Zigbee:BUART:pollcount_0\[510]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[523] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[524] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[525] = \UART_Zigbee:BUART:pollcount_1\[507]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODIN6_1\[526] = \UART_Zigbee:BUART:pollcount_1\[507]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[527] = \UART_Zigbee:BUART:pollcount_0\[510]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODIN6_0\[528] = \UART_Zigbee:BUART:pollcount_0\[510]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[529] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[530] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[531] = \UART_Zigbee:BUART:pollcount_1\[507]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[532] = \UART_Zigbee:BUART:pollcount_0\[510]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[533] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[534] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[539] = \UART_Zigbee:BUART:pollcount_1\[507]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODIN7_1\[540] = \UART_Zigbee:BUART:pollcount_1\[507]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[541] = \UART_Zigbee:BUART:pollcount_0\[510]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODIN7_0\[542] = \UART_Zigbee:BUART:pollcount_0\[510]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[543] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[544] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[545] = \UART_Zigbee:BUART:pollcount_1\[507]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[546] = \UART_Zigbee:BUART:pollcount_0\[510]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[547] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[548] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:rx_status_1\[555] = zero[6]
Removing Rhs of wire \UART_Zigbee:BUART:rx_status_2\[556] = \UART_Zigbee:BUART:rx_parity_error_status\[557]
Removing Rhs of wire \UART_Zigbee:BUART:rx_status_3\[558] = \UART_Zigbee:BUART:rx_stop_bit_error\[559]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:cmp_vv_vv_MODGEN_9\[569] = \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_0\[618]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:cmp_vv_vv_MODGEN_10\[573] = \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:xneq\[640]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_6\[574] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_5\[575] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_4\[576] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_3\[577] = \UART_Zigbee:BUART:sRX:MODIN8_6\[578]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODIN8_6\[578] = \UART_Zigbee:BUART:rx_count_6\[496]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_2\[579] = \UART_Zigbee:BUART:sRX:MODIN8_5\[580]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODIN8_5\[580] = \UART_Zigbee:BUART:rx_count_5\[497]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_1\[581] = \UART_Zigbee:BUART:sRX:MODIN8_4\[582]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODIN8_4\[582] = \UART_Zigbee:BUART:rx_count_4\[498]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newa_0\[583] = \UART_Zigbee:BUART:sRX:MODIN8_3\[584]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODIN8_3\[584] = \UART_Zigbee:BUART:rx_count_3\[499]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_6\[585] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_5\[586] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_4\[587] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_3\[588] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_2\[589] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_1\[590] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:newb_0\[591] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:dataa_6\[592] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:dataa_5\[593] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:dataa_4\[594] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:dataa_3\[595] = \UART_Zigbee:BUART:rx_count_6\[496]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:dataa_2\[596] = \UART_Zigbee:BUART:rx_count_5\[497]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:dataa_1\[597] = \UART_Zigbee:BUART:rx_count_4\[498]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:dataa_0\[598] = \UART_Zigbee:BUART:rx_count_3\[499]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:datab_6\[599] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:datab_5\[600] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:datab_4\[601] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:datab_3\[602] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:datab_2\[603] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:datab_1\[604] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:datab_0\[605] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:newa_0\[620] = \UART_Zigbee:BUART:rx_postpoll\[455]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:newb_0\[621] = \UART_Zigbee:BUART:rx_parity_bit\[572]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:dataa_0\[622] = \UART_Zigbee:BUART:rx_postpoll\[455]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:datab_0\[623] = \UART_Zigbee:BUART:rx_parity_bit\[572]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[624] = \UART_Zigbee:BUART:rx_postpoll\[455]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[625] = \UART_Zigbee:BUART:rx_parity_bit\[572]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[627] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[628] = \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[626]
Removing Lhs of wire \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[629] = \UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[626]
Removing Lhs of wire tmpOE__Zigbee_Rx_net_0[651] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__Zigbee_Tx_net_0[656] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__RL_QDB_net_0[662] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__RL_QDA_net_0[668] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire \RL_QuadDec:Net_1275\[677] = \RL_QuadDec:Cnt16:Net_49\[678]
Removing Rhs of wire \RL_QuadDec:Net_1275\[677] = \RL_QuadDec:Cnt16:CounterUDB:tc_reg_i\[735]
Removing Lhs of wire \RL_QuadDec:Cnt16:Net_89\[680] = \RL_QuadDec:Net_1251\[681]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[691] = zero[6]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[692] = zero[6]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:ctrl_enable\[704] = \RL_QuadDec:Cnt16:CounterUDB:control_7\[696]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:capt_rising\[706] = zero[6]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:capt_falling\[707] = \RL_QuadDec:Cnt16:CounterUDB:prevCapture\[705]
Removing Rhs of wire \RL_QuadDec:Net_1260\[711] = \RL_QuadDec:bQuadDec:state_2\[833]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:final_enable\[713] = \RL_QuadDec:Cnt16:CounterUDB:control_7\[696]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:counter_enable\[714] = \RL_QuadDec:Cnt16:CounterUDB:control_7\[696]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:status_0\[715] = \RL_QuadDec:Cnt16:CounterUDB:cmp_out_status\[716]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:status_1\[717] = \RL_QuadDec:Cnt16:CounterUDB:per_zero\[718]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:status_2\[719] = \RL_QuadDec:Cnt16:CounterUDB:overflow_status\[720]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:status_3\[721] = \RL_QuadDec:Cnt16:CounterUDB:underflow_status\[722]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:status_4\[723] = \RL_QuadDec:Cnt16:CounterUDB:hwCapture\[709]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:status_5\[724] = \RL_QuadDec:Cnt16:CounterUDB:fifo_full\[725]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:status_6\[726] = \RL_QuadDec:Cnt16:CounterUDB:fifo_nempty\[727]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:overflow\[729] = \RL_QuadDec:Cnt16:CounterUDB:per_FF\[730]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:underflow\[731] = \RL_QuadDec:Cnt16:CounterUDB:status_1\[717]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:tc_i\[734] = \RL_QuadDec:Cnt16:CounterUDB:reload_tc\[712]
Removing Rhs of wire \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\[736] = \RL_QuadDec:Cnt16:CounterUDB:cmp_equal\[737]
Removing Rhs of wire \RL_QuadDec:Net_1264\[740] = \RL_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[739]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:dp_dir\[744] = \RL_QuadDec:Net_1251\[681]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:cs_addr_2\[745] = \RL_QuadDec:Net_1251\[681]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:cs_addr_1\[746] = \RL_QuadDec:Cnt16:CounterUDB:count_enable\[743]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:cs_addr_0\[747] = \RL_QuadDec:Cnt16:CounterUDB:reload\[710]
Removing Lhs of wire \RL_QuadDec:Net_1290\[824] = \RL_QuadDec:Net_1275\[677]
Removing Lhs of wire \RL_QuadDec:bQuadDec:index_filt\[831] = \RL_QuadDec:Net_1232\[832]
Removing Lhs of wire \RL_QuadDec:Net_1232\[832] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire \RL_QuadDec:bQuadDec:error\[834] = \RL_QuadDec:bQuadDec:state_3\[835]
Removing Lhs of wire \RL_QuadDec:bQuadDec:status_0\[838] = \RL_QuadDec:Net_530\[839]
Removing Lhs of wire \RL_QuadDec:bQuadDec:status_1\[840] = \RL_QuadDec:Net_611\[841]
Removing Lhs of wire \RL_QuadDec:bQuadDec:status_2\[842] = \RL_QuadDec:Net_1260\[711]
Removing Lhs of wire \RL_QuadDec:bQuadDec:status_3\[843] = \RL_QuadDec:bQuadDec:error\[834]
Removing Lhs of wire \RL_QuadDec:bQuadDec:status_4\[844] = zero[6]
Removing Lhs of wire \RL_QuadDec:bQuadDec:status_5\[845] = zero[6]
Removing Lhs of wire \RL_QuadDec:bQuadDec:status_6\[846] = zero[6]
Removing Lhs of wire \RL_QuadDec:Net_1229\[850] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \RL_QuadDec:Net_1272\[851] = \RL_QuadDec:Net_1264\[740]
Removing Lhs of wire tmpOE__MODE_RR_2_net_0[855] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire Net_2427[856] = \Engine_Direction_RR:control_out_1\[2122]
Removing Rhs of wire Net_2427[856] = \Engine_Direction_RR:control_1\[2142]
Removing Lhs of wire tmpOE__MODE_RR_1_net_0[862] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire Net_2430[863] = \Engine_Direction_RR:control_out_0\[2121]
Removing Rhs of wire Net_2430[863] = \Engine_Direction_RR:control_0\[2143]
Removing Lhs of wire tmpOE__MODE_RL_2_net_0[869] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire Net_1805[870] = \Engine_Direction_RL:control_out_1\[885]
Removing Rhs of wire Net_1805[870] = \Engine_Direction_RL:control_1\[905]
Removing Lhs of wire tmpOE__MODE_RL_1_net_0[876] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire Net_2410[877] = \Engine_Direction_RL:control_out_0\[884]
Removing Rhs of wire Net_2410[877] = \Engine_Direction_RL:control_0\[906]
Removing Lhs of wire \Engine_Direction_RL:clk\[882] = zero[6]
Removing Lhs of wire \Engine_Direction_RL:rst\[883] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:ctrl_enable\[920] = \PWM_Rear:PWMUDB:control_7\[912]
Removing Lhs of wire \PWM_Rear:PWMUDB:hwCapture\[930] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:hwEnable\[931] = \PWM_Rear:PWMUDB:control_7\[912]
Removing Lhs of wire \PWM_Rear:PWMUDB:trig_out\[935] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Rear:PWMUDB:runmode_enable\\R\[937] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:runmode_enable\\S\[938] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:final_enable\[939] = \PWM_Rear:PWMUDB:runmode_enable\[936]
Removing Lhs of wire \PWM_Rear:PWMUDB:ltch_kill_reg\\R\[943] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:ltch_kill_reg\\S\[944] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:min_kill_reg\\R\[945] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:min_kill_reg\\S\[946] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:final_kill\[949] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_1\[953] = \PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_1\[1242]
Removing Lhs of wire \PWM_Rear:PWMUDB:add_vi_vv_MODGEN_11_0\[955] = \PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_0\[1243]
Removing Lhs of wire \PWM_Rear:PWMUDB:dith_count_1\\R\[956] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:dith_count_1\\S\[957] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:dith_count_0\\R\[958] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:dith_count_0\\S\[959] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:reset\[962] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:status_6\[963] = zero[6]
Removing Rhs of wire \PWM_Rear:PWMUDB:status_5\[964] = \PWM_Rear:PWMUDB:final_kill_reg\[979]
Removing Lhs of wire \PWM_Rear:PWMUDB:status_4\[965] = zero[6]
Removing Rhs of wire \PWM_Rear:PWMUDB:status_3\[966] = \PWM_Rear:PWMUDB:fifo_full\[986]
Removing Rhs of wire \PWM_Rear:PWMUDB:status_1\[968] = \PWM_Rear:PWMUDB:cmp2_status_reg\[978]
Removing Rhs of wire \PWM_Rear:PWMUDB:status_0\[969] = \PWM_Rear:PWMUDB:cmp1_status_reg\[977]
Removing Lhs of wire \PWM_Rear:PWMUDB:cmp1_status_reg\\R\[980] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:cmp1_status_reg\\S\[981] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:cmp2_status_reg\\R\[982] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:cmp2_status_reg\\S\[983] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:final_kill_reg\\R\[984] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:final_kill_reg\\S\[985] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:cs_addr_2\[987] = \PWM_Rear:PWMUDB:tc_i\[941]
Removing Lhs of wire \PWM_Rear:PWMUDB:cs_addr_1\[988] = \PWM_Rear:PWMUDB:runmode_enable\[936]
Removing Lhs of wire \PWM_Rear:PWMUDB:cs_addr_0\[989] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:compare1\[1070] = \PWM_Rear:PWMUDB:cmp1_less\[1041]
Removing Lhs of wire \PWM_Rear:PWMUDB:compare2\[1071] = \PWM_Rear:PWMUDB:cmp2_less\[1044]
Removing Rhs of wire Net_1802[1081] = \PWM_Rear:PWMUDB:pwm1_i_reg\[1074]
Removing Rhs of wire Net_1986[1082] = \PWM_Rear:PWMUDB:pwm2_i_reg\[1076]
Removing Lhs of wire \PWM_Rear:PWMUDB:pwm_temp\[1083] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_23\[1124] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_22\[1125] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_21\[1126] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_20\[1127] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_19\[1128] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_18\[1129] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_17\[1130] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_16\[1131] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_15\[1132] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_14\[1133] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_13\[1134] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_12\[1135] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_11\[1136] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_10\[1137] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_9\[1138] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_8\[1139] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_7\[1140] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_6\[1141] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_5\[1142] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_4\[1143] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_3\[1144] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_2\[1145] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_1\[1146] = \PWM_Rear:PWMUDB:MODIN9_1\[1147]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODIN9_1\[1147] = \PWM_Rear:PWMUDB:dith_count_1\[952]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:a_0\[1148] = \PWM_Rear:PWMUDB:MODIN9_0\[1149]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODIN9_0\[1149] = \PWM_Rear:PWMUDB:dith_count_0\[954]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1281] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1282] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire \RR_QuadDec:Net_1275\[1293] = \RR_QuadDec:Cnt16:Net_49\[1294]
Removing Rhs of wire \RR_QuadDec:Net_1275\[1293] = \RR_QuadDec:Cnt16:CounterUDB:tc_reg_i\[1350]
Removing Lhs of wire \RR_QuadDec:Cnt16:Net_89\[1296] = \RR_QuadDec:Net_1251\[1297]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[1306] = zero[6]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[1307] = zero[6]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:ctrl_enable\[1319] = \RR_QuadDec:Cnt16:CounterUDB:control_7\[1311]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:capt_rising\[1321] = zero[6]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:capt_falling\[1322] = \RR_QuadDec:Cnt16:CounterUDB:prevCapture\[1320]
Removing Rhs of wire \RR_QuadDec:Net_1260\[1326] = \RR_QuadDec:bQuadDec:state_2\[1450]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:final_enable\[1328] = \RR_QuadDec:Cnt16:CounterUDB:control_7\[1311]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:counter_enable\[1329] = \RR_QuadDec:Cnt16:CounterUDB:control_7\[1311]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:status_0\[1330] = \RR_QuadDec:Cnt16:CounterUDB:cmp_out_status\[1331]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:status_1\[1332] = \RR_QuadDec:Cnt16:CounterUDB:per_zero\[1333]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:status_2\[1334] = \RR_QuadDec:Cnt16:CounterUDB:overflow_status\[1335]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:status_3\[1336] = \RR_QuadDec:Cnt16:CounterUDB:underflow_status\[1337]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:status_4\[1338] = \RR_QuadDec:Cnt16:CounterUDB:hwCapture\[1324]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:status_5\[1339] = \RR_QuadDec:Cnt16:CounterUDB:fifo_full\[1340]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:status_6\[1341] = \RR_QuadDec:Cnt16:CounterUDB:fifo_nempty\[1342]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:overflow\[1344] = \RR_QuadDec:Cnt16:CounterUDB:per_FF\[1345]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:underflow\[1346] = \RR_QuadDec:Cnt16:CounterUDB:status_1\[1332]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:tc_i\[1349] = \RR_QuadDec:Cnt16:CounterUDB:reload_tc\[1327]
Removing Rhs of wire \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1351] = \RR_QuadDec:Cnt16:CounterUDB:cmp_equal\[1352]
Removing Rhs of wire \RR_QuadDec:Net_1264\[1355] = \RR_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[1354]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:dp_dir\[1359] = \RR_QuadDec:Net_1251\[1297]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:cs_addr_2\[1360] = \RR_QuadDec:Net_1251\[1297]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:cs_addr_1\[1361] = \RR_QuadDec:Cnt16:CounterUDB:count_enable\[1358]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:cs_addr_0\[1362] = \RR_QuadDec:Cnt16:CounterUDB:reload\[1325]
Removing Lhs of wire \RR_QuadDec:Net_1290\[1439] = \RR_QuadDec:Net_1275\[1293]
Removing Lhs of wire \RR_QuadDec:bQuadDec:index_filt\[1448] = \RR_QuadDec:Net_1232\[1449]
Removing Lhs of wire \RR_QuadDec:Net_1232\[1449] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire \RR_QuadDec:bQuadDec:error\[1451] = \RR_QuadDec:bQuadDec:state_3\[1452]
Removing Lhs of wire \RR_QuadDec:bQuadDec:status_0\[1455] = \RR_QuadDec:Net_530\[1456]
Removing Lhs of wire \RR_QuadDec:bQuadDec:status_1\[1457] = \RR_QuadDec:Net_611\[1458]
Removing Lhs of wire \RR_QuadDec:bQuadDec:status_2\[1459] = \RR_QuadDec:Net_1260\[1326]
Removing Lhs of wire \RR_QuadDec:bQuadDec:status_3\[1460] = \RR_QuadDec:bQuadDec:error\[1451]
Removing Lhs of wire \RR_QuadDec:bQuadDec:status_4\[1461] = zero[6]
Removing Lhs of wire \RR_QuadDec:bQuadDec:status_5\[1462] = zero[6]
Removing Lhs of wire \RR_QuadDec:bQuadDec:status_6\[1463] = zero[6]
Removing Lhs of wire \RR_QuadDec:Net_1229\[1467] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \RR_QuadDec:Net_1272\[1468] = \RR_QuadDec:Net_1264\[1355]
Removing Rhs of wire \FL_QuadDec:Net_1275\[1474] = \FL_QuadDec:Cnt16:Net_49\[1475]
Removing Rhs of wire \FL_QuadDec:Net_1275\[1474] = \FL_QuadDec:Cnt16:CounterUDB:tc_reg_i\[1531]
Removing Lhs of wire \FL_QuadDec:Cnt16:Net_89\[1477] = \FL_QuadDec:Net_1251\[1478]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[1487] = zero[6]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[1488] = zero[6]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:ctrl_enable\[1500] = \FL_QuadDec:Cnt16:CounterUDB:control_7\[1492]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:capt_rising\[1502] = zero[6]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:capt_falling\[1503] = \FL_QuadDec:Cnt16:CounterUDB:prevCapture\[1501]
Removing Rhs of wire \FL_QuadDec:Net_1260\[1507] = \FL_QuadDec:bQuadDec:state_2\[1631]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:final_enable\[1509] = \FL_QuadDec:Cnt16:CounterUDB:control_7\[1492]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:counter_enable\[1510] = \FL_QuadDec:Cnt16:CounterUDB:control_7\[1492]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:status_0\[1511] = \FL_QuadDec:Cnt16:CounterUDB:cmp_out_status\[1512]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:status_1\[1513] = \FL_QuadDec:Cnt16:CounterUDB:per_zero\[1514]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:status_2\[1515] = \FL_QuadDec:Cnt16:CounterUDB:overflow_status\[1516]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:status_3\[1517] = \FL_QuadDec:Cnt16:CounterUDB:underflow_status\[1518]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:status_4\[1519] = \FL_QuadDec:Cnt16:CounterUDB:hwCapture\[1505]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:status_5\[1520] = \FL_QuadDec:Cnt16:CounterUDB:fifo_full\[1521]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:status_6\[1522] = \FL_QuadDec:Cnt16:CounterUDB:fifo_nempty\[1523]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:overflow\[1525] = \FL_QuadDec:Cnt16:CounterUDB:per_FF\[1526]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:underflow\[1527] = \FL_QuadDec:Cnt16:CounterUDB:status_1\[1513]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:tc_i\[1530] = \FL_QuadDec:Cnt16:CounterUDB:reload_tc\[1508]
Removing Rhs of wire \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1532] = \FL_QuadDec:Cnt16:CounterUDB:cmp_equal\[1533]
Removing Rhs of wire \FL_QuadDec:Net_1264\[1536] = \FL_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[1535]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:dp_dir\[1540] = \FL_QuadDec:Net_1251\[1478]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:cs_addr_2\[1541] = \FL_QuadDec:Net_1251\[1478]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:cs_addr_1\[1542] = \FL_QuadDec:Cnt16:CounterUDB:count_enable\[1539]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:cs_addr_0\[1543] = \FL_QuadDec:Cnt16:CounterUDB:reload\[1506]
Removing Lhs of wire \FL_QuadDec:Net_1290\[1620] = \FL_QuadDec:Net_1275\[1474]
Removing Lhs of wire \FL_QuadDec:bQuadDec:index_filt\[1629] = \FL_QuadDec:Net_1232\[1630]
Removing Lhs of wire \FL_QuadDec:Net_1232\[1630] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire \FL_QuadDec:bQuadDec:error\[1632] = \FL_QuadDec:bQuadDec:state_3\[1633]
Removing Lhs of wire \FL_QuadDec:bQuadDec:status_0\[1636] = \FL_QuadDec:Net_530\[1637]
Removing Lhs of wire \FL_QuadDec:bQuadDec:status_1\[1638] = \FL_QuadDec:Net_611\[1639]
Removing Lhs of wire \FL_QuadDec:bQuadDec:status_2\[1640] = \FL_QuadDec:Net_1260\[1507]
Removing Lhs of wire \FL_QuadDec:bQuadDec:status_3\[1641] = \FL_QuadDec:bQuadDec:error\[1632]
Removing Lhs of wire \FL_QuadDec:bQuadDec:status_4\[1642] = zero[6]
Removing Lhs of wire \FL_QuadDec:bQuadDec:status_5\[1643] = zero[6]
Removing Lhs of wire \FL_QuadDec:bQuadDec:status_6\[1644] = zero[6]
Removing Lhs of wire \FL_QuadDec:Net_1229\[1648] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \FL_QuadDec:Net_1272\[1649] = \FL_QuadDec:Net_1264\[1536]
Removing Lhs of wire tmpOE__RR_QDA_net_0[1652] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__RR_QDB_net_0[1657] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__FL_QDA_net_0[1662] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__FL_QDB_net_0[1667] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__FR_QDA_net_0[1672] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__FR_QDB_net_0[1678] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Front:PWMUDB:ctrl_enable\[1696] = \PWM_Front:PWMUDB:control_7\[1688]
Removing Lhs of wire \PWM_Front:PWMUDB:hwCapture\[1706] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:hwEnable\[1707] = \PWM_Front:PWMUDB:control_7\[1688]
Removing Lhs of wire \PWM_Front:PWMUDB:trig_out\[1711] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\R\[1713] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\S\[1714] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:final_enable\[1715] = \PWM_Front:PWMUDB:runmode_enable\[1712]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\R\[1719] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\S\[1720] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\R\[1721] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\S\[1722] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill\[1725] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_1\[1729] = \PWM_Front:PWMUDB:MODULE_12:g2:a0:s_1\[2018]
Removing Lhs of wire \PWM_Front:PWMUDB:add_vi_vv_MODGEN_12_0\[1731] = \PWM_Front:PWMUDB:MODULE_12:g2:a0:s_0\[2019]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_1\\R\[1732] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_1\\S\[1733] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_0\\R\[1734] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:dith_count_0\\S\[1735] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:reset\[1738] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:status_6\[1739] = zero[6]
Removing Rhs of wire \PWM_Front:PWMUDB:status_5\[1740] = \PWM_Front:PWMUDB:final_kill_reg\[1755]
Removing Lhs of wire \PWM_Front:PWMUDB:status_4\[1741] = zero[6]
Removing Rhs of wire \PWM_Front:PWMUDB:status_3\[1742] = \PWM_Front:PWMUDB:fifo_full\[1762]
Removing Rhs of wire \PWM_Front:PWMUDB:status_1\[1744] = \PWM_Front:PWMUDB:cmp2_status_reg\[1754]
Removing Rhs of wire \PWM_Front:PWMUDB:status_0\[1745] = \PWM_Front:PWMUDB:cmp1_status_reg\[1753]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\R\[1756] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\S\[1757] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\R\[1758] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\S\[1759] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\R\[1760] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\S\[1761] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_2\[1763] = \PWM_Front:PWMUDB:tc_i\[1717]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_1\[1764] = \PWM_Front:PWMUDB:runmode_enable\[1712]
Removing Lhs of wire \PWM_Front:PWMUDB:cs_addr_0\[1765] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:compare1\[1846] = \PWM_Front:PWMUDB:cmp1_less\[1817]
Removing Lhs of wire \PWM_Front:PWMUDB:compare2\[1847] = \PWM_Front:PWMUDB:cmp2_less\[1820]
Removing Rhs of wire Net_2151[1857] = \PWM_Front:PWMUDB:pwm1_i_reg\[1850]
Removing Rhs of wire Net_2266[1858] = \PWM_Front:PWMUDB:pwm2_i_reg\[1852]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_temp\[1859] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_23\[1900] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_22\[1901] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_21\[1902] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_20\[1903] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_19\[1904] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_18\[1905] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_17\[1906] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_16\[1907] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_15\[1908] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_14\[1909] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_13\[1910] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_12\[1911] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_11\[1912] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_10\[1913] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_9\[1914] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_8\[1915] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_7\[1916] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_6\[1917] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_5\[1918] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_4\[1919] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_3\[1920] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_2\[1921] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_1\[1922] = \PWM_Front:PWMUDB:MODIN10_1\[1923]
Removing Lhs of wire \PWM_Front:PWMUDB:MODIN10_1\[1923] = \PWM_Front:PWMUDB:dith_count_1\[1728]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:a_0\[1924] = \PWM_Front:PWMUDB:MODIN10_0\[1925]
Removing Lhs of wire \PWM_Front:PWMUDB:MODIN10_0\[1925] = \PWM_Front:PWMUDB:dith_count_0\[1730]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[2057] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[2058] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \Engine_Direction_FR:clk\[2065] = zero[6]
Removing Lhs of wire \Engine_Direction_FR:rst\[2066] = zero[6]
Removing Rhs of wire Net_2450[2067] = \Engine_Direction_FR:control_out_0\[2068]
Removing Rhs of wire Net_2450[2067] = \Engine_Direction_FR:control_0\[2091]
Removing Rhs of wire Net_2447[2069] = \Engine_Direction_FR:control_out_1\[2070]
Removing Rhs of wire Net_2447[2069] = \Engine_Direction_FR:control_1\[2090]
Removing Lhs of wire \Engine_Direction_FL:clk\[2092] = zero[6]
Removing Lhs of wire \Engine_Direction_FL:rst\[2093] = zero[6]
Removing Rhs of wire Net_2440[2094] = \Engine_Direction_FL:control_out_0\[2095]
Removing Rhs of wire Net_2440[2094] = \Engine_Direction_FL:control_0\[2118]
Removing Rhs of wire Net_2437[2096] = \Engine_Direction_FL:control_out_1\[2097]
Removing Rhs of wire Net_2437[2096] = \Engine_Direction_FL:control_1\[2117]
Removing Lhs of wire \Engine_Direction_RR:clk\[2119] = zero[6]
Removing Lhs of wire \Engine_Direction_RR:rst\[2120] = zero[6]
Removing Lhs of wire tmpOE__MODE_FL_1_net_0[2145] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__MODE_FL_2_net_0[2151] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__MODE_FR_1_net_0[2157] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__MODE_FR_2_net_0[2163] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire \FR_QuadDec:Net_1275\[2172] = \FR_QuadDec:Cnt16:Net_49\[2173]
Removing Rhs of wire \FR_QuadDec:Net_1275\[2172] = \FR_QuadDec:Cnt16:CounterUDB:tc_reg_i\[2229]
Removing Lhs of wire \FR_QuadDec:Cnt16:Net_89\[2175] = \FR_QuadDec:Net_1251\[2176]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[2185] = zero[6]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[2186] = zero[6]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:ctrl_enable\[2198] = \FR_QuadDec:Cnt16:CounterUDB:control_7\[2190]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:capt_rising\[2200] = zero[6]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:capt_falling\[2201] = \FR_QuadDec:Cnt16:CounterUDB:prevCapture\[2199]
Removing Rhs of wire \FR_QuadDec:Net_1260\[2205] = \FR_QuadDec:bQuadDec:state_2\[2327]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:final_enable\[2207] = \FR_QuadDec:Cnt16:CounterUDB:control_7\[2190]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:counter_enable\[2208] = \FR_QuadDec:Cnt16:CounterUDB:control_7\[2190]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:status_0\[2209] = \FR_QuadDec:Cnt16:CounterUDB:cmp_out_status\[2210]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:status_1\[2211] = \FR_QuadDec:Cnt16:CounterUDB:per_zero\[2212]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:status_2\[2213] = \FR_QuadDec:Cnt16:CounterUDB:overflow_status\[2214]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:status_3\[2215] = \FR_QuadDec:Cnt16:CounterUDB:underflow_status\[2216]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:status_4\[2217] = \FR_QuadDec:Cnt16:CounterUDB:hwCapture\[2203]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:status_5\[2218] = \FR_QuadDec:Cnt16:CounterUDB:fifo_full\[2219]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:status_6\[2220] = \FR_QuadDec:Cnt16:CounterUDB:fifo_nempty\[2221]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:overflow\[2223] = \FR_QuadDec:Cnt16:CounterUDB:per_FF\[2224]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:underflow\[2225] = \FR_QuadDec:Cnt16:CounterUDB:status_1\[2211]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:tc_i\[2228] = \FR_QuadDec:Cnt16:CounterUDB:reload_tc\[2206]
Removing Rhs of wire \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\[2230] = \FR_QuadDec:Cnt16:CounterUDB:cmp_equal\[2231]
Removing Rhs of wire \FR_QuadDec:Net_1264\[2234] = \FR_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[2233]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:dp_dir\[2238] = \FR_QuadDec:Net_1251\[2176]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:cs_addr_2\[2239] = \FR_QuadDec:Net_1251\[2176]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:cs_addr_1\[2240] = \FR_QuadDec:Cnt16:CounterUDB:count_enable\[2237]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:cs_addr_0\[2241] = \FR_QuadDec:Cnt16:CounterUDB:reload\[2204]
Removing Lhs of wire \FR_QuadDec:Net_1290\[2318] = \FR_QuadDec:Net_1275\[2172]
Removing Lhs of wire \FR_QuadDec:bQuadDec:index_filt\[2325] = \FR_QuadDec:Net_1232\[2326]
Removing Lhs of wire \FR_QuadDec:Net_1232\[2326] = tmpOE__DEBUG_TX_net_0[1]
Removing Rhs of wire \FR_QuadDec:bQuadDec:error\[2328] = \FR_QuadDec:bQuadDec:state_3\[2329]
Removing Lhs of wire \FR_QuadDec:bQuadDec:status_0\[2332] = \FR_QuadDec:Net_530\[2333]
Removing Lhs of wire \FR_QuadDec:bQuadDec:status_1\[2334] = \FR_QuadDec:Net_611\[2335]
Removing Lhs of wire \FR_QuadDec:bQuadDec:status_2\[2336] = \FR_QuadDec:Net_1260\[2205]
Removing Lhs of wire \FR_QuadDec:bQuadDec:status_3\[2337] = \FR_QuadDec:bQuadDec:error\[2328]
Removing Lhs of wire \FR_QuadDec:bQuadDec:status_4\[2338] = zero[6]
Removing Lhs of wire \FR_QuadDec:bQuadDec:status_5\[2339] = zero[6]
Removing Lhs of wire \FR_QuadDec:bQuadDec:status_6\[2340] = zero[6]
Removing Lhs of wire \FR_QuadDec:Net_1229\[2344] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \FR_QuadDec:Net_1272\[2345] = \FR_QuadDec:Net_1264\[2234]
Removing Lhs of wire tmpOE__US_front_trigger_net_0[2348] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__US_front_echo_net_0[2354] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__US_rear_trigger_net_0[2360] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__US_rear_echo_net_0[2366] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__PWM_RL_net_0[2372] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__PWM_RR_net_0[2378] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__PWM_FL_net_0[2384] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__PWM_FR_net_0[2390] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire tmpOE__Pin_Toggle_net_0[2397] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2412] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2427] = \UART_LOG:BUART:rx_bitclk_pre\[142]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2436] = \UART_LOG:BUART:rx_parity_error_pre\[218]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2437] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:reset_reg\\D\[2441] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:rx_bitclk\\D\[2456] = \UART_Zigbee:BUART:rx_bitclk_pre\[490]
Removing Lhs of wire \UART_Zigbee:BUART:rx_parity_error_pre\\D\[2465] = \UART_Zigbee:BUART:rx_parity_error_pre\[567]
Removing Lhs of wire \UART_Zigbee:BUART:rx_break_status\\D\[2466] = zero[6]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[2471] = zero[6]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[2472] = \RL_QuadDec:Cnt16:CounterUDB:overflow\[729]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[2473] = \RL_QuadDec:Cnt16:CounterUDB:status_1\[717]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[2474] = \RL_QuadDec:Cnt16:CounterUDB:reload_tc\[712]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[2475] = \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\[736]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2476] = \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\[736]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[2477] = \RL_QuadDec:Net_1203\[742]
Removing Lhs of wire \PWM_Rear:PWMUDB:min_kill_reg\\D\[2483] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Rear:PWMUDB:prevCapture\\D\[2484] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:trig_last\\D\[2485] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:ltch_kill_reg\\D\[2488] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Rear:PWMUDB:prevCompare1\\D\[2491] = \PWM_Rear:PWMUDB:cmp1\[972]
Removing Lhs of wire \PWM_Rear:PWMUDB:prevCompare2\\D\[2492] = \PWM_Rear:PWMUDB:cmp2\[975]
Removing Lhs of wire \PWM_Rear:PWMUDB:cmp1_status_reg\\D\[2493] = \PWM_Rear:PWMUDB:cmp1_status\[973]
Removing Lhs of wire \PWM_Rear:PWMUDB:cmp2_status_reg\\D\[2494] = \PWM_Rear:PWMUDB:cmp2_status\[976]
Removing Lhs of wire \PWM_Rear:PWMUDB:pwm_i_reg\\D\[2496] = \PWM_Rear:PWMUDB:pwm_i\[1073]
Removing Lhs of wire \PWM_Rear:PWMUDB:pwm1_i_reg\\D\[2497] = \PWM_Rear:PWMUDB:pwm1_i\[1075]
Removing Lhs of wire \PWM_Rear:PWMUDB:pwm2_i_reg\\D\[2498] = \PWM_Rear:PWMUDB:pwm2_i\[1077]
Removing Lhs of wire \PWM_Rear:PWMUDB:tc_i_reg\\D\[2499] = \PWM_Rear:PWMUDB:status_2\[967]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[2501] = zero[6]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[2502] = \RR_QuadDec:Cnt16:CounterUDB:overflow\[1344]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[2503] = \RR_QuadDec:Cnt16:CounterUDB:status_1\[1332]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[2504] = \RR_QuadDec:Cnt16:CounterUDB:reload_tc\[1327]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[2505] = \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1351]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2506] = \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1351]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[2507] = \RR_QuadDec:Net_1203\[1357]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[2514] = zero[6]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[2515] = \FL_QuadDec:Cnt16:CounterUDB:overflow\[1525]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[2516] = \FL_QuadDec:Cnt16:CounterUDB:status_1\[1513]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[2517] = \FL_QuadDec:Cnt16:CounterUDB:reload_tc\[1508]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[2518] = \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1532]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2519] = \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\[1532]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[2520] = \FL_QuadDec:Net_1203\[1538]
Removing Lhs of wire \PWM_Front:PWMUDB:min_kill_reg\\D\[2526] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCapture\\D\[2527] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:trig_last\\D\[2528] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:ltch_kill_reg\\D\[2531] = tmpOE__DEBUG_TX_net_0[1]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCompare1\\D\[2534] = \PWM_Front:PWMUDB:cmp1\[1748]
Removing Lhs of wire \PWM_Front:PWMUDB:prevCompare2\\D\[2535] = \PWM_Front:PWMUDB:cmp2\[1751]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp1_status_reg\\D\[2536] = \PWM_Front:PWMUDB:cmp1_status\[1749]
Removing Lhs of wire \PWM_Front:PWMUDB:cmp2_status_reg\\D\[2537] = \PWM_Front:PWMUDB:cmp2_status\[1752]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_i_reg\\D\[2539] = \PWM_Front:PWMUDB:pwm_i\[1849]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm1_i_reg\\D\[2540] = \PWM_Front:PWMUDB:pwm1_i\[1851]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm2_i_reg\\D\[2541] = \PWM_Front:PWMUDB:pwm2_i\[1853]
Removing Lhs of wire \PWM_Front:PWMUDB:tc_i_reg\\D\[2542] = \PWM_Front:PWMUDB:status_2\[1743]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:prevCapture\\D\[2544] = zero[6]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[2545] = \FR_QuadDec:Cnt16:CounterUDB:overflow\[2223]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[2546] = \FR_QuadDec:Cnt16:CounterUDB:status_1\[2211]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[2547] = \FR_QuadDec:Cnt16:CounterUDB:reload_tc\[2206]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:prevCompare\\D\[2548] = \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\[2230]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2549] = \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\[2230]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[2550] = \FR_QuadDec:Net_1203\[2236]

------------------------------------------------------
Aliased 0 equations, 599 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__DEBUG_TX_net_0' (cost = 0):
tmpOE__DEBUG_TX_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:rx_addressmatch\' (cost = 0):
\UART_Zigbee:BUART:rx_addressmatch\ <= (\UART_Zigbee:BUART:rx_addressmatch2\
	OR \UART_Zigbee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Zigbee:BUART:rx_bitclk_pre\ <= ((not \UART_Zigbee:BUART:rx_count_2\ and not \UART_Zigbee:BUART:rx_count_1\ and not \UART_Zigbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Zigbee:BUART:rx_bitclk_pre16x\ <= ((not \UART_Zigbee:BUART:rx_count_2\ and \UART_Zigbee:BUART:rx_count_1\ and \UART_Zigbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:rx_poll_bit1\' (cost = 1):
\UART_Zigbee:BUART:rx_poll_bit1\ <= ((not \UART_Zigbee:BUART:rx_count_2\ and not \UART_Zigbee:BUART:rx_count_1\ and \UART_Zigbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:rx_poll_bit2\' (cost = 1):
\UART_Zigbee:BUART:rx_poll_bit2\ <= ((not \UART_Zigbee:BUART:rx_count_2\ and not \UART_Zigbee:BUART:rx_count_1\ and not \UART_Zigbee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:pollingrange\' (cost = 4):
\UART_Zigbee:BUART:pollingrange\ <= ((not \UART_Zigbee:BUART:rx_count_2\ and not \UART_Zigbee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Zigbee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_Zigbee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_Zigbee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_Zigbee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_Zigbee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_Zigbee:BUART:rx_count_6\ and not \UART_Zigbee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_Zigbee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_Zigbee:BUART:rx_count_6\ and not \UART_Zigbee:BUART:rx_count_4\)
	OR (not \UART_Zigbee:BUART:rx_count_6\ and not \UART_Zigbee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_Zigbee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_Zigbee:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_Zigbee:BUART:rx_count_6\ and not \UART_Zigbee:BUART:rx_count_4\)
	OR (not \UART_Zigbee:BUART:rx_count_6\ and not \UART_Zigbee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RL_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\RL_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\RL_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\RL_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\RL_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\RL_QuadDec:Cnt16:CounterUDB:status_1\
	OR \RL_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\RL_QuadDec:Net_1151\' (cost = 0):
\RL_QuadDec:Net_1151\ <= (not \RL_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\RL_QuadDec:Net_1287\' (cost = 0):
\RL_QuadDec:Net_1287\ <= (not \RL_QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:cmp1\' (cost = 0):
\PWM_Rear:PWMUDB:cmp1\ <= (\PWM_Rear:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:cmp2\' (cost = 0):
\PWM_Rear:PWMUDB:cmp2\ <= (\PWM_Rear:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Rear:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_Rear:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Rear:PWMUDB:dith_count_1\ and \PWM_Rear:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RR_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\RR_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\RR_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\RR_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\RR_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\RR_QuadDec:Cnt16:CounterUDB:status_1\
	OR \RR_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\RR_QuadDec:Net_1151\' (cost = 0):
\RR_QuadDec:Net_1151\ <= (not \RR_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\RR_QuadDec:Net_1287\' (cost = 0):
\RR_QuadDec:Net_1287\ <= (not \RR_QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\FL_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\FL_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\FL_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\FL_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\FL_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\FL_QuadDec:Cnt16:CounterUDB:status_1\
	OR \FL_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\FL_QuadDec:Net_1151\' (cost = 0):
\FL_QuadDec:Net_1151\ <= (not \FL_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\FL_QuadDec:Net_1287\' (cost = 0):
\FL_QuadDec:Net_1287\ <= (not \FL_QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:cmp1\' (cost = 0):
\PWM_Front:PWMUDB:cmp1\ <= (\PWM_Front:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:cmp2\' (cost = 0):
\PWM_Front:PWMUDB:cmp2\ <= (\PWM_Front:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_0\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_0\ <= (not \PWM_Front:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Front:PWMUDB:dith_count_1\ and \PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\FR_QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\FR_QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\FR_QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\FR_QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\FR_QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\FR_QuadDec:Cnt16:CounterUDB:status_1\
	OR \FR_QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\FR_QuadDec:Net_1151\' (cost = 0):
\FR_QuadDec:Net_1151\ <= (not \FR_QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\FR_QuadDec:Net_1287\' (cost = 0):
\FR_QuadDec:Net_1287\ <= (not \FR_QuadDec:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_Zigbee:BUART:pollcount_1\ and not \UART_Zigbee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_Zigbee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_Zigbee:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_Zigbee:BUART:pollcount_0\ and \UART_Zigbee:BUART:pollcount_1\)
	OR (not \UART_Zigbee:BUART:pollcount_1\ and \UART_Zigbee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RL_QuadDec:Net_1248\' (cost = 2):
\RL_QuadDec:Net_1248\ <= ((not \RL_QuadDec:Net_1264\ and \RL_QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_Rear:PWMUDB:dith_count_0\ and \PWM_Rear:PWMUDB:dith_count_1\)
	OR (not \PWM_Rear:PWMUDB:dith_count_1\ and \PWM_Rear:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RR_QuadDec:Net_1248\' (cost = 2):
\RR_QuadDec:Net_1248\ <= ((not \RR_QuadDec:Net_1264\ and \RR_QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\FL_QuadDec:Net_1248\' (cost = 2):
\FL_QuadDec:Net_1248\ <= ((not \FL_QuadDec:Net_1264\ and \FL_QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_1\' (cost = 2):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:s_1\ <= ((not \PWM_Front:PWMUDB:dith_count_0\ and \PWM_Front:PWMUDB:dith_count_1\)
	OR (not \PWM_Front:PWMUDB:dith_count_1\ and \PWM_Front:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FR_QuadDec:Net_1248\' (cost = 2):
\FR_QuadDec:Net_1248\ <= ((not \FR_QuadDec:Net_1264\ and \FR_QuadDec:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_1534 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1534 and not MODIN1_1 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_1534 and MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1534 and not MODIN1_1 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_1534 and MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:rx_postpoll\' (cost = 72):
\UART_Zigbee:BUART:rx_postpoll\ <= (\UART_Zigbee:BUART:pollcount_1\
	OR (Net_1693 and \UART_Zigbee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Zigbee:BUART:pollcount_1\ and not Net_1693 and not \UART_Zigbee:BUART:rx_parity_bit\)
	OR (not \UART_Zigbee:BUART:pollcount_1\ and not \UART_Zigbee:BUART:pollcount_0\ and not \UART_Zigbee:BUART:rx_parity_bit\)
	OR (\UART_Zigbee:BUART:pollcount_1\ and \UART_Zigbee:BUART:rx_parity_bit\)
	OR (Net_1693 and \UART_Zigbee:BUART:pollcount_0\ and \UART_Zigbee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Zigbee:BUART:pollcount_1\ and not Net_1693 and not \UART_Zigbee:BUART:rx_parity_bit\)
	OR (not \UART_Zigbee:BUART:pollcount_1\ and not \UART_Zigbee:BUART:pollcount_0\ and not \UART_Zigbee:BUART:rx_parity_bit\)
	OR (\UART_Zigbee:BUART:pollcount_1\ and \UART_Zigbee:BUART:rx_parity_bit\)
	OR (Net_1693 and \UART_Zigbee:BUART:pollcount_0\ and \UART_Zigbee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 134 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \UART_Zigbee:BUART:rx_status_0\ to zero
Aliasing \UART_Zigbee:BUART:rx_status_6\ to zero
Aliasing \RL_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Rear:PWMUDB:final_capture\ to zero
Aliasing \PWM_Rear:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RR_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \FL_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Front:PWMUDB:final_capture\ to zero
Aliasing \PWM_Front:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FR_QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Zigbee:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Zigbee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Zigbee:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_Rear:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Front:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[106] = \UART_LOG:BUART:rx_bitclk\[154]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[204] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[213] = zero[6]
Removing Rhs of wire \UART_Zigbee:BUART:rx_bitclk_enable\[454] = \UART_Zigbee:BUART:rx_bitclk\[502]
Removing Lhs of wire \UART_Zigbee:BUART:rx_status_0\[553] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:rx_status_6\[562] = zero[6]
Removing Lhs of wire \RL_QuadDec:Cnt16:CounterUDB:hwCapture\[709] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:final_capture\[991] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:pwm_i\[1073] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[1252] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[1262] = zero[6]
Removing Lhs of wire \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[1272] = zero[6]
Removing Lhs of wire \RR_QuadDec:Cnt16:CounterUDB:hwCapture\[1324] = zero[6]
Removing Lhs of wire \FL_QuadDec:Cnt16:CounterUDB:hwCapture\[1505] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:final_capture\[1767] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:pwm_i\[1849] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\[2028] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\[2038] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\[2048] = zero[6]
Removing Lhs of wire \FR_QuadDec:Cnt16:CounterUDB:hwCapture\[2203] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2419] = \UART_LOG:BUART:tx_ctrl_mark_last\[97]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2431] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2432] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2434] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2435] = \UART_LOG:BUART:rx_markspace_pre\[217]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2440] = \UART_LOG:BUART:rx_parity_bit\[223]
Removing Lhs of wire \UART_Zigbee:BUART:tx_ctrl_mark_last\\D\[2448] = \UART_Zigbee:BUART:tx_ctrl_mark_last\[445]
Removing Lhs of wire \UART_Zigbee:BUART:rx_markspace_status\\D\[2460] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:rx_parity_error_status\\D\[2461] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:rx_addr_match_status\\D\[2463] = zero[6]
Removing Lhs of wire \UART_Zigbee:BUART:rx_markspace_pre\\D\[2464] = \UART_Zigbee:BUART:rx_markspace_pre\[566]
Removing Lhs of wire \UART_Zigbee:BUART:rx_parity_bit\\D\[2469] = \UART_Zigbee:BUART:rx_parity_bit\[572]
Removing Lhs of wire \PWM_Rear:PWMUDB:runmode_enable\\D\[2486] = \PWM_Rear:PWMUDB:control_7\[912]
Removing Lhs of wire \PWM_Rear:PWMUDB:final_kill_reg\\D\[2495] = zero[6]
Removing Lhs of wire \PWM_Front:PWMUDB:runmode_enable\\D\[2529] = \PWM_Front:PWMUDB:control_7\[1688]
Removing Lhs of wire \PWM_Front:PWMUDB:final_kill_reg\\D\[2538] = zero[6]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_1534 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not Net_1534 and not MODIN1_1 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_Zigbee:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_Zigbee:BUART:rx_parity_bit\ and Net_1693 and \UART_Zigbee:BUART:pollcount_0\)
	OR (not \UART_Zigbee:BUART:pollcount_1\ and not \UART_Zigbee:BUART:pollcount_0\ and \UART_Zigbee:BUART:rx_parity_bit\)
	OR (not \UART_Zigbee:BUART:pollcount_1\ and not Net_1693 and \UART_Zigbee:BUART:rx_parity_bit\)
	OR (not \UART_Zigbee:BUART:rx_parity_bit\ and \UART_Zigbee:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -dcpsoc3 80_Car_Drive_Autonomous.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.036ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 09 July 2020 18:56:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous.cyprj -d CY8C5888LTQ-LP097 80_Car_Drive_Autonomous.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Rear:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Front:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Zigbee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Zigbee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Zigbee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Zigbee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Zigbee:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RL_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Rear:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Rear:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Rear:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Rear:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RR_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \FL_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \FR_QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=14, Signal=Net_1748
    Digital Clock 1: Automatic-assigning  clock 'UART_Zigbee_IntClock'. Fanout=1, Signal=\UART_Zigbee:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_2552
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Zigbee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Zigbee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Zigbee_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RL_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RL_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RL_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Rear:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RR_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RR_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RR_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FL_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FL_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FL_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Front:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FR_QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FR_QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FR_QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \FR_QuadDec:Net_1264\, Duplicate of \FR_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\FR_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \FR_QuadDec:Net_1264\ (fanout=2)

    Removing \FL_QuadDec:Net_1264\, Duplicate of \FL_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\FL_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \FL_QuadDec:Net_1264\ (fanout=2)

    Removing \RR_QuadDec:Net_1264\, Duplicate of \RR_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\RR_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \RR_QuadDec:Net_1264\ (fanout=2)

    Removing \RL_QuadDec:Net_1264\, Duplicate of \RL_QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\RL_QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \RL_QuadDec:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Zigbee:BUART:rx_parity_bit\, Duplicate of \UART_Zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Zigbee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Zigbee:BUART:rx_address_detected\, Duplicate of \UART_Zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Zigbee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Zigbee:BUART:rx_parity_error_pre\, Duplicate of \UART_Zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Zigbee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Zigbee:BUART:rx_markspace_pre\, Duplicate of \UART_Zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Zigbee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Zigbee:BUART:rx_state_1\, Duplicate of \UART_Zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Zigbee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Zigbee:BUART:tx_parity_bit\, Duplicate of \UART_Zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Zigbee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Zigbee:BUART:tx_mark\, Duplicate of \UART_Zigbee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Zigbee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:tx_mark\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DEBUG_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_TX(0)__PA ,
            pin_input => Net_1533 ,
            pad => DEBUG_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_RX(0)__PA ,
            fb => Net_1534 ,
            pad => DEBUG_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Zigbee_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Zigbee_Rx(0)__PA ,
            fb => Net_1693 ,
            pad => Zigbee_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Zigbee_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Zigbee_Tx(0)__PA ,
            pin_input => Net_1688 ,
            pad => Zigbee_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RL_QDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RL_QDB(0)__PA ,
            fb => Net_1877 ,
            pad => RL_QDB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RL_QDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RL_QDA(0)__PA ,
            fb => Net_1876 ,
            pad => RL_QDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_RR_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_RR_2(0)__PA ,
            pin_input => Net_2427 ,
            pad => MODE_RR_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_RR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_RR_1(0)__PA ,
            pin_input => Net_2430 ,
            pad => MODE_RR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_RL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_RL_2(0)__PA ,
            pin_input => Net_1805 ,
            pad => MODE_RL_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_RL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_RL_1(0)__PA ,
            pin_input => Net_2410 ,
            pad => MODE_RL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR_QDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RR_QDA(0)__PA ,
            fb => Net_2100 ,
            pad => RR_QDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RR_QDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RR_QDB(0)__PA ,
            fb => Net_2101 ,
            pad => RR_QDB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FL_QDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FL_QDA(0)__PA ,
            fb => Net_2118 ,
            pad => FL_QDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FL_QDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FL_QDB(0)__PA ,
            fb => Net_2106 ,
            pad => FL_QDB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FR_QDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FR_QDA(0)__PA ,
            fb => Net_2396 ,
            pad => FR_QDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FR_QDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FR_QDB(0)__PA ,
            fb => Net_2397 ,
            pad => FR_QDB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_FL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_FL_1(0)__PA ,
            pin_input => Net_2440 ,
            pad => MODE_FL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_FL_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_FL_2(0)__PA ,
            pin_input => Net_2437 ,
            pad => MODE_FL_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_FR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_FR_1(0)__PA ,
            pin_input => Net_2450 ,
            pad => MODE_FR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODE_FR_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODE_FR_2(0)__PA ,
            pin_input => Net_2447 ,
            pad => MODE_FR_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_front_trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_front_trigger(0)__PA ,
            pad => US_front_trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_front_echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_front_echo(0)__PA ,
            fb => Net_2559 ,
            pad => US_front_echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_rear_trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_rear_trigger(0)__PA ,
            pad => US_rear_trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = US_rear_echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => US_rear_echo(0)__PA ,
            fb => Net_2562 ,
            pad => US_rear_echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_RL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_RL(0)__PA ,
            pin_input => Net_1802 ,
            pad => PWM_RL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_RR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_RR(0)__PA ,
            pin_input => Net_1986 ,
            pad => PWM_RR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_FL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_FL(0)__PA ,
            pin_input => Net_2151 ,
            pad => PWM_FL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_FR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_FR(0)__PA ,
            pin_input => Net_2266 ,
            pad => PWM_FR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Toggle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Toggle(0)__PA ,
            pad => Pin_Toggle(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1533, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_1533 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_1534_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1688, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:txn\
        );
        Output = Net_1688 (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\
        );
        Output = \UART_Zigbee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_fifo_empty\ * 
              \UART_Zigbee:BUART:tx_state_2\
        );
        Output = \UART_Zigbee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:tx_fifo_notfull\
        );
        Output = \UART_Zigbee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\
        );
        Output = \UART_Zigbee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Zigbee:BUART:pollcount_1\
            + \UART_Zigbee:BUART:pollcount_0\ * Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Zigbee:BUART:rx_load_fifo\ * 
              \UART_Zigbee:BUART:rx_fifofull\
        );
        Output = \UART_Zigbee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Zigbee:BUART:rx_fifonotempty\ * 
              \UART_Zigbee:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Zigbee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RL_QuadDec:Net_1260\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \RL_QuadDec:Net_1203\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\RL_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Net_1275\ * \RL_QuadDec:Net_1251\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RL_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Net_1275\ * !\RL_QuadDec:Net_1251\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RL_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Rear:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:runmode_enable\ * \PWM_Rear:PWMUDB:tc_i\
        );
        Output = \PWM_Rear:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RR_QuadDec:Net_1260\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \RR_QuadDec:Net_1203\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\RR_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Net_1275\ * \RR_QuadDec:Net_1251\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RR_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Net_1275\ * !\RR_QuadDec:Net_1251\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RR_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FL_QuadDec:Net_1260\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \FL_QuadDec:Net_1203\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\FL_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Net_1275\ * \FL_QuadDec:Net_1251\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FL_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Net_1275\ * !\FL_QuadDec:Net_1251\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FL_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * \PWM_Front:PWMUDB:tc_i\
        );
        Output = \PWM_Front:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FR_QuadDec:Net_1260\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \FR_QuadDec:Net_1203\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\FR_QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Net_1275\ * \FR_QuadDec:Net_1251\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FR_QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Net_1275\ * !\FR_QuadDec:Net_1251\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FR_QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=Net_2560, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2559
        );
        Output = Net_2560 (fanout=1)

    MacroCell: Name=Net_2563, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2562
        );
        Output = Net_2563 (fanout=1)

    MacroCell: Name=\RL_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1876
        );
        Output = \RL_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\RL_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1877
        );
        Output = \RL_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\RR_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2100
        );
        Output = \RR_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\RR_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2101
        );
        Output = \RR_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\FL_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2118
        );
        Output = \FL_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\FL_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2106
        );
        Output = \FL_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\FR_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2396
        );
        Output = \FR_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\FR_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2397
        );
        Output = \FR_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_1534_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_1534_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_1534_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_1534_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_1534_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_1534_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !Net_1534_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1534_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Zigbee:BUART:txn\ * \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:txn\ * \UART_Zigbee:BUART:tx_state_2\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_shift_out\ * 
              !\UART_Zigbee:BUART:tx_state_2\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              !\UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_shift_out\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              !\UART_Zigbee:BUART:tx_counter_dp\ * 
              \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Zigbee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              \UART_Zigbee:BUART:tx_counter_dp\ * 
              \UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Zigbee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Zigbee:BUART:tx_fifo_empty\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_fifo_empty\ * 
              !\UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_fifo_empty\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Zigbee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * \UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              \UART_Zigbee:BUART:tx_counter_dp\ * 
              \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Zigbee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + !\UART_Zigbee:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Zigbee:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Zigbee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Zigbee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * !Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Zigbee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Zigbee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Zigbee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_2\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * \UART_Zigbee:BUART:rx_last\ * 
              !Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Zigbee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              !\UART_Zigbee:BUART:rx_count_0\
        );
        Output = \UART_Zigbee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Zigbee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\
        );
        Output = \UART_Zigbee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * 
              \UART_Zigbee:BUART:pollcount_0\ * Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              \UART_Zigbee:BUART:pollcount_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\
            + !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              \UART_Zigbee:BUART:pollcount_1\ * !Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Zigbee:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\ * Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              \UART_Zigbee:BUART:pollcount_0\ * !Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Zigbee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * !Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Zigbee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\
            + \RL_QuadDec:Net_1251_split\
        );
        Output = \RL_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RL_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\RL_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Net_1203\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\RL_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RL_QuadDec:Net_1260\ * \RL_QuadDec:Net_1203\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\RL_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:error\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\RL_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\RL_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\RL_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\PWM_Rear:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:control_7\
        );
        Output = \PWM_Rear:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_Rear:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \PWM_Rear:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Rear:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \PWM_Rear:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Rear:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Rear:PWMUDB:prevCompare1\ * \PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \PWM_Rear:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Rear:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Rear:PWMUDB:prevCompare2\ * \PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \PWM_Rear:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1802, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:runmode_enable\ * \PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = Net_1802 (fanout=1)

    MacroCell: Name=Net_1986, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:runmode_enable\ * \PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = Net_1986 (fanout=1)

    MacroCell: Name=\RR_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\
            + \RR_QuadDec:Net_1251_split\
        );
        Output = \RR_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RR_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\RR_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Net_1203\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\RR_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RR_QuadDec:Net_1260\ * \RR_QuadDec:Net_1203\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\RR_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:error\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\RR_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\RR_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\RR_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\FL_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\
            + \FL_QuadDec:Net_1251_split\
        );
        Output = \FL_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FL_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\FL_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Net_1203\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\FL_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FL_QuadDec:Net_1260\ * \FL_QuadDec:Net_1203\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\FL_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:error\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\FL_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\FL_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\FL_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:control_7\
        );
        Output = \PWM_Front:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare1\ * \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Front:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare2\ * \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_2151, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_2151 (fanout=1)

    MacroCell: Name=Net_2266, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_2266 (fanout=1)

    MacroCell: Name=\FR_QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\
            + \FR_QuadDec:Net_1251_split\
        );
        Output = \FR_QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FR_QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\FR_QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Net_1203\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\FR_QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FR_QuadDec:Net_1260\ * \FR_QuadDec:Net_1203\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\FR_QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:error\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\FR_QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\FR_QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\FR_QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Zigbee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Zigbee:Net_9\ ,
            cs_addr_2 => \UART_Zigbee:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Zigbee:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Zigbee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Zigbee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Zigbee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Zigbee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Zigbee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Zigbee:Net_9\ ,
            cs_addr_0 => \UART_Zigbee:BUART:counter_load_not\ ,
            ce0_reg => \UART_Zigbee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Zigbee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Zigbee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Zigbee:Net_9\ ,
            cs_addr_2 => \UART_Zigbee:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Zigbee:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Zigbee:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Zigbee:BUART:rx_postpoll\ ,
            f0_load => \UART_Zigbee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Zigbee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Zigbee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \RL_QuadDec:Net_1251\ ,
            cs_addr_1 => \RL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \RL_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \RL_QuadDec:Net_1251\ ,
            cs_addr_1 => \RL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \RL_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \RL_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \RL_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \RL_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \RL_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Rear:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \PWM_Rear:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Rear:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Rear:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Rear:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \PWM_Rear:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Rear:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Rear:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Rear:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Rear:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Rear:PWMUDB:status_3\ ,
            chain_in => \PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Rear:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \RR_QuadDec:Net_1251\ ,
            cs_addr_1 => \RR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \RR_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \RR_QuadDec:Net_1251\ ,
            cs_addr_1 => \RR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \RR_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \RR_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \RR_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \RR_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \RR_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \FL_QuadDec:Net_1251\ ,
            cs_addr_1 => \FL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \FL_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \FL_QuadDec:Net_1251\ ,
            cs_addr_1 => \FL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \FL_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \FL_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \FL_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \FL_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \FL_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Front:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Front:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Front:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Front:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Front:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Front:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Front:PWMUDB:status_3\ ,
            chain_in => \PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Front:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \FR_QuadDec:Net_1251\ ,
            cs_addr_1 => \FR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \FR_QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1748 ,
            cs_addr_2 => \FR_QuadDec:Net_1251\ ,
            cs_addr_1 => \FR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \FR_QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \FR_QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \FR_QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \FR_QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \FR_QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ ,
            interrupt => Net_1540 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ ,
            interrupt => Net_2457 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Zigbee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Zigbee:Net_9\ ,
            status_3 => \UART_Zigbee:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Zigbee:BUART:tx_status_2\ ,
            status_1 => \UART_Zigbee:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Zigbee:BUART:tx_status_0\ ,
            interrupt => Net_2459 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Zigbee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Zigbee:Net_9\ ,
            status_5 => \UART_Zigbee:BUART:rx_status_5\ ,
            status_4 => \UART_Zigbee:BUART:rx_status_4\ ,
            status_3 => \UART_Zigbee:BUART:rx_status_3\ ,
            interrupt => Net_1695 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RL_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \RL_QuadDec:Net_1260\ ,
            clock => Net_1748 ,
            status_6 => \RL_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \RL_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \RL_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \RL_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \RL_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \RL_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RL_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1748 ,
            status_3 => \RL_QuadDec:bQuadDec:error\ ,
            status_2 => \RL_QuadDec:Net_1260\ ,
            status_1 => \RL_QuadDec:Net_611\ ,
            status_0 => \RL_QuadDec:Net_530\ ,
            interrupt => Net_1880 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Rear:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1748 ,
            status_3 => \PWM_Rear:PWMUDB:status_3\ ,
            status_2 => \PWM_Rear:PWMUDB:status_2\ ,
            status_1 => \PWM_Rear:PWMUDB:status_1\ ,
            status_0 => \PWM_Rear:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RR_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \RR_QuadDec:Net_1260\ ,
            clock => Net_1748 ,
            status_6 => \RR_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \RR_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \RR_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \RR_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \RR_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \RR_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RR_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1748 ,
            status_3 => \RR_QuadDec:bQuadDec:error\ ,
            status_2 => \RR_QuadDec:Net_1260\ ,
            status_1 => \RR_QuadDec:Net_611\ ,
            status_0 => \RR_QuadDec:Net_530\ ,
            interrupt => Net_2104 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FL_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \FL_QuadDec:Net_1260\ ,
            clock => Net_1748 ,
            status_6 => \FL_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \FL_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \FL_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \FL_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \FL_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \FL_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FL_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1748 ,
            status_3 => \FL_QuadDec:bQuadDec:error\ ,
            status_2 => \FL_QuadDec:Net_1260\ ,
            status_1 => \FL_QuadDec:Net_611\ ,
            status_0 => \FL_QuadDec:Net_530\ ,
            interrupt => Net_2109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Front:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1748 ,
            status_3 => \PWM_Front:PWMUDB:status_3\ ,
            status_2 => \PWM_Front:PWMUDB:status_2\ ,
            status_1 => \PWM_Front:PWMUDB:status_1\ ,
            status_0 => \PWM_Front:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FR_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \FR_QuadDec:Net_1260\ ,
            clock => Net_1748 ,
            status_6 => \FR_QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \FR_QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \FR_QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \FR_QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \FR_QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \FR_QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FR_QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1748 ,
            status_3 => \FR_QuadDec:bQuadDec:error\ ,
            status_2 => \FR_QuadDec:Net_1260\ ,
            status_1 => \FR_QuadDec:Net_611\ ,
            status_0 => \FR_QuadDec:Net_530\ ,
            interrupt => Net_2399 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Zigbee_Rx(0)_SYNC
        PORT MAP (
            in => Net_1693 ,
            out => Net_1693_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =DEBUG_RX(0)_SYNC
        PORT MAP (
            in => Net_1534 ,
            out => Net_1534_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RL_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1748 ,
            control_7 => \RL_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \RL_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \RL_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \RL_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \RL_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \RL_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \RL_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \RL_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Engine_Direction_RL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Direction_RL:control_7\ ,
            control_6 => \Engine_Direction_RL:control_6\ ,
            control_5 => \Engine_Direction_RL:control_5\ ,
            control_4 => \Engine_Direction_RL:control_4\ ,
            control_3 => \Engine_Direction_RL:control_3\ ,
            control_2 => \Engine_Direction_RL:control_2\ ,
            control_1 => Net_1805 ,
            control_0 => Net_2410 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Rear:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1748 ,
            control_7 => \PWM_Rear:PWMUDB:control_7\ ,
            control_6 => \PWM_Rear:PWMUDB:control_6\ ,
            control_5 => \PWM_Rear:PWMUDB:control_5\ ,
            control_4 => \PWM_Rear:PWMUDB:control_4\ ,
            control_3 => \PWM_Rear:PWMUDB:control_3\ ,
            control_2 => \PWM_Rear:PWMUDB:control_2\ ,
            control_1 => \PWM_Rear:PWMUDB:control_1\ ,
            control_0 => \PWM_Rear:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RR_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1748 ,
            control_7 => \RR_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \RR_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \RR_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \RR_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \RR_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \RR_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \RR_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \RR_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FL_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1748 ,
            control_7 => \FL_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \FL_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \FL_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \FL_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \FL_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \FL_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \FL_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \FL_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Front:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1748 ,
            control_7 => \PWM_Front:PWMUDB:control_7\ ,
            control_6 => \PWM_Front:PWMUDB:control_6\ ,
            control_5 => \PWM_Front:PWMUDB:control_5\ ,
            control_4 => \PWM_Front:PWMUDB:control_4\ ,
            control_3 => \PWM_Front:PWMUDB:control_3\ ,
            control_2 => \PWM_Front:PWMUDB:control_2\ ,
            control_1 => \PWM_Front:PWMUDB:control_1\ ,
            control_0 => \PWM_Front:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Engine_Direction_FR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Direction_FR:control_7\ ,
            control_6 => \Engine_Direction_FR:control_6\ ,
            control_5 => \Engine_Direction_FR:control_5\ ,
            control_4 => \Engine_Direction_FR:control_4\ ,
            control_3 => \Engine_Direction_FR:control_3\ ,
            control_2 => \Engine_Direction_FR:control_2\ ,
            control_1 => Net_2447 ,
            control_0 => Net_2450 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Engine_Direction_FL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Direction_FL:control_7\ ,
            control_6 => \Engine_Direction_FL:control_6\ ,
            control_5 => \Engine_Direction_FL:control_5\ ,
            control_4 => \Engine_Direction_FL:control_4\ ,
            control_3 => \Engine_Direction_FL:control_3\ ,
            control_2 => \Engine_Direction_FL:control_2\ ,
            control_1 => Net_2437 ,
            control_0 => Net_2440 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Engine_Direction_RR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Engine_Direction_RR:control_7\ ,
            control_6 => \Engine_Direction_RR:control_6\ ,
            control_5 => \Engine_Direction_RR:control_5\ ,
            control_4 => \Engine_Direction_RR:control_4\ ,
            control_3 => \Engine_Direction_RR:control_3\ ,
            control_2 => \Engine_Direction_RR:control_2\ ,
            control_1 => Net_2427 ,
            control_0 => Net_2430 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\FR_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1748 ,
            control_7 => \FR_QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \FR_QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \FR_QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \FR_QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \FR_QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \FR_QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \FR_QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \FR_QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Zigbee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Zigbee:Net_9\ ,
            load => \UART_Zigbee:BUART:rx_counter_load\ ,
            count_6 => \UART_Zigbee:BUART:rx_count_6\ ,
            count_5 => \UART_Zigbee:BUART:rx_count_5\ ,
            count_4 => \UART_Zigbee:BUART:rx_count_4\ ,
            count_3 => \UART_Zigbee:BUART:rx_count_3\ ,
            count_2 => \UART_Zigbee:BUART:rx_count_2\ ,
            count_1 => \UART_Zigbee:BUART:rx_count_1\ ,
            count_0 => \UART_Zigbee:BUART:rx_count_0\ ,
            tc => \UART_Zigbee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1540 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1583 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_Zigbee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2459 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\RL_QuadDec:isr\
        PORT MAP (
            interrupt => Net_1880 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\RR_QuadDec:isr\
        PORT MAP (
            interrupt => Net_2104 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\FL_QuadDec:isr\
        PORT MAP (
            interrupt => Net_2109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\FR_QuadDec:isr\
        PORT MAP (
            interrupt => Net_2399 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_UART_LOG_rx
        PORT MAP (
            interrupt => Net_2457 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Xbee_rx
        PORT MAP (
            interrupt => Net_1695 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_US_Timer_Front_Stop
        PORT MAP (
            interrupt => Net_2560 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_sw_tick
        PORT MAP (
            interrupt => Net_2552_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_US_Timer_Front_Start
        PORT MAP (
            interrupt => Net_2559 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_US_Timer_Rear_Stop
        PORT MAP (
            interrupt => Net_2563 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_US_Timer_Rear_Start
        PORT MAP (
            interrupt => Net_2562 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   21 :   11 :   32 : 65.63 %
IO                            :   31 :   17 :   48 : 64.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  150 :   42 :  192 : 78.13 %
  Unique P-terms              :  274 :  110 :  384 : 71.35 %
  Total P-terms               :  300 :      :      :        
  Datapath Cells              :   18 :    6 :   24 : 75.00 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    StatusI Registers         :   14 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.425ms
Tech Mapping phase: Elapsed time ==> 0s.497ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : DEBUG_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DEBUG_TX(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : FL_QDA(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : FL_QDB(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : FR_QDA(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : FR_QDB(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MODE_FL_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MODE_FL_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MODE_FR_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MODE_FR_2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : MODE_RL_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MODE_RL_2(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : MODE_RR_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MODE_RR_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PWM_FL(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : PWM_FR(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PWM_RL(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PWM_RR(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_Toggle(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : RL_QDA(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : RL_QDB(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : RR_QDA(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : RR_QDB(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : US_front_echo(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : US_front_trigger(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : US_rear_echo(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : US_rear_trigger(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Zigbee_Rx(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Zigbee_Tx(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.63
                   Pterms :            5.96
               Macrocells :            3.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.315ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.46 :       6.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FL_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\
            + \FL_QuadDec:Net_1251_split\
        );
        Output = \FL_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FL_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:error\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FL_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2106
        );
        Output = \FL_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FL_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:Net_1260\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:Net_1251\ * \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \FL_QuadDec:Net_1251\ ,
        cs_addr_1 => \FL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \FL_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\FR_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1748 ,
        status_3 => \FR_QuadDec:bQuadDec:error\ ,
        status_2 => \FR_QuadDec:Net_1260\ ,
        status_1 => \FR_QuadDec:Net_611\ ,
        status_0 => \FR_QuadDec:Net_530\ ,
        interrupt => Net_2399 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \FR_QuadDec:Net_1203\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Net_1203\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FR_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FR_QuadDec:Net_1260\ * \FR_QuadDec:Net_1203\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FR_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FR_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FR_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:error\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FR_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2396
        );
        Output = \FR_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \FR_QuadDec:Net_1251\ ,
        cs_addr_1 => \FR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \FR_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \FR_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \FR_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \FR_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \FR_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\FR_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1748 ,
        control_7 => \FR_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \FR_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \FR_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \FR_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \FR_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \FR_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \FR_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \FR_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FR_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FR_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              !\FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:Net_1251\ * !\FR_QuadDec:Net_1260\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\
            + \FR_QuadDec:Net_1251_split\
        );
        Output = \FR_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FR_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_0\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * \FR_QuadDec:bQuadDec:state_1\
            + !\FR_QuadDec:Net_1260\ * \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              \FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
            + \FR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FR_QuadDec:bQuadDec:error\ * !\FR_QuadDec:bQuadDec:state_1\ * 
              !\FR_QuadDec:bQuadDec:state_0\
        );
        Output = \FR_QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Zigbee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Zigbee:Net_9\ ,
        cs_addr_0 => \UART_Zigbee:BUART:counter_load_not\ ,
        ce0_reg => \UART_Zigbee:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Zigbee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Zigbee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Zigbee:Net_9\ ,
        status_3 => \UART_Zigbee:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Zigbee:BUART:tx_status_2\ ,
        status_1 => \UART_Zigbee:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Zigbee:BUART:tx_status_0\ ,
        interrupt => Net_2459 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_Direction_FL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Direction_FL:control_7\ ,
        control_6 => \Engine_Direction_FL:control_6\ ,
        control_5 => \Engine_Direction_FL:control_5\ ,
        control_4 => \Engine_Direction_FL:control_4\ ,
        control_3 => \Engine_Direction_FL:control_3\ ,
        control_2 => \Engine_Direction_FL:control_2\ ,
        control_1 => Net_2437 ,
        control_0 => Net_2440 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Zigbee:BUART:tx_fifo_empty\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_fifo_empty\ * 
              !\UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_fifo_empty\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Zigbee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + !\UART_Zigbee:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Zigbee:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Zigbee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              \UART_Zigbee:BUART:tx_counter_dp\ * 
              \UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_state_2\
            + \UART_Zigbee:BUART:tx_state_1\ * \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * \UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              \UART_Zigbee:BUART:tx_counter_dp\ * 
              \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Zigbee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\
        );
        Output = \UART_Zigbee:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Zigbee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              \UART_Zigbee:BUART:tx_bitclk_enable_pre\ * 
              \UART_Zigbee:BUART:tx_fifo_empty\ * 
              \UART_Zigbee:BUART:tx_state_2\
        );
        Output = \UART_Zigbee:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Front:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Front:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ ,
        interrupt => Net_1540 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Zigbee:BUART:txn\ * \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:txn\ * \UART_Zigbee:BUART:tx_state_2\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_shift_out\ * 
              !\UART_Zigbee:BUART:tx_state_2\
            + !\UART_Zigbee:BUART:tx_state_1\ * 
              \UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              !\UART_Zigbee:BUART:tx_bitclk\
            + \UART_Zigbee:BUART:tx_state_1\ * 
              !\UART_Zigbee:BUART:tx_state_0\ * 
              !\UART_Zigbee:BUART:tx_shift_out\ * 
              !\UART_Zigbee:BUART:tx_state_2\ * 
              !\UART_Zigbee:BUART:tx_counter_dp\ * 
              \UART_Zigbee:BUART:tx_bitclk\
        );
        Output = \UART_Zigbee:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Zigbee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Zigbee:Net_9\ ,
        cs_addr_2 => \UART_Zigbee:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Zigbee:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Zigbee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Zigbee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Zigbee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Zigbee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_1534_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_1534_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_1534_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_1534_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:tx_fifo_notfull\
        );
        Output = \UART_Zigbee:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =DEBUG_RX(0)_SYNC
    PORT MAP (
        in => Net_1534 ,
        out => Net_1534_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FL_QuadDec:Net_1260\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FL_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FL_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FL_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Net_1275\ * \FL_QuadDec:Net_1251\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FL_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FL_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Net_1275\ * !\FL_QuadDec:Net_1251\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FL_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \FL_QuadDec:Net_1251\ ,
        cs_addr_1 => \FL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \FL_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \FL_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \FL_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \FL_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \FL_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\FL_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \FL_QuadDec:Net_1260\ ,
        clock => Net_1748 ,
        status_6 => \FL_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \FL_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \FL_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \FL_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \FL_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \FL_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\FL_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \FL_QuadDec:Net_1203\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Net_1203\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FL_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FL_QuadDec:Net_1260\ * \FL_QuadDec:Net_1203\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FL_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FR_QuadDec:Net_1260\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FR_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FR_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \FR_QuadDec:Net_1251\ ,
        cs_addr_1 => \FR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \FR_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\FL_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1748 ,
        status_3 => \FL_QuadDec:bQuadDec:error\ ,
        status_2 => \FL_QuadDec:Net_1260\ ,
        status_1 => \FL_QuadDec:Net_611\ ,
        status_0 => \FL_QuadDec:Net_530\ ,
        interrupt => Net_2109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FL_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1748 ,
        control_7 => \FL_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \FL_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \FL_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \FL_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \FL_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \FL_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \FL_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \FL_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FR_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Net_1275\ * \FR_QuadDec:Net_1251\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FR_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FR_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Net_1275\ * !\FR_QuadDec:Net_1251\ * 
              !\FR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \FR_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FL_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FL_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * !\FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * \FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
            + !\FL_QuadDec:Net_1260\ * \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              \FL_QuadDec:bQuadDec:state_0\
            + \FL_QuadDec:bQuadDec:quad_A_filt\ * 
              \FL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\FL_QuadDec:bQuadDec:error\ * !\FL_QuadDec:bQuadDec:state_1\ * 
              !\FL_QuadDec:bQuadDec:state_0\
        );
        Output = \FL_QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\FR_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \FR_QuadDec:Net_1260\ ,
        clock => Net_1748 ,
        status_6 => \FR_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \FR_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \FR_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \FR_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \FR_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \FR_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Front:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1748 ,
        control_7 => \PWM_Front:PWMUDB:control_7\ ,
        control_6 => \PWM_Front:PWMUDB:control_6\ ,
        control_5 => \PWM_Front:PWMUDB:control_5\ ,
        control_4 => \PWM_Front:PWMUDB:control_4\ ,
        control_3 => \PWM_Front:PWMUDB:control_3\ ,
        control_2 => \PWM_Front:PWMUDB:control_2\ ,
        control_1 => \PWM_Front:PWMUDB:control_1\ ,
        control_0 => \PWM_Front:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Front:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:control_7\
        );
        Output = \PWM_Front:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Front:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * \PWM_Front:PWMUDB:tc_i\
        );
        Output = \PWM_Front:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2151, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = Net_2151 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2266, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:runmode_enable\ * 
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = Net_2266 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Front:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Front:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare1\ * \PWM_Front:PWMUDB:cmp1_less\
        );
        Output = \PWM_Front:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Front:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Front:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front:PWMUDB:prevCompare2\ * \PWM_Front:PWMUDB:cmp2_less\
        );
        Output = \PWM_Front:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Front:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \PWM_Front:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Front:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Front:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Front:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Front:PWMUDB:status_3\ ,
        chain_in => \PWM_Front:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Front:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Front:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1748 ,
        status_3 => \PWM_Front:PWMUDB:status_3\ ,
        status_2 => \PWM_Front:PWMUDB:status_2\ ,
        status_1 => \PWM_Front:PWMUDB:status_1\ ,
        status_0 => \PWM_Front:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1533, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_1533 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2563, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2562
        );
        Output = Net_2563 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1534_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_1534_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_1534_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_1534_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !MODIN1_1 * !Net_1534_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Zigbee:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1688, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:txn\
        );
        Output = Net_1688 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Rear:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \PWM_Rear:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Rear:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Rear:PWMUDB:prevCompare2\ * \PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = \PWM_Rear:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Engine_Direction_RL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Direction_RL:control_7\ ,
        control_6 => \Engine_Direction_RL:control_6\ ,
        control_5 => \Engine_Direction_RL:control_5\ ,
        control_4 => \Engine_Direction_RL:control_4\ ,
        control_3 => \Engine_Direction_RL:control_3\ ,
        control_2 => \Engine_Direction_RL:control_2\ ,
        control_1 => Net_1805 ,
        control_0 => Net_2410 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Zigbee_Rx(0)_SYNC
    PORT MAP (
        in => Net_1693 ,
        out => Net_1693_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FL_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2118
        );
        Output = \FL_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Rear:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Rear:PWMUDB:prevCompare1\ * \PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \PWM_Rear:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Rear:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = \PWM_Rear:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \FR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RL_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1876
        );
        Output = \RL_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM_Rear:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1748 ,
        control_7 => \PWM_Rear:PWMUDB:control_7\ ,
        control_6 => \PWM_Rear:PWMUDB:control_6\ ,
        control_5 => \PWM_Rear:PWMUDB:control_5\ ,
        control_4 => \PWM_Rear:PWMUDB:control_4\ ,
        control_3 => \PWM_Rear:PWMUDB:control_3\ ,
        control_2 => \PWM_Rear:PWMUDB:control_2\ ,
        control_1 => \PWM_Rear:PWMUDB:control_1\ ,
        control_0 => \PWM_Rear:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \RL_QuadDec:Net_1203\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Net_1203\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RL_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RL_QuadDec:Net_1260\ * \RL_QuadDec:Net_1203\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RL_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Rear:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:control_7\
        );
        Output = \PWM_Rear:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RL_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1877
        );
        Output = \RL_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FR_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2397
        );
        Output = \FR_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\RL_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1748 ,
        status_3 => \RL_QuadDec:bQuadDec:error\ ,
        status_2 => \RL_QuadDec:Net_1260\ ,
        status_1 => \RL_QuadDec:Net_611\ ,
        status_0 => \RL_QuadDec:Net_530\ ,
        interrupt => Net_1880 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RL_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1748 ,
        control_7 => \RL_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \RL_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \RL_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \RL_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \RL_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \RL_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \RL_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \RL_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RL_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Net_1275\ * \RL_QuadDec:Net_1251\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RL_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RL_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Net_1275\ * !\RL_QuadDec:Net_1251\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RL_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RL_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RL_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:error\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RR_QuadDec:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2101
        );
        Output = \RR_QuadDec:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \RL_QuadDec:Net_1251\ ,
        cs_addr_1 => \RL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \RL_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RL_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RL_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\
            + \RL_QuadDec:Net_1251_split\
        );
        Output = \RL_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RL_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:Net_1260\ * 
              \RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + \RL_QuadDec:Net_1251\ * \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * \RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:Net_1260\ * \RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              \RL_QuadDec:bQuadDec:state_0\
            + !\RL_QuadDec:bQuadDec:quad_A_filt\ * 
              \RL_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RL_QuadDec:bQuadDec:error\ * !\RL_QuadDec:bQuadDec:state_1\ * 
              !\RL_QuadDec:bQuadDec:state_0\
        );
        Output = \RL_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ ,
        interrupt => Net_2457 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \RR_QuadDec:Net_1251\ ,
        cs_addr_1 => \RR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \RR_QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * !Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Zigbee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Zigbee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\
        );
        Output = \UART_Zigbee:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Zigbee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              \UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * !Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\
        );
        Output = \UART_Zigbee:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Zigbee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_2\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * \UART_Zigbee:BUART:rx_last\ * 
              !Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Zigbee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Zigbee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              !\UART_Zigbee:BUART:rx_state_0\ * 
              \UART_Zigbee:BUART:rx_bitclk_enable\ * 
              \UART_Zigbee:BUART:rx_state_3\ * \UART_Zigbee:BUART:rx_state_2\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_5\
            + !\UART_Zigbee:BUART:tx_ctrl_mark_last\ * 
              \UART_Zigbee:BUART:rx_state_0\ * 
              !\UART_Zigbee:BUART:rx_state_3\ * 
              !\UART_Zigbee:BUART:rx_state_2\ * 
              !\UART_Zigbee:BUART:rx_count_6\ * 
              !\UART_Zigbee:BUART:rx_count_4\
        );
        Output = \UART_Zigbee:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Rear:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \PWM_Rear:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Rear:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Rear:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\UART_Zigbee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Zigbee:Net_9\ ,
        load => \UART_Zigbee:BUART:rx_counter_load\ ,
        count_6 => \UART_Zigbee:BUART:rx_count_6\ ,
        count_5 => \UART_Zigbee:BUART:rx_count_5\ ,
        count_4 => \UART_Zigbee:BUART:rx_count_4\ ,
        count_3 => \UART_Zigbee:BUART:rx_count_3\ ,
        count_2 => \UART_Zigbee:BUART:rx_count_2\ ,
        count_1 => \UART_Zigbee:BUART:rx_count_1\ ,
        count_0 => \UART_Zigbee:BUART:rx_count_0\ ,
        tc => \UART_Zigbee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Zigbee:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              !\UART_Zigbee:BUART:pollcount_1\ * 
              \UART_Zigbee:BUART:pollcount_0\ * Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              \UART_Zigbee:BUART:pollcount_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\
            + !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              \UART_Zigbee:BUART:pollcount_1\ * !Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Zigbee:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              !\UART_Zigbee:BUART:pollcount_0\ * Net_1693_SYNCOUT
            + !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              \UART_Zigbee:BUART:pollcount_0\ * !Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Zigbee:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Zigbee:BUART:pollcount_1\
            + \UART_Zigbee:BUART:pollcount_0\ * Net_1693_SYNCOUT
        );
        Output = \UART_Zigbee:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Zigbee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Zigbee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Zigbee:BUART:rx_count_2\ * 
              !\UART_Zigbee:BUART:rx_count_1\ * 
              !\UART_Zigbee:BUART:rx_count_0\
        );
        Output = \UART_Zigbee:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1802, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:runmode_enable\ * \PWM_Rear:PWMUDB:cmp1_less\
        );
        Output = Net_1802 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Rear:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:runmode_enable\ * \PWM_Rear:PWMUDB:tc_i\
        );
        Output = \PWM_Rear:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RR_QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1986, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Rear:PWMUDB:runmode_enable\ * \PWM_Rear:PWMUDB:cmp2_less\
        );
        Output = Net_1986 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Rear:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \PWM_Rear:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Rear:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Rear:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Rear:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Rear:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Rear:PWMUDB:status_3\ ,
        chain_in => \PWM_Rear:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Rear:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Rear:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1748 ,
        status_3 => \PWM_Rear:PWMUDB:status_3\ ,
        status_2 => \PWM_Rear:PWMUDB:status_2\ ,
        status_1 => \PWM_Rear:PWMUDB:status_1\ ,
        status_0 => \PWM_Rear:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_Direction_FR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Direction_FR:control_7\ ,
        control_6 => \Engine_Direction_FR:control_6\ ,
        control_5 => \Engine_Direction_FR:control_5\ ,
        control_4 => \Engine_Direction_FR:control_4\ ,
        control_3 => \Engine_Direction_FR:control_3\ ,
        control_2 => \Engine_Direction_FR:control_2\ ,
        control_1 => Net_2447 ,
        control_0 => Net_2450 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RR_QuadDec:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2100
        );
        Output = \RR_QuadDec:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Zigbee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Zigbee:BUART:rx_load_fifo\ * 
              \UART_Zigbee:BUART:rx_fifofull\
        );
        Output = \UART_Zigbee:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2560, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2559
        );
        Output = Net_2560 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Zigbee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Zigbee:BUART:rx_fifonotempty\ * 
              \UART_Zigbee:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Zigbee:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RR_QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RR_QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Zigbee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Zigbee:Net_9\ ,
        cs_addr_2 => \UART_Zigbee:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Zigbee:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Zigbee:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Zigbee:BUART:rx_postpoll\ ,
        f0_load => \UART_Zigbee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Zigbee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Zigbee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Zigbee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Zigbee:Net_9\ ,
        status_5 => \UART_Zigbee:BUART:rx_status_5\ ,
        status_4 => \UART_Zigbee:BUART:rx_status_4\ ,
        status_3 => \UART_Zigbee:BUART:rx_status_3\ ,
        interrupt => Net_1695 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RL_QuadDec:Net_1260\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RL_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RL_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RL_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RR_QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \RL_QuadDec:Net_1251\ ,
        cs_addr_1 => \RL_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \RL_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \RL_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \RL_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \RL_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \RL_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RL_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\RL_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \RL_QuadDec:Net_1260\ ,
        clock => Net_1748 ,
        status_6 => \RL_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \RL_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \RL_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \RL_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \RL_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \RL_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RR_QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Net_1275\ * \RR_QuadDec:Net_1251\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RR_QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RR_QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Net_1275\ * !\RR_QuadDec:Net_1251\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RR_QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\RL_QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RR_QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              \RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_0\
            + \RR_QuadDec:Net_1251\ * !\RR_QuadDec:Net_1260\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * \RR_QuadDec:bQuadDec:state_1\
            + \RR_QuadDec:Net_1251_split\
        );
        Output = \RR_QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RL_QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RL_QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \RL_QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\RR_QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1748 ,
        status_3 => \RR_QuadDec:bQuadDec:error\ ,
        status_2 => \RR_QuadDec:Net_1260\ ,
        status_1 => \RR_QuadDec:Net_611\ ,
        status_0 => \RR_QuadDec:Net_530\ ,
        interrupt => Net_2104 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Engine_Direction_RR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Engine_Direction_RR:control_7\ ,
        control_6 => \Engine_Direction_RR:control_6\ ,
        control_5 => \Engine_Direction_RR:control_5\ ,
        control_4 => \Engine_Direction_RR:control_4\ ,
        control_3 => \Engine_Direction_RR:control_3\ ,
        control_2 => \Engine_Direction_RR:control_2\ ,
        control_1 => Net_2427 ,
        control_0 => Net_2430 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RR_QuadDec:Net_1260\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RR_QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RR_QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RR_QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\RR_QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \RR_QuadDec:Net_1203\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RR_QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RR_QuadDec:Net_1203\
        );
        Output = \RR_QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RR_QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RR_QuadDec:Net_1260\ * \RR_QuadDec:Net_1203\ * 
              \RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              !\RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              \RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:quad_A_filt\ * 
              \RR_QuadDec:bQuadDec:quad_B_filt\ * 
              !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RR_QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1748) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:error\
            + !\RR_QuadDec:Net_1260\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
            + !\RR_QuadDec:bQuadDec:error\ * !\RR_QuadDec:bQuadDec:state_1\ * 
              !\RR_QuadDec:bQuadDec:state_0\
        );
        Output = \RR_QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1748 ,
        cs_addr_2 => \RR_QuadDec:Net_1251\ ,
        cs_addr_1 => \RR_QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \RR_QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \RR_QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \RR_QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \RR_QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \RR_QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \RR_QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RR_QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\RR_QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \RR_QuadDec:Net_1260\ ,
        clock => Net_1748 ,
        status_6 => \RR_QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \RR_QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \RR_QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \RR_QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \RR_QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \RR_QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RR_QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1748 ,
        control_7 => \RR_QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \RR_QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \RR_QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \RR_QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \RR_QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \RR_QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \RR_QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \RR_QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\FL_QuadDec:isr\
        PORT MAP (
            interrupt => Net_2109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\FR_QuadDec:isr\
        PORT MAP (
            interrupt => Net_2399 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\RL_QuadDec:isr\
        PORT MAP (
            interrupt => Net_1880 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\RR_QuadDec:isr\
        PORT MAP (
            interrupt => Net_2104 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1540 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART_Zigbee:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_2459 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =isr_UART_LOG_rx
        PORT MAP (
            interrupt => Net_2457 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_US_Timer_Front_Start
        PORT MAP (
            interrupt => Net_2559 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_US_Timer_Front_Stop
        PORT MAP (
            interrupt => Net_2560 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(13)] 
    interrupt: Name =isr_US_Timer_Rear_Start
        PORT MAP (
            interrupt => Net_2562 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =isr_US_Timer_Rear_Stop
        PORT MAP (
            interrupt => Net_2563 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =isr_Xbee_rx
        PORT MAP (
            interrupt => Net_1695 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =isr_sw_tick
        PORT MAP (
            interrupt => Net_2552_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1583 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = US_rear_trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_rear_trigger(0)__PA ,
        pad => US_rear_trigger(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = US_rear_echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_rear_echo(0)__PA ,
        fb => Net_2562 ,
        pad => US_rear_echo(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_RR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_RR(0)__PA ,
        pin_input => Net_1986 ,
        pad => PWM_RR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RR_QDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RR_QDA(0)__PA ,
        fb => Net_2100 ,
        pad => RR_QDA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RR_QDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RR_QDB(0)__PA ,
        fb => Net_2101 ,
        pad => RR_QDB(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = MODE_FL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_FL_2(0)__PA ,
        pin_input => Net_2437 ,
        pad => MODE_FL_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MODE_FL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_FL_1(0)__PA ,
        pin_input => Net_2440 ,
        pad => MODE_FL_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = FR_QDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FR_QDA(0)__PA ,
        fb => Net_2396 ,
        pad => FR_QDA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = FR_QDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FR_QDB(0)__PA ,
        fb => Net_2397 ,
        pad => FR_QDB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = FL_QDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FL_QDA(0)__PA ,
        fb => Net_2118 ,
        pad => FL_QDA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = FL_QDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FL_QDB(0)__PA ,
        fb => Net_2106 ,
        pad => FL_QDB(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_Toggle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Toggle(0)__PA ,
        pad => Pin_Toggle(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_FR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_FR(0)__PA ,
        pin_input => Net_2266 ,
        pad => PWM_FR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_FL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_FL(0)__PA ,
        pin_input => Net_2151 ,
        pad => PWM_FL(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Zigbee_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Zigbee_Tx(0)__PA ,
        pin_input => Net_1688 ,
        pad => Zigbee_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Zigbee_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Zigbee_Rx(0)__PA ,
        fb => Net_1693 ,
        pad => Zigbee_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_RL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_RL(0)__PA ,
        pin_input => Net_1802 ,
        pad => PWM_RL(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MODE_RL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_RL_1(0)__PA ,
        pin_input => Net_2410 ,
        pad => MODE_RL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MODE_RL_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_RL_2(0)__PA ,
        pin_input => Net_1805 ,
        pad => MODE_RL_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MODE_RR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_RR_1(0)__PA ,
        pin_input => Net_2430 ,
        pad => MODE_RR_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MODE_RR_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_RR_2(0)__PA ,
        pin_input => Net_2427 ,
        pad => MODE_RR_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MODE_FR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_FR_1(0)__PA ,
        pin_input => Net_2450 ,
        pad => MODE_FR_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MODE_FR_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODE_FR_2(0)__PA ,
        pin_input => Net_2447 ,
        pad => MODE_FR_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = US_front_echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_front_echo(0)__PA ,
        fb => Net_2559 ,
        pad => US_front_echo(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = US_front_trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => US_front_trigger(0)__PA ,
        pad => US_front_trigger(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DEBUG_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_RX(0)__PA ,
        fb => Net_1534 ,
        pad => DEBUG_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DEBUG_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_TX(0)__PA ,
        pin_input => Net_1533 ,
        pad => DEBUG_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__DEBUG_TX_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__DEBUG_TX_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = RL_QDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RL_QDA(0)__PA ,
        fb => Net_1876 ,
        pad => RL_QDA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RL_QDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RL_QDB(0)__PA ,
        fb => Net_1877 ,
        pad => RL_QDB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1748 ,
            dclk_0 => Net_1748_local ,
            dclk_glb_1 => \UART_Zigbee:Net_9\ ,
            dclk_1 => \UART_Zigbee:Net_9_local\ ,
            dclk_glb_2 => \UART_LOG:Net_9\ ,
            dclk_2 => \UART_LOG:Net_9_local\ ,
            dclk_glb_3 => Net_2552 ,
            dclk_3 => Net_2552_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1583 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  US_rear_trigger(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     US_rear_echo(0) | FB(Net_2562)
     |   5 |     * |      NONE |         CMOS_OUT |           PWM_RR(0) | In(Net_1986)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           RR_QDA(0) | FB(Net_2100)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           RR_QDB(0) | FB(Net_2101)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |        MODE_FL_2(0) | In(Net_2437)
     |   3 |     * |      NONE |         CMOS_OUT |        MODE_FL_1(0) | In(Net_2440)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           FR_QDA(0) | FB(Net_2396)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           FR_QDB(0) | FB(Net_2397)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           FL_QDA(0) | FB(Net_2118)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |           FL_QDB(0) | FB(Net_2106)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |       Pin_Toggle(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           PWM_FR(0) | In(Net_2266)
     |   4 |     * |      NONE |         CMOS_OUT |           PWM_FL(0) | In(Net_2151)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |        Zigbee_Tx(0) | In(Net_1688)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |        Zigbee_Rx(0) | FB(Net_1693)
     |   3 |     * |      NONE |         CMOS_OUT |           PWM_RL(0) | In(Net_1802)
     |   4 |     * |      NONE |         CMOS_OUT |        MODE_RL_1(0) | In(Net_2410)
     |   5 |     * |      NONE |         CMOS_OUT |        MODE_RL_2(0) | In(Net_1805)
     |   6 |     * |      NONE |         CMOS_OUT |        MODE_RR_1(0) | In(Net_2430)
     |   7 |     * |      NONE |         CMOS_OUT |        MODE_RR_2(0) | In(Net_2427)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |        MODE_FR_1(0) | In(Net_2450)
     |   1 |     * |      NONE |         CMOS_OUT |        MODE_FR_2(0) | In(Net_2447)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    US_front_echo(0) | FB(Net_2559)
     |   3 |     * |      NONE |         CMOS_OUT | US_front_trigger(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         DEBUG_RX(0) | FB(Net_1534)
     |   7 |     * |      NONE |         CMOS_OUT |         DEBUG_TX(0) | In(Net_1533)
-----+-----+-------+-----------+------------------+---------------------+---------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |           RL_QDA(0) | FB(Net_1876)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           RL_QDB(0) | FB(Net_1877)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |     \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.229ms
Digital Placement phase: Elapsed time ==> 3s.852ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\tool\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "80_Car_Drive_Autonomous_r.vh2" --pcf-path "80_Car_Drive_Autonomous.pco" --des-name "80_Car_Drive_Autonomous" --dsf-path "80_Car_Drive_Autonomous.dsf" --sdc-path "80_Car_Drive_Autonomous.sdc" --lib-path "80_Car_Drive_Autonomous_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.193ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.160ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: 80_Car_Drive_Autonomous_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_Zigbee_IntClock ). (File=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous_timing.html)
Warning: sta.M0019: 80_Car_Drive_Autonomous_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_1 ) to clock ( Clock_1 ). (File=D:\50_HDA\60_Lehre\40_Vorlesungen\15_EAA\20_Lecture\_work\Car\80_Car_Drive_Autonomous.cydsn\80_Car_Drive_Autonomous_timing.html)
Timing report is in 80_Car_Drive_Autonomous_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.740ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.260ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.031ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.031ms
API generation phase: Elapsed time ==> 3s.465ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.000ms
