\hypertarget{stm32f4xx__hal__adc_8h}{}\doxysection{C\+:/\+Users/dayton.flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 4/\+Code4/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/stm32f4xx\+\_\+hal\+\_\+adc.h File Reference}
\label{stm32f4xx__hal__adc_8h}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_adc.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_adc.h}}


Header file of ADC HAL extension module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration regular Channel structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration multi-\/mode structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE}}~((uint32\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+OVR}}~((uint32\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+DMA}}~((uint32\+\_\+t)0x02)
\item 
\#define {\bfseries ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV2}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV4}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV6}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+CLOCKPRESCALER\+\_\+\+PCLK\+\_\+\+DIV8}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga519de99233de22e355a7702a7dab2f06}{IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}}(ADC\+\_\+\+CLOCK)
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION12b}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION10b}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION8b}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+RESOLUTION6b}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___resolution_ga346d83dd4af81b36a6dbd78c7bf2ff0a}{IS\+\_\+\+ADC\+\_\+\+RESOLUTION}}(RESOLUTION)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gad4e7bd22759d723c50cda223ef2b9b82}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE}}(EDGE)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC3}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}})
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC3}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+Ext\+\_\+\+IT11}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gac74e6054adbedd72822cacde69105318}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}}(REGTRIG)
\item 
\#define {\bfseries ADC\+\_\+\+DATAALIGN\+\_\+\+RIGHT}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+DATAALIGN\+\_\+\+LEFT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__data__align_ga2903b620e3c61dc47ed8c0fbf4197801}{IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}}(ALIGN)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+0}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}})
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+5}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+6}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+7}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+8}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}})
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+9}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+10}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+11}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+12}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+13}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+14}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+15}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+16}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}})
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+17}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+18}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+TEMPSENSOR}~((uint32\+\_\+t)ADC\+\_\+\+CHANNEL\+\_\+16)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT}~((uint32\+\_\+t)ADC\+\_\+\+CHANNEL\+\_\+17)
\item 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+VBAT}~((uint32\+\_\+t)ADC\+\_\+\+CHANNEL\+\_\+18)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels_gaba41910dcb2b449c613a5ef638862e77}{IS\+\_\+\+ADC\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+3\+CYCLES}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+15\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}})
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+28\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}})
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+56\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+84\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}})
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+112\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}))
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+144\+CYCLES}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}))
\item 
\#define {\bfseries ADC\+\_\+\+SAMPLETIME\+\_\+480\+CYCLES}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__sampling__times_ga30e0307fa009e1c383d3047b48e94644}{IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}}(TIME)
\item 
\#define {\bfseries EOC\+\_\+\+SEQ\+\_\+\+CONV}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries EOC\+\_\+\+SINGLE\+\_\+\+CONV}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga503236c97697e9135a9d1c2c88cac7c9}{EOC\+\_\+\+SINGLE\+\_\+\+SEQ\+\_\+\+CONV}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___a_d_c___e_o_c_selection_ga21bcad36416d9505d3df5027178e1afe}{IS\+\_\+\+ADC\+\_\+\+EOCSelection}}(EOCSelection)
\item 
\#define {\bfseries AWD\+\_\+\+EVENT}~((uint32\+\_\+t)ADC\+\_\+\+FLAG\+\_\+\+AWD)
\item 
\#define {\bfseries OVR\+\_\+\+EVENT}~((uint32\+\_\+t)ADC\+\_\+\+FLAG\+\_\+\+OVR)
\item 
\#define \mbox{\hyperlink{group___a_d_c___event__type_ga26fd0ba397566ade5d960ff29bccbc31}{IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}}(EVENT)
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REG}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+INJEC}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REGINJEC}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REG}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}})
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+INJEC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}})
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REGINJEC}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}))
\item 
\#define {\bfseries ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__analog__watchdog__selection_ga53ffa30f756569194342bfba80165544}{IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG}}(WATCHDOG)
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+EOC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+AWD}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+JEOC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IT\+\_\+\+OVR}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gaf5f8d35930becff402eeb8220641432f}{IS\+\_\+\+ADC\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+AWD}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}})
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+EOC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}})
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JEOC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}})
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+JSTRT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}})
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+STRT}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}})
\item 
\#define {\bfseries ADC\+\_\+\+FLAG\+\_\+\+OVR}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{ADC\+\_\+\+SR\+\_\+\+OVR}})
\item 
\#define {\bfseries ALL\+\_\+\+CHANNELS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels__type_ga9480bc25f45fc189111dba13103c404e}{REGULAR\+\_\+\+CHANNELS}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels__type_ga458eefd477e1e06e313716de162b7d0f}{INJECTED\+\_\+\+CHANNELS}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___a_d_c__channels__type_gae99bc8fcadd5c530885909cb581297c6}{IS\+\_\+\+ADC\+\_\+\+CHANNELS\+\_\+\+TYPE}}(CHANNEL\+\_\+\+TYPE)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+THRESHOLD}(THRESHOLD)~((THRESHOLD) $<$= ((uint32\+\_\+t)0x\+FFF))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) $>$= ((uint32\+\_\+t)1)) \&\& ((LENGTH) $<$= ((uint32\+\_\+t)16)))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}(RANK)~(((RANK) $>$= ((uint32\+\_\+t)1)) \&\& ((RANK) $<$= ((uint32\+\_\+t)16)))
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER}(NUMBER)~(((NUMBER) $>$= ((uint32\+\_\+t)1)) \&\& ((NUMBER) $<$= ((uint32\+\_\+t)8)))
\item 
\#define \mbox{\hyperlink{group___a_d_c__range__verification_gadee1b27b756df7927be40709e96218c0}{IS\+\_\+\+ADC\+\_\+\+RANGE}}(RESOLUTION,  ADC\+\_\+\+VALUE)
\item 
\#define \mbox{\hyperlink{group___a_d_c_gacb290bae25b972942021331122a3600f}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea0a8dc247045fffb859639f78670970bd}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset ADC handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gaadf16862da7593def189559423c287f4}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 $\vert$=  \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}})
\begin{DoxyCompactList}\small\item\em Enable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \&=  $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}})
\begin{DoxyCompactList}\small\item\em Disable the ADC peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga6e1756271e8f00ac5c2e7a8ee4b835a6}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR1}}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1) $<$$<$ 20)
\begin{DoxyCompactList}\small\item\em Set ADC Regular channel sequence length. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga6bcd12583a0e208953e0276f39783b2e}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SMPR1}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3 $\ast$ ((\+\_\+\+CHANNELNB\+\_\+) -\/ 10)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gae7d6eeb053107275269ecdce61df400d}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SMPR2}}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3 $\ast$ (\+\_\+\+CHANNELNB\+\_\+)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gae643f225084b306cdc7e1eb46a0a0e83}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR3\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~((\+\_\+\+CHANNELNB\+\_\+) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gaf9fca46b52fafbfe0dbf00e6b2fe126d}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR2\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~((\+\_\+\+CHANNELNB\+\_\+) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 7)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gaa8a4ac0dc1439d8881aade8e6d51d58b}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+SQR1\+\_\+\+RK}}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~((\+\_\+\+CHANNELNB\+\_\+) $<$$<$ (5 $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 13)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga9976975f21b094c4a467ab5f05ff52dc}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}}(\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+)~((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em Enable ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga195df308e26bffbc6072b749f22a3f46}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS}}(\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+)~(((\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+) -\/ 1) $<$$<$ 13)
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga4e3b6b5a98c4291da1a1b873ae60849f}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR1\+\_\+\+SCANCONV}}(\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+)~((\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+) $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em Enable ADC scan mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gad40e8f8a6cfdb7dfeb7c869a975f3335}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR2\+\_\+\+EOCSelection}}(\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+)~((\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+) $<$$<$ 10)
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion selection. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gab5b2bdb59da47a9a894636911dbf67e4}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req}}(\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+)~((\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+) $<$$<$ 9)
\begin{DoxyCompactList}\small\item\em Enable the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga650073de508d335d0a1c7bf9b4d07afe}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gadcec48b44a2133effd20f41ab227edb9}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the ADC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gaf29cd943cb451e4ed1f07bd7d4854fb0}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Check if the specified ADC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gafe44e1e66141bca3665bb82981a81a17}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \&= $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the ADC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_gaff951862689bb92173f803577cf2d447}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected ADC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c_ga504fe740d4eea75cae5ff566759940e3}{\+\_\+\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+GET\+\_\+\+RESOLUTION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}})
\begin{DoxyCompactList}\small\item\em Return resolution bits in CR1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___a_d_c_gafd66db22d830742b403c1f7f32d4630e}{HAL\+\_\+\+ADC\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea0a8dc247045fffb859639f78670970bd}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}} = 0x00
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea80ed6f45e533fb9b25313197743df45f}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+READY}} = 0x01
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ead1b790ee536ba17dc1dc8e1810a61369}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630eae41abc22307997e2c99410e749bba59c}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+REG}} = 0x12
, \newline
\mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630eac3a54423cfd0d83901bd17c6696d81eb}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INJ}} = 0x22
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630eab7aba96942579addd8506609317094e7}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INJ\+\_\+\+REG}} = 0x32
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea3baf09bb91e728be72bfe236208d20c3}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x03
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea8cb47a47374f50216663d39c58683d3a}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR}} = 0x04
, \newline
\mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630eadf8131952ee3a76a31f833fc70c9acc2}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+EOC}} = 0x05
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea2ef0a3c19e949a247549ac4274361e87}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+EOC\+\_\+\+REG}} = 0x15
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea6ef78197eb20289a8b664bdf83256fca}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+EOC\+\_\+\+INJ}} = 0x25
, \mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630ea39ef50d09363cf94db58782b8eb0b801}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+EOC\+\_\+\+INJ\+\_\+\+REG}} = 0x35
, \newline
\mbox{\hyperlink{group___a_d_c_ggafd66db22d830742b403c1f7f32d4630eaedb3b42980def95403baae66c3b5a0c9}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD}} = 0x06
 \}
\begin{DoxyCompactList}\small\item\em HAL State structures definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Start} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Stop} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Conversion} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Event} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADC\+\_\+\+Get\+Value} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Conv\+Cplt\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Conv\+Half\+Cplt\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Level\+Out\+Of\+Window\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
void {\bfseries HAL\+\_\+\+ADC\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Analog\+WDGConfig} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc, \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}} $\ast$Analog\+WDGConfig)
\item 
\mbox{\hyperlink{group___a_d_c_gafd66db22d830742b403c1f7f32d4630e}{HAL\+\_\+\+ADC\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+ADC\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+ADC\+\_\+\+Get\+Error} (\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} $\ast$hadc)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of ADC HAL extension module. 

Header file of ADC HAL module.

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+0\+RC2 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
14-\/May-\/2014
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2014 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 