#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Aug  4 14:18:43 2021
# Process ID: 32718
# Current directory: /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1
# Command line: vivado -log video_crop_bd_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source video_crop_bd_v_tpg_0_0.tcl
# Log file: /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/video_crop_bd_v_tpg_0_0.vds
# Journal file: /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source video_crop_bd_v_tpg_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andreas' on host 'Vostro-5880' (Linux_x86_64 version 5.4.0-80-generic) on Wed Aug 04 14:18:51 CST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/video_crop_bd_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/video_crop_bd_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 20ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 569.609 ; gain = 128.000 ; free physical = 1817 ; free virtual = 18614
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 569.609 ; gain = 128.000 ; free physical = 1816 ; free virtual = 18613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 569.609 ; gain = 128.000 ; free physical = 2406 ; free virtual = 19204
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:943: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 633.609 ; gain = 192.000 ; free physical = 2406 ; free virtual = 19208
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1008).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1134).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:965).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1558).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1443).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1541).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1101).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:882) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1009) in function 'tpgPatternTemporalRamp' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1136) in function 'tpgPatternRainbow' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:970) in function 'tpgPatternHorizontalRamp' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1583) in function 'tpgPatternDPColorSquare' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1457) in function 'tpgPatternDPColorRamp' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1545) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1107) in function 'tpgPatternColorBars' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:931) in function 'MultiPixStream2AXIvideo' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:933) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1443) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:834) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1131:46) to (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1179:5) in function 'tpgPatternRainbow'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1585:9) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1628:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1440:43) to (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1535:5) in function 'tpgPatternDPColorRamp'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1124:9) to (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1109:9) in function 'tpgPatternColorBars'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1124:9) to (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1128:5) in function 'tpgPatternColorBars'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1131)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 633.609 ; gain = 192.000 ; free physical = 3031 ; free virtual = 19835
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1012:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:967:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1568:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1451:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1547:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:180:53)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1017.609 ; gain = 576.000 ; free physical = 2696 ; free virtual = 19496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_stable' on port 'fid' changing to the default 'ap_vld' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	18	161	36	2	3	1.9	2	28	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.28 seconds; current allocated memory: 561.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 561.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	11	2	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 562.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 562.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	6	42	16	2.7	4	2.5	3	10	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 562.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 562.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	2	31	8	4	5	3.5	4	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 562.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 563.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 12	0	9	125	21	2.3	3	2.3	3	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 563.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 564.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	21	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 564.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 564.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1141)
   b  constant -21
   c  'mul' operation ('tmp_207_1_cast', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1155)
  DSP48 Expression: tmp10 = tmp_207_1_cast + -21 * tmp_195_1_cast_cast_s
WARNING: [SYN 201-303] Root Node tmp_207_1_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_176_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1139)
   b  constant -43
   c  'add' operation ('tmp8', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1154)
  DSP48 Expression: tmp_204_1 = tmp8 + -43 * tmp_191_1_cast5_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g_s', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1140)
   c  constant -32640
  DSP48 Expression: tmp8 = -32640 + -85 * tmp_193_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1141)
   b  constant 29
   c  'add' operation ('tmp_198_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp_199_1 = 29 * tmp_195_1_cast_cast_s + tmp_198_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g_s', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1140)
   c  'add' operation ('tmp_197_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp_198_1 = 150 * tmp_193_1_cast + tmp_197_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_176_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1139)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_197_1 = 4224 + 77 * tmp_191_1_cast5_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1141)
   b  constant -21
   c  'mul' operation ('tmp_207_cast', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1155)
  DSP48 Expression: tmp4 = tmp_207_cast + -21 * tmp_195_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_207_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1139)
   b  constant -43
   c  'add' operation ('tmp2', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1154)
  DSP48 Expression: tmp_60 = tmp2 + -43 * tmp_191_cast_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1140)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_193_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1141)
   b  constant 29
   c  'add' operation ('tmp_56', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp_57 = 29 * tmp_195_cast_cast_ca + tmp_198_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1140)
   c  'add' operation ('tmp_55', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp_56 = 150 * tmp_193_cast + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1139)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_55 = 4224 + 77 * tmp_191_cast_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation of DSP[150] ('tmp10', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1155)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_206_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1155)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation of DSP[64] ('tmp4', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1155)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_62', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1155)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 25	0	18	117	40	2.2	3	2.1	3	32	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 565.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 565.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 565.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 566.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 12	0	5	115	12	2.4	3	2	2	8	2
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 566.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 566.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 12	0	9	122	21	2.3	3	2.3	3	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 567.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 567.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 567.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 568.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1215) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr_1 = 221 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  wire read on port 'x'
   c  'add' operation ('tmp2', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1213)
  DSP48 Expression: tmp_28_1 = tmp2 + Zplate_Hor_Control_D_1 * x_read
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1215) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1209) to 'reg<int>'
   c  'add' operation ('tmp1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1213)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_27
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1195) with incoming values : ('zonePlateVAddr_load', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1204) ('tmp_5', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1204) ('tmp_2', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1195)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	3	60	6	2	2	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (17.751ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'tpgPatternZonePlate' consists of the following:
	'mul' operation of DSP[54] ('tmp_9', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1209) [45]  (3.36 ns)
	'add' operation of DSP[54] ('tmp1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1213) [54]  (3.02 ns)
	'add' operation of DSP[55] ('tmp_14', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1213) [55]  (3.02 ns)
	'add' operation ('tmp2', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1213) [72]  (2.08 ns)
	'add' operation of DSP[73] ('tmp_28_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1213) [73]  (3.02 ns)
	'getelementptr' operation ('tpgSinTableArray_add_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1215) [76]  (0 ns)
	'load' operation ('tpgSinTableArray_loa_1', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1215) on array 'tpgSinTableArray' [77]  (3.25 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 568.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 568.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1114) on static variable 'xBar_V_0'
   b  constant 2
   c  'partselect' operation ('barWidth.V', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1105)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_1_load', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1114) on static variable 'xBar_V_1'
   b  constant 2
   c  'partselect' operation ('barWidth.V', /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/src/v_tpg.cpp:1105)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	8	96	19	2.4	3	2.4	3	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 568.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 569.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	2	20	4	2	2	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 569.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 569.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	20	4	2	2	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 569.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 569.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	25	6	3	4	2.5	3	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 569.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 570.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	24	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 570.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 570.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	25	7	2.3	3	2	2	4	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 570.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 570.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	11	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 570.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 570.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	25	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 570.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 570.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	19	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 570.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 571.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	297	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 572.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 576.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 13	0	9	91	18	2	3	1.8	2	7	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 576.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 577.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	3	43	6	2	2	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 577.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 577.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	25	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 577.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 577.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	72	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 578.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 579.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 579.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 579.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	78	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 580.296 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 573.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	25	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 574.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 575.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 577.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 580.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 581.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 582.809 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 574.687 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 575.034 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_6s_8ns_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 576.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 579.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 580.408 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 581.429 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 581.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1s_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_16s_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9ns_20s_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 582.465 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xBar_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 583.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 585.344 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 585.766 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 586.225 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 586.720 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 587.156 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 587.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 587.915 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 588.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 592.274 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 593.023 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 593.611 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 593.948 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 595.184 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 595.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 596.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 599.645 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_0_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_1_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_2_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_3_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_4_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_5_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_0_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_1_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_2_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_3_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_4_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_5_V_U(video_crop_bd_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1033.613 ; gain = 592.004 ; free physical = 2964 ; free virtual = 19770
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix video_crop_bd_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix video_crop_bd_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix video_crop_bd_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 14:20:04 2021...
INFO: [HLS 200-112] Total elapsed time: 73.33 seconds; peak allocated memory: 599.645 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug  4 14:20:04 2021...
compile_c: Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1387.785 ; gain = 0.000 ; free physical = 3608 ; free virtual = 20385
Command: synth_design -top video_crop_bd_v_tpg_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1475.785 ; gain = 87.723 ; free physical = 3493 ; free virtual = 20273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/synth/video_crop_bd_v_tpg_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.v:349]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternRainbow' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:50]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:111]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:36]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:37]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:38]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:41]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:42]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:43]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom' (2#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi' (3#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi.v:111]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1_DSP48_0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1_DSP48_0' (4#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' (5#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1_DSP48_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1_DSP48_1' (6#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' (7#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1_DSP48_2' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1_DSP48_2' (8#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1' (9#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1_DSP48_3' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1_DSP48_3' (10#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1' (11#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_8ns_16s_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1_DSP48_4' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1_DSP48_4' (12#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1' (13#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_8ns_16s_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1_DSP48_5' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1_DSP48_5' (14#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1' (15#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_8ns_16s_16_1_1.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:934]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternRainbow' (16#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:56]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray_rom' (17#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray' (18#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom' (19#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s' (20#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom' (21#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2' (22#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom' (23#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' (24#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom' (25#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' (26#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom' (27#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' (28#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom' (29#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' (30#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom' (31#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' (32#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom' (33#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' (34#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom' (35#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' (36#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v_rom' (37#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' (38#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom' (39#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' (40#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom' (41#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' (42#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:1110]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu' (43#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray_rom' (44#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray' (45#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgCheckerBoardArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom' (46#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400' (47#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom' (48#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398' (49#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396_rom' (50#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396' (51#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray_rom' (53#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray' (54#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTartanColo_tpgTartanBarArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom' (56#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1' (57#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom' (58#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1' (59#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_reg_ap_uint_10_s' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_reg_ap_uint_10_s' (60#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray_rom' (62#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray' (63#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternZonePlate_tpgSinTableArray.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_reg_int_s' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_reg_int_s' (64#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1_DSP48_6' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1_DSP48_6' (65#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1' (66#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1_DSP48_7' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1_DSP48_7' (67#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1' (68#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1_DSP48_8' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1_DSP48_8' (69#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1' (70#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_16s_16s_16s_16_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1_DSP48_9' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1_DSP48_9' (71#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1' (72#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_9ns_20s_28_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternColorBars' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:657]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternColorBars' (74#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:232]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam' (75#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom' (76#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv' (77#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom' (79#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv' (80#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom' (82#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv' (83#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternHorizontal' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternHorizontal.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternHorizontal.v:119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternHorizontal.v:121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternHorizontal.v:125]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternHorizontal' (90#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternTemporalRa' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTemporalRa.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTemporalRa.v:36]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternTemporalRa' (91#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternTemporalRa.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi.v:36]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi' (92#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:24]
INFO: [Synth 8-3876] $readmem data file './video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom.dat' is read successfully [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom' (95#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2' (96#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2.v:55]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:109]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_reg_unsigned_short_s' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_reg_unsigned_short_s' (100#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:380]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:406]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:432]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:494]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi' (101#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_fifo_w8_d2_A' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_fifo_w8_d2_A_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_fifo_w8_d2_A_shiftReg' (102#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_fifo_w8_d2_A' (103#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0_shiftReg' (104#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0' (105#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_tpgForeground_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' (106#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0' (107#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_start_for_MultiPixStream2AXIvi_U0.v:45]
WARNING: [Synth 8-350] instance 'inst' of module 'video_crop_bd_v_tpg_0_0_v_tpg' requires 32 connections, but only 31 given [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/synth/video_crop_bd_v_tpg_0_0.v:161]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_v_tpg_0_0' (109#1) [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/synth/video_crop_bd_v_tpg_0_0.v:57]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2 has unconnected port reset
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1 has unconnected port reset
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1 has unconnected port reset
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[10]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[9]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[8]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[7]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[6]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[5]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[4]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[3]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[2]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port x[1]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPRBS has unconnected port color[0]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternVerticalHo has unconnected port y[15]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternVerticalHo has unconnected port y[14]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternVerticalHo has unconnected port y[13]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternVerticalHo has unconnected port y[12]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternVerticalHo has unconnected port y[11]
WARNING: [Synth 8-3331] design video_crop_bd_v_tpg_0_0_tpgPatternVerticalHo has unconnected port y[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.535 ; gain = 174.473 ; free physical = 3459 ; free virtual = 20240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.535 ; gain = 174.473 ; free physical = 3473 ; free virtual = 20254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1562.535 ; gain = 174.473 ; free physical = 3473 ; free virtual = 20254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/video_crop_bd_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/video_crop_bd_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/video_crop_bd_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/video_crop_bd_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.629 ; gain = 0.000 ; free physical = 3181 ; free virtual = 19959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1948.629 ; gain = 0.000 ; free physical = 3179 ; free virtual = 19958
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1948.629 ; gain = 0.000 ; free physical = 3179 ; free virtual = 19957
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1948.629 ; gain = 560.566 ; free physical = 3277 ; free virtual = 20056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1948.629 ; gain = 560.566 ; free physical = 3277 ; free virtual = 20056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1948.629 ; gain = 560.566 ; free physical = 3279 ; free virtual = 20058
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5546] ROM "tmp_fu_167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_1_fu_904_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_66_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_fu_568_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_80_fu_685_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_67_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_fu_568_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_80_fu_685_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_67_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_111_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_fu_476_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_105_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_112_fu_488_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_35_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_460_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_83_fu_365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_fu_371_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_fu_283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_162_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_96_fu_282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_95_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_97_fu_288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_160_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_146_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_132_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_73_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_73_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_73_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_24_fu_78_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_69_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_63_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_61_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_42_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_60_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_446_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_fu_80_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_video_strm_V_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1948.629 ; gain = 560.566 ; free physical = 3258 ; free virtual = 20038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_fu_167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_1_fu_904_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_80_fu_685_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_fu_568_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_67_fu_580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_111_fu_482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_112_fu_488_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_fu_476_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_105_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_35_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_460_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_77_fu_283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_365_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_fu_371_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_255/ap_return_int_reg_reg' and it is trimmed from '31' to '16' bits. [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_int_s.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_255/ap_return_int_reg' and it is trimmed from '31' to '16' bits. [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_int_s.v:40]
INFO: [Synth 8-5546] ROM "tmp_13_fu_261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_162_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_96_fu_282_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_97_fu_288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_95_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_146_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_160_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_73_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_73_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_67_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_73_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_24_fu_78_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_74_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_395/ap_return_reg' and it is trimmed from '16' to '13' bits. [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_401/ap_return_reg' and it is trimmed from '16' to '13' bits. [/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_v_tpg_0_0/hdl/verilog/video_crop_bd_v_tpg_0_0_reg_unsigned_short_s.v:58]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_667/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_753/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret4_tpgPatternVerticalRa_fu_778/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret3_tpgPatternHorizontal_fu_808/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_715/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_765/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[0]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[1]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[2]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_v_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[3]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[4]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[5]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[6]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q1_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_g404_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_5_V_9_reg_2193_reg[7]' (FDE) to 'inst/tpgBackground_U0/outpix_val_4_V_10_reg_2188_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q1_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_1_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_1_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q1_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_v_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_v_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_b_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_y399_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelRgb_r401_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_y_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelRgb_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_r402_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_y400_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelRgb_b406_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_y399_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelRgb_g403_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_y_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_y400_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelRgb_g_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_2_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_s_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_y_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_2_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_2173_reg[0]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_10_reg_2178_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_u_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_v_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_g_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_2_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_601_u_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_v_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_2173_reg[1]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_10_reg_2178_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_g_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_2_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_2173_reg[2]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_10_reg_2178_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_g_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelYuv_709_v_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_2173_reg[3]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_10_reg_2178_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_CEA_g_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/DPtpgBarSelRgb_VESA_2_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_607/tpgBarSelYuv_u397_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_2173_reg[4]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_10_reg_2178_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_687/tpgBarSelYuv_u_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/tpgBarSelYuv_u398_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_u398_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/outpix_val_1_V_10_reg_2173_reg[5]' (FDE) to 'inst/tpgBackground_U0/outpix_val_2_V_10_reg_2178_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/\grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/\blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_799/\blkYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/\grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/\tpgBarSelYuv_v396_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_570/\tpgBarSelYuv_v396_U/video_crop_bd_v_tpg_0_0_tpgPatternCheckerBoa_tpgBarSelYuv_v396_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/\ap_phi_reg_pp0_iter1_hHatch_3_reg_156_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_521/\DPtpgBarSelRgb_CEA_r_U/video_crop_bd_v_tpg_0_0_tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r_rom_U/q1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_546/whiYuv_2_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom_U/q1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_546/whiYuv_2_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgForeground_U0/\call_ret1_tpgPatternBox_fu_516/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_tpg_CTRL_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module video_crop_bd_v_tpg_0_0_v_tpg_CTRL_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_546/whiYuv_2_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_546/whiYuv_2_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHair_whiYuv_2_rom_U/q0_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1948.629 ; gain = 560.566 ; free physical = 3200 ; free virtual = 19989
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_2_0/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_2_1/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_2_2/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_2_3/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_2_4/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_Ui_2_5/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1958.613 ; gain = 570.551 ; free physical = 3030 ; free virtual = 19823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1972.613 ; gain = 584.551 ; free physical = 3015 ; free virtual = 19807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_726/grnYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidGreen_grnYuv_rom_U/q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/blkYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidWhite_fu_790/whiYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternCrossHatch_fu_644/whiYuv_1_U/video_crop_bd_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidRed_fu_735/redYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidRed_redYuv_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidBlue_fu_744/bluYuv_U/video_crop_bd_v_tpg_0_0_tpgPatternSolidBlue_bluYuv_rom_U/q0_reg[7] )
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_512/tpgSinTableArray_9bi_U/video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3010 ; free virtual = 19799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3010 ; free virtual = 19799
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3010 ; free virtual = 19799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3010 ; free virtual = 19798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3009 ; free virtual = 19798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3010 ; free virtual = 19799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3010 ; free virtual = 19799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   245|
|2     |DSP48E1   |     6|
|3     |DSP48E1_1 |     8|
|4     |DSP48E1_4 |     3|
|5     |DSP48E1_6 |     1|
|6     |DSP48E1_7 |     1|
|7     |DSP48E1_8 |     1|
|8     |LUT1      |   149|
|9     |LUT2      |   382|
|10    |LUT3      |   655|
|11    |LUT4      |   699|
|12    |LUT5      |   522|
|13    |LUT6      |  1858|
|14    |MUXF7     |   410|
|15    |MUXF8     |   166|
|16    |RAMB18E1  |     3|
|17    |SRL16E    |     7|
|18    |FDRE      |  1832|
|19    |FDSE      |   105|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.113 ; gain = 636.051 ; free physical = 3010 ; free virtual = 19799
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 191 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2024.113 ; gain = 249.957 ; free physical = 3074 ; free virtual = 19863
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2024.121 ; gain = 636.051 ; free physical = 3084 ; free virtual = 19873
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 844 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.129 ; gain = 0.000 ; free physical = 3021 ; free virtual = 19809
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
723 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2056.129 ; gain = 668.344 ; free physical = 3126 ; free virtual = 19915
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.129 ; gain = 0.000 ; free physical = 3126 ; free virtual = 19915
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/video_crop_bd_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP video_crop_bd_v_tpg_0_0, cache-ID = ca3f930b83be14b7
INFO: [Coretcl 2-1174] Renamed 157 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.141 ; gain = 0.000 ; free physical = 3120 ; free virtual = 19919
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andreas/workdir/figkey/HLS/repo/loop_repo/vivado/rgb2raw_sim/proj_1/proj_1.runs/video_crop_bd_v_tpg_0_0_synth_1/video_crop_bd_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_crop_bd_v_tpg_0_0_utilization_synth.rpt -pb video_crop_bd_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 14:20:47 2021...
