{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 16:18:46 2022 " "Info: Processing started: Thu Jun 09 16:18:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM_mem -c RAM_mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_mem -c RAM_mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } } { "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register mem0\[91\]\[0\] register dbus_out\[0\]~reg0 134.19 MHz 7.452 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 134.19 MHz between source register \"mem0\[91\]\[0\]\" and destination register \"dbus_out\[0\]~reg0\" (period= 7.452 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.231 ns + Longest register register " "Info: + Longest register to register delay is 7.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem0\[91\]\[0\] 1 REG LCFF_X42_Y21_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y21_N1; Fanout = 1; REG Node = 'mem0\[91\]\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem0[91][0] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.420 ns) 0.927 ns dbus_out\[0\]~17 2 COMB LCCOMB_X41_Y21_N8 1 " "Info: 2: + IC(0.507 ns) + CELL(0.420 ns) = 0.927 ns; Loc. = LCCOMB_X41_Y21_N8; Fanout = 1; COMB Node = 'dbus_out\[0\]~17'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { mem0[91][0] dbus_out[0]~17 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.419 ns) 1.587 ns dbus_out\[0\]~18 3 COMB LCCOMB_X41_Y21_N10 1 " "Info: 3: + IC(0.241 ns) + CELL(0.419 ns) = 1.587 ns; Loc. = LCCOMB_X41_Y21_N10; Fanout = 1; COMB Node = 'dbus_out\[0\]~18'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { dbus_out[0]~17 dbus_out[0]~18 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.275 ns) 3.185 ns dbus_out\[0\]~21 4 COMB LCCOMB_X33_Y24_N26 1 " "Info: 4: + IC(1.323 ns) + CELL(0.275 ns) = 3.185 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 1; COMB Node = 'dbus_out\[0\]~21'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { dbus_out[0]~18 dbus_out[0]~21 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 4.229 ns dbus_out\[0\]~22 5 COMB LCCOMB_X32_Y22_N0 1 " "Info: 5: + IC(0.894 ns) + CELL(0.150 ns) = 4.229 ns; Loc. = LCCOMB_X32_Y22_N0; Fanout = 1; COMB Node = 'dbus_out\[0\]~22'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { dbus_out[0]~21 dbus_out[0]~22 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.150 ns) 5.423 ns dbus_out\[0\]~29 6 COMB LCCOMB_X31_Y19_N8 1 " "Info: 6: + IC(1.044 ns) + CELL(0.150 ns) = 5.423 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 1; COMB Node = 'dbus_out\[0\]~29'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { dbus_out[0]~22 dbus_out[0]~29 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 6.087 ns dbus_out\[0\]~36 7 COMB LCCOMB_X31_Y19_N2 1 " "Info: 7: + IC(0.248 ns) + CELL(0.416 ns) = 6.087 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 1; COMB Node = 'dbus_out\[0\]~36'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { dbus_out[0]~29 dbus_out[0]~36 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.150 ns) 7.147 ns dbus_out\[0\]~140 8 COMB LCCOMB_X36_Y19_N0 1 " "Info: 8: + IC(0.910 ns) + CELL(0.150 ns) = 7.147 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 1; COMB Node = 'dbus_out\[0\]~140'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { dbus_out[0]~36 dbus_out[0]~140 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.231 ns dbus_out\[0\]~reg0 9 REG LCFF_X36_Y19_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.231 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dbus_out[0]~140 dbus_out[0]~reg0 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 28.54 % ) " "Info: Total cell delay = 2.064 ns ( 28.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.167 ns ( 71.46 % ) " "Info: Total interconnect delay = 5.167 ns ( 71.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.231 ns" { mem0[91][0] dbus_out[0]~17 dbus_out[0]~18 dbus_out[0]~21 dbus_out[0]~22 dbus_out[0]~29 dbus_out[0]~36 dbus_out[0]~140 dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.231 ns" { mem0[91][0] {} dbus_out[0]~17 {} dbus_out[0]~18 {} dbus_out[0]~21 {} dbus_out[0]~22 {} dbus_out[0]~29 {} dbus_out[0]~36 {} dbus_out[0]~140 {} dbus_out[0]~reg0 {} } { 0.000ns 0.507ns 0.241ns 1.323ns 0.894ns 1.044ns 0.248ns 0.910ns 0.000ns } { 0.000ns 0.420ns 0.419ns 0.275ns 0.150ns 0.150ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 1264 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1264; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns dbus_out\[0\]~reg0 3 REG LCFF_X36_Y19_N1 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.678 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 1264 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1264; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns mem0\[91\]\[0\] 3 REG LCFF_X42_Y21_N1 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X42_Y21_N1; Fanout = 1; REG Node = 'mem0\[91\]\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { clk_in~clkctrl mem0[91][0] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk_in clk_in~clkctrl mem0[91][0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0[91][0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk_in clk_in~clkctrl mem0[91][0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0[91][0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.231 ns" { mem0[91][0] dbus_out[0]~17 dbus_out[0]~18 dbus_out[0]~21 dbus_out[0]~22 dbus_out[0]~29 dbus_out[0]~36 dbus_out[0]~140 dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.231 ns" { mem0[91][0] {} dbus_out[0]~17 {} dbus_out[0]~18 {} dbus_out[0]~21 {} dbus_out[0]~22 {} dbus_out[0]~29 {} dbus_out[0]~36 {} dbus_out[0]~140 {} dbus_out[0]~reg0 {} } { 0.000ns 0.507ns 0.241ns 1.323ns 0.894ns 1.044ns 0.248ns 0.910ns 0.000ns } { 0.000ns 0.420ns 0.419ns 0.275ns 0.150ns 0.150ns 0.416ns 0.150ns 0.084ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { clk_in clk_in~clkctrl mem0[91][0] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0[91][0] {} } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dbus_out\[0\]~reg0 abus_in\[6\] clk_in 13.599 ns register " "Info: tsu for register \"dbus_out\[0\]~reg0\" (data pin = \"abus_in\[6\]\", clock pin = \"clk_in\") is 13.599 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.306 ns + Longest pin register " "Info: + Longest pin to register delay is 16.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[6\] 1 PIN PIN_G10 74 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G10; Fanout = 74; PIN Node = 'abus_in\[6\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.845 ns) + CELL(0.438 ns) 7.113 ns dbus_out\[0\]~9 2 COMB LCCOMB_X38_Y21_N10 304 " "Info: 2: + IC(5.845 ns) + CELL(0.438 ns) = 7.113 ns; Loc. = LCCOMB_X38_Y21_N10; Fanout = 304; COMB Node = 'dbus_out\[0\]~9'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.283 ns" { abus_in[6] dbus_out[0]~9 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(0.437 ns) 10.472 ns dbus_out\[0\]~23 3 COMB LCCOMB_X24_Y23_N2 1 " "Info: 3: + IC(2.922 ns) + CELL(0.437 ns) = 10.472 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 1; COMB Node = 'dbus_out\[0\]~23'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { dbus_out[0]~9 dbus_out[0]~23 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 10.862 ns dbus_out\[0\]~24 4 COMB LCCOMB_X24_Y23_N0 1 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 10.862 ns; Loc. = LCCOMB_X24_Y23_N0; Fanout = 1; COMB Node = 'dbus_out\[0\]~24'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { dbus_out[0]~23 dbus_out[0]~24 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.275 ns) 12.290 ns dbus_out\[0\]~27 5 COMB LCCOMB_X33_Y24_N4 1 " "Info: 5: + IC(1.153 ns) + CELL(0.275 ns) = 12.290 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 1; COMB Node = 'dbus_out\[0\]~27'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { dbus_out[0]~24 dbus_out[0]~27 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.150 ns) 13.444 ns dbus_out\[0\]~28 6 COMB LCCOMB_X30_Y22_N8 1 " "Info: 6: + IC(1.004 ns) + CELL(0.150 ns) = 13.444 ns; Loc. = LCCOMB_X30_Y22_N8; Fanout = 1; COMB Node = 'dbus_out\[0\]~28'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { dbus_out[0]~27 dbus_out[0]~28 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.275 ns) 14.498 ns dbus_out\[0\]~29 7 COMB LCCOMB_X31_Y19_N8 1 " "Info: 7: + IC(0.779 ns) + CELL(0.275 ns) = 14.498 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 1; COMB Node = 'dbus_out\[0\]~29'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { dbus_out[0]~28 dbus_out[0]~29 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 15.162 ns dbus_out\[0\]~36 8 COMB LCCOMB_X31_Y19_N2 1 " "Info: 8: + IC(0.248 ns) + CELL(0.416 ns) = 15.162 ns; Loc. = LCCOMB_X31_Y19_N2; Fanout = 1; COMB Node = 'dbus_out\[0\]~36'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { dbus_out[0]~29 dbus_out[0]~36 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.150 ns) 16.222 ns dbus_out\[0\]~140 9 COMB LCCOMB_X36_Y19_N0 1 " "Info: 9: + IC(0.910 ns) + CELL(0.150 ns) = 16.222 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 1; COMB Node = 'dbus_out\[0\]~140'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { dbus_out[0]~36 dbus_out[0]~140 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 16.306 ns dbus_out\[0\]~reg0 10 REG LCFF_X36_Y19_N1 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 16.306 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dbus_out[0]~140 dbus_out[0]~reg0 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.205 ns ( 19.66 % ) " "Info: Total cell delay = 3.205 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.101 ns ( 80.34 % ) " "Info: Total interconnect delay = 13.101 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.306 ns" { abus_in[6] dbus_out[0]~9 dbus_out[0]~23 dbus_out[0]~24 dbus_out[0]~27 dbus_out[0]~28 dbus_out[0]~29 dbus_out[0]~36 dbus_out[0]~140 dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.306 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out[0]~9 {} dbus_out[0]~23 {} dbus_out[0]~24 {} dbus_out[0]~27 {} dbus_out[0]~28 {} dbus_out[0]~29 {} dbus_out[0]~36 {} dbus_out[0]~140 {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 5.845ns 2.922ns 0.240ns 1.153ns 1.004ns 0.779ns 0.248ns 0.910ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.437ns 0.150ns 0.275ns 0.150ns 0.275ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 1264 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1264; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns dbus_out\[0\]~reg0 3 REG LCFF_X36_Y19_N1 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.306 ns" { abus_in[6] dbus_out[0]~9 dbus_out[0]~23 dbus_out[0]~24 dbus_out[0]~27 dbus_out[0]~28 dbus_out[0]~29 dbus_out[0]~36 dbus_out[0]~140 dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.306 ns" { abus_in[6] {} abus_in[6]~combout {} dbus_out[0]~9 {} dbus_out[0]~23 {} dbus_out[0]~24 {} dbus_out[0]~27 {} dbus_out[0]~28 {} dbus_out[0]~29 {} dbus_out[0]~36 {} dbus_out[0]~140 {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 5.845ns 2.922ns 0.240ns 1.153ns 1.004ns 0.779ns 0.248ns 0.910ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.437ns 0.150ns 0.275ns 0.150ns 0.275ns 0.416ns 0.150ns 0.084ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[2\] dbus_out\[2\]~en 8.685 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[2\]\" through register \"dbus_out\[2\]~en\" is 8.685 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.689 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 1264 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1264; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns dbus_out\[2\]~en 3 REG LCFF_X27_Y22_N21 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X27_Y22_N21; Fanout = 1; REG Node = 'dbus_out\[2\]~en'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_in~clkctrl dbus_out[2]~en } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl dbus_out[2]~en } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[2]~en {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.746 ns + Longest register pin " "Info: + Longest register to pin delay is 5.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus_out\[2\]~en 1 REG LCFF_X27_Y22_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N21; Fanout = 1; REG Node = 'dbus_out\[2\]~en'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[2]~en } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.084 ns) + CELL(2.662 ns) 5.746 ns dbus_out\[2\] 2 PIN PIN_L23 0 " "Info: 2: + IC(3.084 ns) + CELL(2.662 ns) = 5.746 ns; Loc. = PIN_L23; Fanout = 0; PIN Node = 'dbus_out\[2\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { dbus_out[2]~en dbus_out[2] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 46.33 % ) " "Info: Total cell delay = 2.662 ns ( 46.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.084 ns ( 53.67 % ) " "Info: Total interconnect delay = 3.084 ns ( 53.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { dbus_out[2]~en dbus_out[2] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { dbus_out[2]~en {} dbus_out[2] {} } { 0.000ns 3.084ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl dbus_out[2]~en } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[2]~en {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { dbus_out[2]~en dbus_out[2] } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { dbus_out[2]~en {} dbus_out[2] {} } { 0.000ns 3.084ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dbus_out\[0\]~reg0 rd_en clk_in -1.944 ns register " "Info: th for register \"dbus_out\[0\]~reg0\" (data pin = \"rd_en\", clock pin = \"clk_in\") is -1.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 1264 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1264; COMB Node = 'clk_in~clkctrl'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns dbus_out\[0\]~reg0 3 REG LCFF_X36_Y19_N1 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.881 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rd_en 1 PIN PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; PIN Node = 'rd_en'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.275 ns) 3.154 ns dbus_out\[0\]~142 2 COMB LCCOMB_X36_Y25_N18 16 " "Info: 2: + IC(1.880 ns) + CELL(0.275 ns) = 3.154 ns; Loc. = LCCOMB_X36_Y25_N18; Fanout = 16; COMB Node = 'dbus_out\[0\]~142'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { rd_en dbus_out[0]~142 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.660 ns) 4.881 ns dbus_out\[0\]~reg0 3 REG LCFF_X36_Y19_N1 1 " "Info: 3: + IC(1.067 ns) + CELL(0.660 ns) = 4.881 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { dbus_out[0]~142 dbus_out[0]~reg0 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/RAM_Mem/RAM_mem.vhd" 74 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 39.62 % ) " "Info: Total cell delay = 1.934 ns ( 39.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.947 ns ( 60.38 % ) " "Info: Total interconnect delay = 2.947 ns ( 60.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { rd_en dbus_out[0]~142 dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { rd_en {} rd_en~combout {} dbus_out[0]~142 {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 1.880ns 1.067ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { rd_en dbus_out[0]~142 dbus_out[0]~reg0 } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { rd_en {} rd_en~combout {} dbus_out[0]~142 {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 1.880ns 1.067ns } { 0.000ns 0.999ns 0.275ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 16:18:47 2022 " "Info: Processing ended: Thu Jun 09 16:18:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
