{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673333017297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673333017297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 00:43:37 2023 " "Processing started: Tue Jan 10 00:43:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673333017297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333017297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333017297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673333017890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673333017890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga-controlador_vga_bhv " "Found design unit 1: controlador_vga-controlador_vga_bhv" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036212 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333036212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcador_dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marcador_dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marcador_dss-marcador_dss_bhv " "Found design unit 1: marcador_dss-marcador_dss_bhv" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/marcador_dss.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036214 ""} { "Info" "ISGN_ENTITY_NAME" "1 marcador_dss " "Found entity 1: marcador_dss" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/marcador_dss.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333036214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imprime_pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imprime_pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imprime_pantalla-imprime_pantalla_bhv " "Found design unit 1: imprime_pantalla-imprime_pantalla_bhv" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036218 ""} { "Info" "ISGN_ENTITY_NAME" "1 imprime_pantalla " "Found entity 1: imprime_pantalla" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333036218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frec-divisor_frec_bhv " "Found design unit 1: divisor_frec-divisor_frec_bhv" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036220 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frec " "Found entity 1: divisor_frec" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333036220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pingpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINGPONG-PINGPONG_bhv " "Found design unit 1: PINGPONG-PINGPONG_bhv" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036223 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINGPONG " "Found entity 1: PINGPONG" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673333036223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333036223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pingpong " "Elaborating entity \"pingpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673333036271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:U0 " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:U0\"" {  } { { "pingpong.vhd" "U0" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673333036273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:u1 " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:u1\"" {  } { { "pingpong.vhd" "u1" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673333036275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imprime_pantalla imprime_pantalla:u2 " "Elaborating entity \"imprime_pantalla\" for hierarchy \"imprime_pantalla:u2\"" {  } { { "pingpong.vhd" "u2" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673333036277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(97) " "VHDL Process Statement warning at imprime_pantalla.vhd(97): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673333036279 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(113) " "VHDL Process Statement warning at imprime_pantalla.vhd(113): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673333036279 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(438) " "VHDL Process Statement warning at imprime_pantalla.vhd(438): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673333036283 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(439) " "VHDL Process Statement warning at imprime_pantalla.vhd(439): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673333036283 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(440) " "VHDL Process Statement warning at imprime_pantalla.vhd(440): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673333036283 "|pingpong|imprime_pantalla:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(441) " "VHDL Process Statement warning at imprime_pantalla.vhd(441): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673333036283 "|pingpong|imprime_pantalla:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:u3 " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:u3\"" {  } { { "pingpong.vhd" "u3" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673333036336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:u5 " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:u5\"" {  } { { "pingpong.vhd" "u5" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673333036341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marcador_dss marcador_dss:u4 " "Elaborating entity \"marcador_dss\" for hierarchy \"marcador_dss:u4\"" {  } { { "pingpong.vhd" "u4" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673333036343 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1673333037335 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1673333037335 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:u2\|Direccion_pelota\[1\] imprime_pantalla:u2\|Direccion_pelota\[1\]~_emulated imprime_pantalla:u2\|Direccion_pelota\[1\]~1 " "Register \"imprime_pantalla:u2\|Direccion_pelota\[1\]\" is converted into an equivalent circuit using register \"imprime_pantalla:u2\|Direccion_pelota\[1\]~_emulated\" and latch \"imprime_pantalla:u2\|Direccion_pelota\[1\]~1\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673333037336 "|PINGPONG|imprime_pantalla:u2|Direccion_pelota[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:u2\|Direccion_pelota\[0\] imprime_pantalla:u2\|Direccion_pelota\[0\]~_emulated imprime_pantalla:u2\|Direccion_pelota\[0\]~5 " "Register \"imprime_pantalla:u2\|Direccion_pelota\[0\]\" is converted into an equivalent circuit using register \"imprime_pantalla:u2\|Direccion_pelota\[0\]~_emulated\" and latch \"imprime_pantalla:u2\|Direccion_pelota\[0\]~5\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673333037336 "|PINGPONG|imprime_pantalla:u2|Direccion_pelota[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:u2\|Direccion_pelota\[2\] imprime_pantalla:u2\|Direccion_pelota\[2\]~_emulated imprime_pantalla:u2\|Direccion_pelota\[2\]~9 " "Register \"imprime_pantalla:u2\|Direccion_pelota\[2\]\" is converted into an equivalent circuit using register \"imprime_pantalla:u2\|Direccion_pelota\[2\]~_emulated\" and latch \"imprime_pantalla:u2\|Direccion_pelota\[2\]~9\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1673333037336 "|PINGPONG|imprime_pantalla:u2|Direccion_pelota[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1673333037336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "separador1_marcador GND " "Pin \"separador1_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673333037743 "|PINGPONG|separador1_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "separador2_marcador GND " "Pin \"separador2_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673333037743 "|PINGPONG|separador2_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673333037743 "|PINGPONG|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673333037743 "|PINGPONG|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673333037743 "|PINGPONG|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673333037743 "|PINGPONG|B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673333037743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673333037880 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[7\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[6\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[5\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta1\[4\] High " "Register imprime_pantalla:u2\|coord_y_raqueta1\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_x_raqueta1\[1\] High " "Register imprime_pantalla:u2\|coord_x_raqueta1\[1\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[7\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[6\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[5\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|coord_y_raqueta2\[4\] High " "Register imprime_pantalla:u2\|coord_y_raqueta2\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 135 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_x_pelota\[8\] High " "Register imprime_pantalla:u2\|Coord_x_pelota\[8\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_x_pelota\[6\] High " "Register imprime_pantalla:u2\|Coord_x_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[7\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[6\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[5\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:u2\|Coord_y_pelota\[4\] High " "Register imprime_pantalla:u2\|Coord_y_pelota\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1673333038030 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1673333038030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673333039097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673333039097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "838 " "Implemented 838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673333039227 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673333039227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "803 " "Implemented 803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673333039227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673333039227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673333039264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 00:43:59 2023 " "Processing ended: Tue Jan 10 00:43:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673333039264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673333039264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673333039264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673333039264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673333040833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673333040834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 00:44:00 2023 " "Processing started: Tue Jan 10 00:44:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673333040834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673333040834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673333040834 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673333040999 ""}
{ "Info" "0" "" "Project  = pingpong" {  } {  } 0 0 "Project  = pingpong" 0 0 "Fitter" 0 0 1673333040999 ""}
{ "Info" "0" "" "Revision = pingpong" {  } {  } 0 0 "Revision = pingpong" 0 0 "Fitter" 0 0 1673333041000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673333041140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673333041140 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pingpong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pingpong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673333041160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673333041218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673333041218 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673333041698 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673333041709 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673333041919 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673333041919 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673333041924 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673333041924 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673333041925 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673333041925 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673333041925 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673333041925 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673333041926 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1673333042985 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673333042986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673333042987 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[1\]~2\|combout " "Node \"u2\|Direccion_pelota\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|datab " "Node \"u2\|Direccion_pelota~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|combout " "Node \"u2\|Direccion_pelota~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[0\]~6\|datad " "Node \"u2\|Direccion_pelota\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[0\]~6\|combout " "Node \"u2\|Direccion_pelota\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|dataa " "Node \"u2\|Direccion_pelota~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|dataa " "Node \"u2\|Direccion_pelota~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|combout " "Node \"u2\|Direccion_pelota~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[2\]~10\|datad " "Node \"u2\|Direccion_pelota\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[2\]~10\|combout " "Node \"u2\|Direccion_pelota\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|datac " "Node \"u2\|Direccion_pelota~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|datab " "Node \"u2\|Direccion_pelota~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|combout " "Node \"u2\|Direccion_pelota~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[1\]~2\|datad " "Node \"u2\|Direccion_pelota\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|datac " "Node \"u2\|Direccion_pelota~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|datad " "Node \"u2\|Direccion_pelota~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|dataa " "Node \"u2\|Direccion_pelota~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|datad " "Node \"u2\|Direccion_pelota~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333042992 ""}  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } } { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673333042992 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673333042999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673333043000 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673333043001 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673333043067 ""}  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673333043067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_frec:U0\|temporal  " "Automatically promoted node divisor_frec:U0\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673333043067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:u2\|estado " "Destination node imprime_pantalla:u2\|estado" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 353 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_frec:U0\|temporal~0 " "Destination node divisor_frec:U0\|temporal~0" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673333043067 ""}  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673333043067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_frec:u5\|temporal  " "Automatically promoted node divisor_frec:u5\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673333043067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_frec:u5\|temporal~0 " "Destination node divisor_frec:u5\|temporal~0" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673333043067 ""}  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673333043067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlador_vga:u1\|Hsync  " "Automatically promoted node controlador_vga:u1\|Hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673333043067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlador_vga:u1\|Hsync~2 " "Destination node controlador_vga:u1\|Hsync~2" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:u2\|contador_columnas\[9\]~23 " "Destination node imprime_pantalla:u2\|contador_columnas\[9\]~23" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Hsync~output " "Destination node Hsync~output" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/pingpong.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673333043067 ""}  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/controlador_vga.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673333043067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor_frec:u3\|temporal  " "Automatically promoted node divisor_frec:u3\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673333043068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor_frec:u3\|temporal~0 " "Destination node divisor_frec:u3\|temporal~0" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673333043068 ""}  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/divisor_frec.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673333043068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "imprime_pantalla:u2\|process_2~0  " "Automatically promoted node imprime_pantalla:u2\|process_2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673333043068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:u2\|Direccion_pelota\[1\]~2 " "Destination node imprime_pantalla:u2\|Direccion_pelota\[1\]~2" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:u2\|Direccion_pelota\[0\]~6 " "Destination node imprime_pantalla:u2\|Direccion_pelota\[0\]~6" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imprime_pantalla:u2\|Direccion_pelota\[2\]~10 " "Destination node imprime_pantalla:u2\|Direccion_pelota\[2\]~10" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673333043068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673333043068 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673333043068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673333043674 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673333043674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673333043675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673333043676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673333043678 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673333043679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673333043679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673333043680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673333043681 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673333043682 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673333043682 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673333043841 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673333043855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673333046712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673333046978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673333047009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673333050338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673333050338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673333051090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673333053514 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673333053514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673333055400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673333055400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673333055403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.31 " "Total time spent on timing analysis during the Fitter is 1.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673333055663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673333055677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673333056587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673333056588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673333058044 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673333059461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/output_files/pingpong.fit.smsg " "Generated suppressed messages file C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/output_files/pingpong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673333059968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5387 " "Peak virtual memory: 5387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673333060673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 00:44:20 2023 " "Processing ended: Tue Jan 10 00:44:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673333060673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673333060673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673333060673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673333060673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673333061941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673333061942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 00:44:21 2023 " "Processing started: Tue Jan 10 00:44:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673333061942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673333061942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673333061942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1673333062382 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673333064618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673333064791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673333065973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 00:44:25 2023 " "Processing ended: Tue Jan 10 00:44:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673333065973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673333065973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673333065973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673333065973 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673333066626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673333067451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673333067452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 00:44:27 2023 " "Processing started: Tue Jan 10 00:44:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673333067452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673333067452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pingpong -c pingpong " "Command: quartus_sta pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673333067452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673333067628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1673333067898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1673333067898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333067949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333067949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1673333068276 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pingpong.sdc " "Synopsys Design Constraints File file not found: 'pingpong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1673333068330 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333068330 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frec:U0\|temporal divisor_frec:U0\|temporal " "create_clock -period 1.000 -name divisor_frec:U0\|temporal divisor_frec:U0\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673333068336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frec:u5\|temporal divisor_frec:u5\|temporal " "create_clock -period 1.000 -name divisor_frec:u5\|temporal divisor_frec:u5\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673333068336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name encendido encendido " "create_clock -period 1.000 -name encendido encendido" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673333068336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673333068336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frec:u3\|temporal divisor_frec:u3\|temporal " "create_clock -period 1.000 -name divisor_frec:u3\|temporal divisor_frec:u3\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673333068336 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_vga:u1\|Hsync controlador_vga:u1\|Hsync " "create_clock -period 1.000 -name controlador_vga:u1\|Hsync controlador_vga:u1\|Hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673333068336 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673333068336 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[1\]~2\|combout " "Node \"u2\|Direccion_pelota\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|datac " "Node \"u2\|Direccion_pelota~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|combout " "Node \"u2\|Direccion_pelota~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[2\]~10\|datab " "Node \"u2\|Direccion_pelota\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[2\]~10\|combout " "Node \"u2\|Direccion_pelota\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|datab " "Node \"u2\|Direccion_pelota~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|combout " "Node \"u2\|Direccion_pelota~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[0\]~6\|dataa " "Node \"u2\|Direccion_pelota\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[0\]~6\|combout " "Node \"u2\|Direccion_pelota\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|datac " "Node \"u2\|Direccion_pelota~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|datab " "Node \"u2\|Direccion_pelota~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|combout " "Node \"u2\|Direccion_pelota~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota\[1\]~2\|datab " "Node \"u2\|Direccion_pelota\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|datab " "Node \"u2\|Direccion_pelota~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~72\|dataa " "Node \"u2\|Direccion_pelota~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|datac " "Node \"u2\|Direccion_pelota~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~60\|datad " "Node \"u2\|Direccion_pelota~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""} { "Warning" "WSTA_SCC_NODE" "u2\|Direccion_pelota~65\|datad " "Node \"u2\|Direccion_pelota~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673333068339 ""}  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 194 -1 0 } } { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2023-1/LabDDM/repoVHDL/VHDL/vgaPingpong/imprime_pantalla.vhd" 83 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1673333068339 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1673333068345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673333068347 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673333068348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673333068361 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1673333068375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673333068383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.406 " "Worst-case setup slack is -11.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.406            -207.217 divisor_frec:u5\|temporal  " "  -11.406            -207.217 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.602             -25.370 encendido  " "   -8.602             -25.370 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.326            -325.506 divisor_frec:U0\|temporal  " "   -5.326            -325.506 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.126             -62.998 clk  " "   -4.126             -62.998 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.084             -27.926 controlador_vga:u1\|Hsync  " "   -3.084             -27.926 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.414             -42.639 divisor_frec:u3\|temporal  " "   -2.414             -42.639 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333068387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 divisor_frec:U0\|temporal  " "    0.348               0.000 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 controlador_vga:u1\|Hsync  " "    0.349               0.000 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 divisor_frec:u5\|temporal  " "    0.629               0.000 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clk  " "    0.638               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 divisor_frec:u3\|temporal  " "    1.005               0.000 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.874               0.000 encendido  " "    1.874               0.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333068399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.755 " "Worst-case recovery slack is -2.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.755             -57.506 divisor_frec:u5\|temporal  " "   -2.755             -57.506 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628             -51.715 divisor_frec:u3\|temporal  " "   -2.628             -51.715 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.619             -47.825 controlador_vga:u1\|Hsync  " "   -2.619             -47.825 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.591             -92.117 clk  " "   -2.591             -92.117 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.391            -196.813 divisor_frec:U0\|temporal  " "   -2.391            -196.813 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333068407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.357 " "Worst-case removal slack is 1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 divisor_frec:U0\|temporal  " "    1.357               0.000 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.923               0.000 controlador_vga:u1\|Hsync  " "    1.923               0.000 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.044               0.000 divisor_frec:u5\|temporal  " "    2.044               0.000 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.310               0.000 divisor_frec:u3\|temporal  " "    2.310               0.000 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.349               0.000 clk  " "    2.349               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333068416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 encendido  " "   -3.000              -3.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -122.061 divisor_frec:U0\|temporal  " "   -1.403            -122.061 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 divisor_frec:u5\|temporal  " "   -1.403             -32.269 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 controlador_vga:u1\|Hsync  " "   -1.403             -29.463 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 divisor_frec:u3\|temporal  " "   -1.403             -28.060 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333068425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333068425 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673333068538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673333068567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673333069916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673333070070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673333070093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.523 " "Worst-case setup slack is -10.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.523            -191.817 divisor_frec:u5\|temporal  " "  -10.523            -191.817 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.942             -23.501 encendido  " "   -7.942             -23.501 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.853            -293.947 divisor_frec:U0\|temporal  " "   -4.853            -293.947 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.769             -54.576 clk  " "   -3.769             -54.576 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.731             -23.617 controlador_vga:u1\|Hsync  " "   -2.731             -23.617 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143             -37.355 divisor_frec:u3\|temporal  " "   -2.143             -37.355 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 controlador_vga:u1\|Hsync  " "    0.312               0.000 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 divisor_frec:U0\|temporal  " "    0.312               0.000 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 divisor_frec:u5\|temporal  " "    0.563               0.000 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 clk  " "    0.588               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.929               0.000 divisor_frec:u3\|temporal  " "    0.929               0.000 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.643               0.000 encendido  " "    1.643               0.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.501 " "Worst-case recovery slack is -2.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.501             -52.178 divisor_frec:u5\|temporal  " "   -2.501             -52.178 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293             -45.314 divisor_frec:u3\|temporal  " "   -2.293             -45.314 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292             -42.680 controlador_vga:u1\|Hsync  " "   -2.292             -42.680 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288             -80.985 clk  " "   -2.288             -80.985 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128            -175.578 divisor_frec:U0\|temporal  " "   -2.128            -175.578 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.240 " "Worst-case removal slack is 1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240               0.000 divisor_frec:U0\|temporal  " "    1.240               0.000 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.837               0.000 controlador_vga:u1\|Hsync  " "    1.837               0.000 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.865               0.000 divisor_frec:u5\|temporal  " "    1.865               0.000 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.265               0.000 divisor_frec:u3\|temporal  " "    2.265               0.000 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.298               0.000 clk  " "    2.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.508 clk  " "   -3.000             -53.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 encendido  " "   -3.000              -3.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -122.061 divisor_frec:U0\|temporal  " "   -1.403            -122.061 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -32.269 divisor_frec:u5\|temporal  " "   -1.403             -32.269 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 controlador_vga:u1\|Hsync  " "   -1.403             -29.463 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 divisor_frec:u3\|temporal  " "   -1.403             -28.060 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070137 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673333070161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673333070399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673333070406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.672 " "Worst-case setup slack is -4.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.672             -84.153 divisor_frec:u5\|temporal  " "   -4.672             -84.153 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.664             -10.795 encendido  " "   -3.664             -10.795 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727             -90.405 divisor_frec:U0\|temporal  " "   -1.727             -90.405 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350              -8.378 clk  " "   -1.350              -8.378 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060              -2.755 controlador_vga:u1\|Hsync  " "   -1.060              -2.755 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431              -5.975 divisor_frec:u3\|temporal  " "   -0.431              -5.975 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 controlador_vga:u1\|Hsync  " "    0.152               0.000 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 divisor_frec:U0\|temporal  " "    0.152               0.000 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 divisor_frec:u5\|temporal  " "    0.237               0.000 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 divisor_frec:u3\|temporal  " "    0.395               0.000 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 encendido  " "    0.791               0.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.275 " "Worst-case recovery slack is -1.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.275             -25.158 divisor_frec:u3\|temporal  " "   -1.275             -25.158 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223             -20.291 controlador_vga:u1\|Hsync  " "   -1.223             -20.291 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215             -25.446 divisor_frec:u5\|temporal  " "   -1.215             -25.446 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191             -42.186 clk  " "   -1.191             -42.186 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119             -89.683 divisor_frec:U0\|temporal  " "   -1.119             -89.683 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.515 " "Worst-case removal slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 divisor_frec:U0\|temporal  " "    0.515               0.000 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 controlador_vga:u1\|Hsync  " "    0.618               0.000 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 clk  " "    0.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 divisor_frec:u3\|temporal  " "    0.783               0.000 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 divisor_frec:u5\|temporal  " "    0.836               0.000 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.170 clk  " "   -3.000             -40.170 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 encendido  " "   -3.000              -3.000 encendido " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -87.000 divisor_frec:U0\|temporal  " "   -1.000             -87.000 divisor_frec:U0\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 divisor_frec:u5\|temporal  " "   -1.000             -23.000 divisor_frec:u5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 controlador_vga:u1\|Hsync  " "   -1.000             -21.000 controlador_vga:u1\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 divisor_frec:u3\|temporal  " "   -1.000             -20.000 divisor_frec:u3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673333070455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673333070455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673333071574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673333071576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673333071672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 00:44:31 2023 " "Processing ended: Tue Jan 10 00:44:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673333071672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673333071672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673333071672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673333071672 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673333072392 ""}
