$date
	Mon Jan 26 22:24:21 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! clk_7_out $end
$var wire 1 " clk_6_out $end
$var wire 1 # clk_5_out $end
$var wire 1 $ clk_4_out $end
$var wire 1 % clk_3_out $end
$var wire 1 & clk_2_out $end
$var wire 1 ' clk_1_out $end
$var wire 1 ( clk_0_out $end
$var reg 1 ) clk_in $end
$var reg 1 * start $end
$scope module dut $end
$var wire 1 ) clk_in $end
$var wire 1 * start $end
$var reg 1 ( clk_0_out $end
$var reg 1 ' clk_1_out $end
$var reg 1 & clk_2_out $end
$var reg 1 % clk_3_out $end
$var reg 1 $ clk_4_out $end
$var reg 1 # clk_5_out $end
$var reg 1 " clk_6_out $end
$var reg 1 ! clk_7_out $end
$var reg 8 + clk_sys [7:0] $end
$upscope $end
$scope begin Clock_generator $end
$upscope $end
$scope begin Wavedump $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
0*
0)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5000
0!
0"
0#
0$
0%
0&
0'
0(
b0 +
1)
#10000
0)
#15000
1)
#20000
0)
#25000
1)
#30000
0)
#35000
1)
#40000
0)
#45000
1)
#50000
0)
1*
#55000
1(
b1 +
1)
#60000
0)
#65000
1'
0(
b10 +
1)
#70000
0)
#75000
1(
b11 +
1)
#80000
0)
#85000
1&
0'
0(
b100 +
1)
#90000
0)
#95000
1(
b101 +
1)
#100000
0)
#105000
1'
0(
b110 +
1)
#110000
0)
#115000
1(
b111 +
1)
#120000
0)
#125000
1%
0&
0'
0(
b1000 +
1)
#130000
0)
#135000
1(
b1001 +
1)
#140000
0)
#145000
1'
0(
b1010 +
1)
#150000
0)
0*
#155000
0%
0'
b0 +
1)
#160000
0)
#165000
1)
#170000
0)
#175000
1)
#180000
0)
#185000
1)
#190000
0)
#195000
1)
#200000
0)
#205000
1)
#210000
0)
#215000
1)
#220000
0)
#225000
1)
#230000
0)
#235000
1)
#240000
0)
#245000
1)
#250000
0)
1*
#255000
1(
b1 +
1)
#260000
0)
#265000
1'
0(
b10 +
1)
#270000
0)
#275000
1(
b11 +
1)
#280000
0)
#285000
1&
0'
0(
b100 +
1)
#290000
0)
#295000
1(
b101 +
1)
#300000
0)
#305000
1'
0(
b110 +
1)
#310000
0)
#315000
1(
b111 +
1)
#320000
0)
#325000
1%
0&
0'
0(
b1000 +
1)
#330000
0)
#335000
1(
b1001 +
1)
#340000
0)
#345000
1'
0(
b1010 +
1)
#350000
0)
