Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    LENEMTC330
Date:        Fri Mar 11 23:40:42 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch shiftRL00_shiftRL0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr to C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srf

hdl_info_gen completed
# Fri Mar 11 23:40:43 2022

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr"
Running: shiftRL0 in foreground

Running proj_1|shiftRL0

Running Flow: compile (Compile) on proj_1|shiftRL0
# Fri Mar 11 23:40:43 2022

Running Flow: compile_flow (Compile Process) on proj_1|shiftRL0
# Fri Mar 11 23:40:43 2022

Running: compiler (Compile Input) on proj_1|shiftRL0
# Fri Mar 11 23:40:43 2022

compiler completed
# Fri Mar 11 23:40:44 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|shiftRL0
# Fri Mar 11 23:40:44 2022

multi_srs_gen completed
# Fri Mar 11 23:40:44 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr to C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srf
Complete: Compile Process on proj_1|shiftRL0

Running: premap (Premap) on proj_1|shiftRL0
# Fri Mar 11 23:40:44 2022

premap completed with warnings
# Fri Mar 11 23:40:46 2022

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|shiftRL0

Running Flow: map (Map) on proj_1|shiftRL0
# Fri Mar 11 23:40:46 2022

Running: fpga_mapper (Map & Optimize) on proj_1|shiftRL0
# Fri Mar 11 23:40:46 2022
Copied C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\synwork\shiftRL00_shiftRL0_m.srm to C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srm

fpga_mapper completed with warnings
# Fri Mar 11 23:40:49 2022

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|shiftRL0
Copied C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srr to C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\shiftRL00_shiftRL0.srf
Complete: Logic Synthesis on proj_1|shiftRL0
TCL script complete: "shiftRL00_shiftRL0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Emanuel\Documents\ESCOM\7 SEPTIMO SEMESTRE\Arquitectura de computadoras\1erP\06-proyectDiamond-1erParc\11-shiftRL00\shiftRL0\proj_1.prj
batch mode default:no
