Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_3'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_0_3 (xilinx.com:ip:xlconstant:1.1) from (Rev. 6) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_0_2 (xilinx.com:ip:xlconstant:1.1) from (Rev. 6) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 3) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_tc_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_v_tc_0_0 from xilinx.com:ip:v_tc:6.1 (Rev. 13) to xilinx.com:ip:v_tc:6.2 (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_v_tc_0_0'. These changes may impact your design.


-Upgrade has added port 'sof_state'


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '800x600p' on parameter 'Generator Video Format' due to the following failure - 
Value '800x600p' is out of the range for parameter 'Generator Video Format(VIDEO_MODE)' for BD Cell 'design_1_v_tc_0_0' . Valid values are - 480p, 720p, Custom
. Restoring to an old valid value of '720p'

An attempt to modify the value of disabled parameter 'GEN_VACTIVE_SIZE' from '720' to '600' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_HSYNC_START' from '1390' to '840' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_HSYNC_END' from '1430' to '968' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_HFRAME_SIZE' from '1650' to '1056' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_HACTIVE_SIZE' from '1280' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_VSTART' from '724' to '600' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_VEND' from '729' to '604' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HSTART' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F0_VSYNC_HEND' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F0_VFRAME_SIZE' from '750' to '628' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HSTART' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F0_VBLANK_HEND' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_VSTART' from '724' to '600' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_VEND' from '729' to '604' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HSTART' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F1_VSYNC_HEND' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F1_VFRAME_SIZE' from '750' to '628' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HSTART' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'

An attempt to modify the value of disabled parameter 'GEN_F1_VBLANK_HEND' from '1390' to '800' has been ignored for IP 'design_1_v_tc_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:v_tc:6.2 -user_name design_1_v_tc_0_0
set_property -dict "\
  CONFIG.C_FAMILY {virtex7} \
  CONFIG.Component_Name {design_1_v_tc_0_0} \
  CONFIG.DET_FIELDID_EN {false} \
  CONFIG.FSYNC_HSTART0 {0} \
  CONFIG.FSYNC_HSTART1 {0} \
  CONFIG.FSYNC_HSTART10 {0} \
  CONFIG.FSYNC_HSTART11 {0} \
  CONFIG.FSYNC_HSTART12 {0} \
  CONFIG.FSYNC_HSTART13 {0} \
  CONFIG.FSYNC_HSTART14 {0} \
  CONFIG.FSYNC_HSTART15 {0} \
  CONFIG.FSYNC_HSTART2 {0} \
  CONFIG.FSYNC_HSTART3 {0} \
  CONFIG.FSYNC_HSTART4 {0} \
  CONFIG.FSYNC_HSTART5 {0} \
  CONFIG.FSYNC_HSTART6 {0} \
  CONFIG.FSYNC_HSTART7 {0} \
  CONFIG.FSYNC_HSTART8 {0} \
  CONFIG.FSYNC_HSTART9 {0} \
  CONFIG.FSYNC_VSTART0 {0} \
  CONFIG.FSYNC_VSTART1 {0} \
  CONFIG.FSYNC_VSTART10 {0} \
  CONFIG.FSYNC_VSTART11 {0} \
  CONFIG.FSYNC_VSTART12 {0} \
  CONFIG.FSYNC_VSTART13 {0} \
  CONFIG.FSYNC_VSTART14 {0} \
  CONFIG.FSYNC_VSTART15 {0} \
  CONFIG.FSYNC_VSTART2 {0} \
  CONFIG.FSYNC_VSTART3 {0} \
  CONFIG.FSYNC_VSTART4 {0} \
  CONFIG.FSYNC_VSTART5 {0} \
  CONFIG.FSYNC_VSTART6 {0} \
  CONFIG.FSYNC_VSTART7 {0} \
  CONFIG.FSYNC_VSTART8 {0} \
  CONFIG.FSYNC_VSTART9 {0} \
  CONFIG.GEN_ACHROMA_POLARITY {High} \
  CONFIG.GEN_AVIDEO_POLARITY {High} \
  CONFIG.GEN_CPARITY {0} \
  CONFIG.GEN_F0_VBLANK_HEND {800} \
  CONFIG.GEN_F0_VBLANK_HSTART {800} \
  CONFIG.GEN_F0_VFRAME_SIZE {628} \
  CONFIG.GEN_F0_VSYNC_HEND {800} \
  CONFIG.GEN_F0_VSYNC_HSTART {800} \
  CONFIG.GEN_F0_VSYNC_VEND {604} \
  CONFIG.GEN_F0_VSYNC_VSTART {600} \
  CONFIG.GEN_F1_VBLANK_HEND {800} \
  CONFIG.GEN_F1_VBLANK_HSTART {800} \
  CONFIG.GEN_F1_VFRAME_SIZE {628} \
  CONFIG.GEN_F1_VSYNC_HEND {800} \
  CONFIG.GEN_F1_VSYNC_HSTART {800} \
  CONFIG.GEN_F1_VSYNC_VEND {604} \
  CONFIG.GEN_F1_VSYNC_VSTART {600} \
  CONFIG.GEN_FIELDID_EN {false} \
  CONFIG.GEN_FIELDID_POLARITY {High} \
  CONFIG.GEN_HACTIVE_SIZE {800} \
  CONFIG.GEN_HBLANK_POLARITY {High} \
  CONFIG.GEN_HFRAME_SIZE {1056} \
  CONFIG.GEN_HSYNC_END {968} \
  CONFIG.GEN_HSYNC_POLARITY {High} \
  CONFIG.GEN_HSYNC_START {840} \
  CONFIG.GEN_INTERLACED {false} \
  CONFIG.GEN_VACTIVE_SIZE {600} \
  CONFIG.GEN_VBLANK_POLARITY {High} \
  CONFIG.GEN_VIDEO_FORMAT {RGB} \
  CONFIG.GEN_VSYNC_POLARITY {High} \
  CONFIG.HAS_AXI4_LITE {false} \
  CONFIG.HAS_INTC_IF {false} \
  CONFIG.INTERLACE_EN {false} \
  CONFIG.SYNC_EN {false} \
  CONFIG.VIDEO_MODE {800x600p} \
  CONFIG.active_chroma_detection {false} \
  CONFIG.active_chroma_generation {false} \
  CONFIG.active_video_detection {true} \
  CONFIG.active_video_generation {true} \
  CONFIG.auto_generation_mode {false} \
  CONFIG.clk_intf.ASSOCIATED_BUSIF {vtiming_in:vtiming_out} \
  CONFIG.clk_intf.ASSOCIATED_CLKEN {clken} \
  CONFIG.clk_intf.ASSOCIATED_RESET {resetn} \
  CONFIG.clk_intf.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK1} \
  CONFIG.clk_intf.FREQ_HZ {4e+07} \
  CONFIG.clk_intf.INSERT_VIP {0} \
  CONFIG.clk_intf.PHASE {0.000} \
  CONFIG.clken_intf.POLARITY {ACTIVE_LOW} \
  CONFIG.enable_detection {false} \
  CONFIG.enable_generation {true} \
  CONFIG.frame_syncs {1} \
  CONFIG.horizontal_blank_detection {true} \
  CONFIG.horizontal_blank_generation {true} \
  CONFIG.horizontal_sync_detection {true} \
  CONFIG.horizontal_sync_generation {true} \
  CONFIG.max_clocks_per_line {2048} \
  CONFIG.max_lines_per_frame {2048} \
  CONFIG.resetn_intf.INSERT_VIP {0} \
  CONFIG.resetn_intf.POLARITY {ACTIVE_LOW} \
  CONFIG.vertical_blank_detection {true} \
  CONFIG.vertical_blank_generation {true} \
  CONFIG.vertical_sync_detection {true} \
  CONFIG.vertical_sync_generation {true} " [get_ips design_1_v_tc_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_v_axi4s_vid_out_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_v_axi4s_vid_out_0_0 (xilinx.com:ip:v_axi4s_vid_out:4.0) from (Rev. 10) to (Rev. 17)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_v_axi4s_vid_out_0_0'. These changes may impact your design.


-Upgrade has added port 'sof_state_out'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_smartconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 11) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_1_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 20) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:01 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 3) to (Rev. 13)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:00 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_c_counter_binary_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_c_counter_binary_0_0 (xilinx.com:ip:c_counter_binary:12.0) from (Rev. 13) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:00 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_data_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 1) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:00 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_vdma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_vdma_0_0 (xilinx.com:ip:axi_vdma:6.3) from (Rev. 7) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:00 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_intc_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_intc_0_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 13) to (Rev. 18)

2. Upgrade messages
-------------------

Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:00 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_iic_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_iic_0_0 from xilinx.com:ip:axi_iic:2.0 (Rev. 22) to xilinx.com:ip:axi_iic:2.1 (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 11:10:00 2024
| Host         : adrian running 64-bit Ubuntu 20.04.6 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 21) to (Rev. 31)

