 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : rms
Version: V-2023.12-SP5
Date   : Thu Dec  5 21:25:53 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: fxp_sqrt0_root_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_0_/CLK (DFFX1_RVT)      0.01      0.00       0.00 r
  fxp_sqrt0_root_reg_0_/Q (DFFX1_RVT)        0.01      0.08       0.08 r
  rms_out[0] (net)                 2                   0.00       0.08 r
  rms_out[0] (out)                           0.01      0.01       0.09 r
  data arrival time                                               0.09
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_13_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_13_/CLK (DFFX1_RVT)      0.03      0.00       0.00 r
  fxp_sqrt0_root_reg_13_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[13] (net)                 2                   0.00       0.09 r
  rms_out[13] (out)                           0.01      0.01       0.09 r
  data arrival time                                                0.09
  ---------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_9_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[9] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_9_/CLK (DFFX1_RVT)      0.03      0.00       0.00 r
  fxp_sqrt0_root_reg_9_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[9] (net)                 2                   0.00       0.09 r
  rms_out[9] (out)                           0.01      0.01       0.09 r
  data arrival time                                               0.09
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_5_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[5] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_5_/CLK (DFFX1_RVT)      0.03      0.00       0.00 r
  fxp_sqrt0_root_reg_5_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[5] (net)                 2                   0.00       0.09 r
  rms_out[5] (out)                           0.01      0.01       0.09 r
  data arrival time                                               0.09
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_3_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_3_/CLK (DFFX1_RVT)      0.03      0.00       0.00 r
  fxp_sqrt0_root_reg_3_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[3] (net)                 2                   0.00       0.09 r
  rms_out[3] (out)                           0.01      0.01       0.09 r
  data arrival time                                               0.09
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_1_/CLK (DFFX1_RVT)      0.03      0.00       0.00 r
  fxp_sqrt0_root_reg_1_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[1] (net)                 2                   0.00       0.09 r
  rms_out[1] (out)                           0.01      0.01       0.09 r
  data arrival time                                               0.09
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_6_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[6] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_6_/CLK (DFFX1_RVT)      0.03      0.00       0.00 r
  fxp_sqrt0_root_reg_6_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[6] (net)                 2                   0.00       0.09 r
  rms_out[6] (out)                           0.01      0.01       0.09 r
  data arrival time                                               0.09
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_15_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_15_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_15_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[15] (net)                 2                   0.00       0.09 r
  rms_out[15] (out)                           0.01      0.01       0.10 r
  data arrival time                                                0.10
  ---------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_valid_reg
              (rising edge-triggered flip-flop)
  Endpoint: done (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  fxp_sqrt0_valid_reg/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_valid_reg/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  done (net)                     2                   0.00       0.09 r
  done (out)                               0.01      0.01       0.10 r
  data arrival time                                             0.10
  ------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_14_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[14]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_14_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_14_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[14] (net)                 2                   0.00       0.09 r
  rms_out[14] (out)                           0.01      0.01       0.10 r
  data arrival time                                                0.10
  ---------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_12_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[12]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_12_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_12_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[12] (net)                 2                   0.00       0.09 r
  rms_out[12] (out)                           0.01      0.01       0.10 r
  data arrival time                                                0.10
  ---------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_11_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_11_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_11_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[11] (net)                 2                   0.00       0.09 r
  rms_out[11] (out)                           0.01      0.01       0.10 r
  data arrival time                                                0.10
  ---------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_10_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[10]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_10_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_10_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[10] (net)                 2                   0.00       0.09 r
  rms_out[10] (out)                           0.01      0.01       0.10 r
  data arrival time                                                0.10
  ---------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_7_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_7_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_7_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[7] (net)                 2                   0.00       0.09 r
  rms_out[7] (out)                           0.01      0.01       0.10 r
  data arrival time                                               0.10
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_2_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_2_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_2_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[2] (net)                 2                   0.00       0.09 r
  rms_out[2] (out)                           0.01      0.01       0.10 r
  data arrival time                                               0.10
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_8_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[8] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_8_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_8_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[8] (net)                 2                   0.00       0.09 r
  rms_out[8] (out)                           0.01      0.01       0.10 r
  data arrival time                                               0.10
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fxp_sqrt0_root_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: rms_out[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rms                8000                  saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                          Fanout     Trans      Incr       Path      Attributes
  --------------------------------------------------------------------------------------------
  fxp_sqrt0_root_reg_4_/CLK (DFFX1_RVT)      0.04      0.00       0.00 r
  fxp_sqrt0_root_reg_4_/Q (DFFX1_RVT)        0.01      0.09       0.09 r
  rms_out[4] (net)                 2                   0.00       0.09 r
  rms_out[4] (out)                           0.01      0.01       0.10 r
  data arrival time                                               0.10
  --------------------------------------------------------------------------------------------
  (Path is unconstrained)


1
