## TinyDumbCPU

First verilog project. Disregard the git history mess, my goal is far from doing an actually usable CPU ;)
