
ubuntu-preinstalled/gio:     file format elf32-littlearm


Disassembly of section .init:

000033e8 <.init>:
    33e8:	push	{r3, lr}
    33ec:	bl	42f8 <g_option_context_set_help_enabled@plt+0x448>
    33f0:	pop	{r3, pc}

Disassembly of section .plt:

000033f4 <g_input_stream_read@plt-0x14>:
    33f4:	push	{lr}		; (str lr, [sp, #-4]!)
    33f8:	ldr	lr, [pc, #4]	; 3404 <g_input_stream_read@plt-0x4>
    33fc:	add	lr, pc, lr
    3400:	ldr	pc, [lr, #8]!
    3404:	andeq	sl, r1, r8, lsr r8

00003408 <g_input_stream_read@plt>:
    3408:	add	ip, pc, #0, 12
    340c:	add	ip, ip, #106496	; 0x1a000
    3410:	ldr	pc, [ip, #2104]!	; 0x838

00003414 <g_free@plt>:
    3414:			; <UNDEFINED> instruction: 0xe7fd4778
    3418:	add	ip, pc, #0, 12
    341c:	add	ip, ip, #106496	; 0x1a000
    3420:	ldr	pc, [ip, #2092]!	; 0x82c

00003424 <g_file_copy@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #106496	; 0x1a000
    342c:	ldr	pc, [ip, #2084]!	; 0x824

00003430 <g_drive_is_media_removable@plt>:
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #106496	; 0x1a000
    3438:	ldr	pc, [ip, #2076]!	; 0x81c

0000343c <g_volume_get_identifier@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #106496	; 0x1a000
    3444:	ldr	pc, [ip, #2068]!	; 0x814

00003448 <g_file_read@plt>:
    3448:	add	ip, pc, #0, 12
    344c:	add	ip, ip, #106496	; 0x1a000
    3450:	ldr	pc, [ip, #2060]!	; 0x80c

00003454 <g_file_set_display_name@plt>:
    3454:	add	ip, pc, #0, 12
    3458:	add	ip, ip, #106496	; 0x1a000
    345c:	ldr	pc, [ip, #2052]!	; 0x804

00003460 <g_unix_mount_get_device_path@plt>:
    3460:	add	ip, pc, #0, 12
    3464:	add	ip, ip, #106496	; 0x1a000
    3468:	ldr	pc, [ip, #2044]!	; 0x7fc

0000346c <g_mount_get_uuid@plt>:
    346c:	add	ip, pc, #0, 12
    3470:	add	ip, ip, #106496	; 0x1a000
    3474:	ldr	pc, [ip, #2036]!	; 0x7f4

00003478 <g_file_mount_enclosing_volume_finish@plt>:
    3478:	add	ip, pc, #0, 12
    347c:	add	ip, ip, #106496	; 0x1a000
    3480:	ldr	pc, [ip, #2028]!	; 0x7ec

00003484 <abort@plt>:
    3484:	add	ip, pc, #0, 12
    3488:	add	ip, ip, #106496	; 0x1a000
    348c:	ldr	pc, [ip, #2020]!	; 0x7e4

00003490 <g_mount_operation_set_domain@plt>:
    3490:	add	ip, pc, #0, 12
    3494:	add	ip, ip, #106496	; 0x1a000
    3498:	ldr	pc, [ip, #2012]!	; 0x7dc

0000349c <g_drive_can_poll_for_media@plt>:
    349c:	add	ip, pc, #0, 12
    34a0:	add	ip, ip, #106496	; 0x1a000
    34a4:	ldr	pc, [ip, #2004]!	; 0x7d4

000034a8 <g_file_find_enclosing_mount@plt>:
    34a8:	add	ip, pc, #0, 12
    34ac:	add	ip, ip, #106496	; 0x1a000
    34b0:	ldr	pc, [ip, #1996]!	; 0x7cc

000034b4 <g_file_info_get_display_name@plt>:
    34b4:	add	ip, pc, #0, 12
    34b8:	add	ip, ip, #106496	; 0x1a000
    34bc:	ldr	pc, [ip, #1988]!	; 0x7c4

000034c0 <g_file_info_get_size@plt>:
    34c0:	add	ip, pc, #0, 12
    34c4:	add	ip, ip, #106496	; 0x1a000
    34c8:	ldr	pc, [ip, #1980]!	; 0x7bc

000034cc <g_unix_mount_get_mount_path@plt>:
    34cc:	add	ip, pc, #0, 12
    34d0:	add	ip, ip, #106496	; 0x1a000
    34d4:	ldr	pc, [ip, #1972]!	; 0x7b4

000034d8 <g_unix_mount_get_options@plt>:
    34d8:	add	ip, pc, #0, 12
    34dc:	add	ip, ip, #106496	; 0x1a000
    34e0:	ldr	pc, [ip, #1964]!	; 0x7ac

000034e4 <g_app_info_get_recommended_for_type@plt>:
    34e4:	add	ip, pc, #0, 12
    34e8:	add	ip, ip, #106496	; 0x1a000
    34ec:	ldr	pc, [ip, #1956]!	; 0x7a4

000034f0 <__libc_start_main@plt>:
    34f0:	add	ip, pc, #0, 12
    34f4:	add	ip, ip, #106496	; 0x1a000
    34f8:	ldr	pc, [ip, #1948]!	; 0x79c

000034fc <g_ascii_strtoll@plt>:
    34fc:	add	ip, pc, #0, 12
    3500:	add	ip, ip, #106496	; 0x1a000
    3504:	ldr	pc, [ip, #1940]!	; 0x794

00003508 <g_main_loop_quit@plt>:
    3508:	add	ip, pc, #0, 12
    350c:	add	ip, ip, #106496	; 0x1a000
    3510:	ldr	pc, [ip, #1932]!	; 0x78c

00003514 <g_file_info_list_attributes@plt>:
    3514:	add	ip, pc, #0, 12
    3518:	add	ip, ip, #106496	; 0x1a000
    351c:	ldr	pc, [ip, #1924]!	; 0x784

00003520 <g_object_get_data@plt>:
    3520:	add	ip, pc, #0, 12
    3524:	add	ip, ip, #106496	; 0x1a000
    3528:	ldr	pc, [ip, #1916]!	; 0x77c

0000352c <g_print@plt>:
    352c:			; <UNDEFINED> instruction: 0xe7fd4778
    3530:	add	ip, pc, #0, 12
    3534:	add	ip, ip, #106496	; 0x1a000
    3538:	ldr	pc, [ip, #1904]!	; 0x770

0000353c <g_file_query_info@plt>:
    353c:	add	ip, pc, #0, 12
    3540:	add	ip, ip, #106496	; 0x1a000
    3544:	ldr	pc, [ip, #1896]!	; 0x768

00003548 <g_option_context_free@plt>:
    3548:	add	ip, pc, #0, 12
    354c:	add	ip, ip, #106496	; 0x1a000
    3550:	ldr	pc, [ip, #1888]!	; 0x760

00003554 <g_output_stream_close@plt>:
    3554:	add	ip, pc, #0, 12
    3558:	add	ip, ip, #106496	; 0x1a000
    355c:	ldr	pc, [ip, #1880]!	; 0x758

00003560 <g_drive_get_sort_key@plt>:
    3560:	add	ip, pc, #0, 12
    3564:	add	ip, ip, #106496	; 0x1a000
    3568:	ldr	pc, [ip, #1872]!	; 0x750

0000356c <g_file_make_directory_with_parents@plt>:
    356c:	add	ip, pc, #0, 12
    3570:	add	ip, ip, #106496	; 0x1a000
    3574:	ldr	pc, [ip, #1864]!	; 0x748

00003578 <g_file_get_basename@plt>:
    3578:	add	ip, pc, #0, 12
    357c:	add	ip, ip, #106496	; 0x1a000
    3580:	ldr	pc, [ip, #1856]!	; 0x740

00003584 <g_file_info_get_attribute_uint32@plt>:
    3584:	add	ip, pc, #0, 12
    3588:	add	ip, ip, #106496	; 0x1a000
    358c:	ldr	pc, [ip, #1848]!	; 0x738

00003590 <__gmon_start__@plt>:
    3590:	add	ip, pc, #0, 12
    3594:	add	ip, ip, #106496	; 0x1a000
    3598:	ldr	pc, [ip, #1840]!	; 0x730

0000359c <g_object_unref@plt>:
    359c:	add	ip, pc, #0, 12
    35a0:	add	ip, ip, #106496	; 0x1a000
    35a4:	ldr	pc, [ip, #1832]!	; 0x728

000035a8 <g_file_output_stream_get_etag@plt>:
    35a8:	add	ip, pc, #0, 12
    35ac:	add	ip, ip, #106496	; 0x1a000
    35b0:	ldr	pc, [ip, #1824]!	; 0x720

000035b4 <g_strcmp0@plt>:
    35b4:	add	ip, pc, #0, 12
    35b8:	add	ip, ip, #106496	; 0x1a000
    35bc:	ldr	pc, [ip, #1816]!	; 0x718

000035c0 <g_app_info_get_id@plt>:
    35c0:	add	ip, pc, #0, 12
    35c4:	add	ip, ip, #106496	; 0x1a000
    35c8:	ldr	pc, [ip, #1808]!	; 0x710

000035cc <g_file_delete@plt>:
    35cc:			; <UNDEFINED> instruction: 0xe7fd4778
    35d0:	add	ip, pc, #0, 12
    35d4:	add	ip, ip, #106496	; 0x1a000
    35d8:	ldr	pc, [ip, #1796]!	; 0x704

000035dc <g_file_append_to@plt>:
    35dc:	add	ip, pc, #0, 12
    35e0:	add	ip, ip, #106496	; 0x1a000
    35e4:	ldr	pc, [ip, #1788]!	; 0x6fc

000035e8 <g_strdup@plt>:
    35e8:			; <UNDEFINED> instruction: 0xe7fd4778
    35ec:	add	ip, pc, #0, 12
    35f0:	add	ip, ip, #106496	; 0x1a000
    35f4:	ldr	pc, [ip, #1776]!	; 0x6f0

000035f8 <g_volume_get_name@plt>:
    35f8:	add	ip, pc, #0, 12
    35fc:	add	ip, ip, #106496	; 0x1a000
    3600:	ldr	pc, [ip, #1768]!	; 0x6e8

00003604 <g_clear_error@plt>:
    3604:	add	ip, pc, #0, 12
    3608:	add	ip, ip, #106496	; 0x1a000
    360c:	ldr	pc, [ip, #1760]!	; 0x6e0

00003610 <fgets@plt>:
    3610:	add	ip, pc, #0, 12
    3614:	add	ip, ip, #106496	; 0x1a000
    3618:	ldr	pc, [ip, #1752]!	; 0x6d8

0000361c <g_mount_operation_set_pim@plt>:
    361c:	add	ip, pc, #0, 12
    3620:	add	ip, ip, #106496	; 0x1a000
    3624:	ldr	pc, [ip, #1744]!	; 0x6d0

00003628 <g_volume_monitor_get_connected_drives@plt>:
    3628:	add	ip, pc, #0, 12
    362c:	add	ip, ip, #106496	; 0x1a000
    3630:	ldr	pc, [ip, #1736]!	; 0x6c8

00003634 <g_drive_get_symbolic_icon@plt>:
    3634:	add	ip, pc, #0, 12
    3638:	add	ip, ip, #106496	; 0x1a000
    363c:	ldr	pc, [ip, #1728]!	; 0x6c0

00003640 <g_list_free@plt>:
    3640:	add	ip, pc, #0, 12
    3644:	add	ip, ip, #106496	; 0x1a000
    3648:	ldr	pc, [ip, #1720]!	; 0x6b8

0000364c <g_file_attribute_info_list_unref@plt>:
    364c:	add	ip, pc, #0, 12
    3650:	add	ip, ip, #106496	; 0x1a000
    3654:	ldr	pc, [ip, #1712]!	; 0x6b0

00003658 <g_file_info_get_symlink_target@plt>:
    3658:	add	ip, pc, #0, 12
    365c:	add	ip, ip, #106496	; 0x1a000
    3660:	ldr	pc, [ip, #1704]!	; 0x6a8

00003664 <g_strconcat@plt>:
    3664:	add	ip, pc, #0, 12
    3668:	add	ip, ip, #106496	; 0x1a000
    366c:	ldr	pc, [ip, #1696]!	; 0x6a0

00003670 <g_printerr@plt>:
    3670:	add	ip, pc, #0, 12
    3674:	add	ip, ip, #106496	; 0x1a000
    3678:	ldr	pc, [ip, #1688]!	; 0x698

0000367c <g_file_info_get_is_symlink@plt>:
    367c:	add	ip, pc, #0, 12
    3680:	add	ip, ip, #106496	; 0x1a000
    3684:	ldr	pc, [ip, #1680]!	; 0x690

00003688 <g_file_mount_mountable@plt>:
    3688:	add	ip, pc, #0, 12
    368c:	add	ip, ip, #106496	; 0x1a000
    3690:	ldr	pc, [ip, #1672]!	; 0x688

00003694 <g_list_free_full@plt>:
    3694:	add	ip, pc, #0, 12
    3698:	add	ip, ip, #106496	; 0x1a000
    369c:	ldr	pc, [ip, #1664]!	; 0x680

000036a0 <g_file_enumerator_next_file@plt>:
    36a0:	add	ip, pc, #0, 12
    36a4:	add	ip, ip, #106496	; 0x1a000
    36a8:	ldr	pc, [ip, #1656]!	; 0x678

000036ac <g_volume_get_mount@plt>:
    36ac:	add	ip, pc, #0, 12
    36b0:	add	ip, ip, #106496	; 0x1a000
    36b4:	ldr	pc, [ip, #1648]!	; 0x670

000036b8 <g_volume_get_uuid@plt>:
    36b8:	add	ip, pc, #0, 12
    36bc:	add	ip, ip, #106496	; 0x1a000
    36c0:	ldr	pc, [ip, #1640]!	; 0x668

000036c4 <g_file_info_get_symbolic_icon@plt>:
    36c4:	add	ip, pc, #0, 12
    36c8:	add	ip, ip, #106496	; 0x1a000
    36cc:	ldr	pc, [ip, #1632]!	; 0x660

000036d0 <g_malloc@plt>:
    36d0:	add	ip, pc, #0, 12
    36d4:	add	ip, ip, #106496	; 0x1a000
    36d8:	ldr	pc, [ip, #1624]!	; 0x658

000036dc <g_drive_get_volumes@plt>:
    36dc:	add	ip, pc, #0, 12
    36e0:	add	ip, ip, #106496	; 0x1a000
    36e4:	ldr	pc, [ip, #1616]!	; 0x650

000036e8 <g_file_get_child@plt>:
    36e8:	add	ip, pc, #0, 12
    36ec:	add	ip, ip, #106496	; 0x1a000
    36f0:	ldr	pc, [ip, #1608]!	; 0x648

000036f4 <g_option_context_add_main_entries@plt>:
    36f4:	add	ip, pc, #0, 12
    36f8:	add	ip, ip, #106496	; 0x1a000
    36fc:	ldr	pc, [ip, #1600]!	; 0x640

00003700 <g_string_new@plt>:
    3700:	add	ip, pc, #0, 12
    3704:	add	ip, ip, #106496	; 0x1a000
    3708:	ldr	pc, [ip, #1592]!	; 0x638

0000370c <bindtextdomain@plt>:
    370c:	add	ip, pc, #0, 12
    3710:	add	ip, ip, #106496	; 0x1a000
    3714:	ldr	pc, [ip, #1584]!	; 0x630

00003718 <g_mount_unmount_with_operation@plt>:
    3718:	add	ip, pc, #0, 12
    371c:	add	ip, ip, #106496	; 0x1a000
    3720:	ldr	pc, [ip, #1576]!	; 0x628

00003724 <g_mount_eject_with_operation_finish@plt>:
    3724:	add	ip, pc, #0, 12
    3728:	add	ip, ip, #106496	; 0x1a000
    372c:	ldr	pc, [ip, #1568]!	; 0x620

00003730 <g_app_info_launch_default_for_uri_async@plt>:
    3730:	add	ip, pc, #0, 12
    3734:	add	ip, ip, #106496	; 0x1a000
    3738:	ldr	pc, [ip, #1560]!	; 0x618

0000373c <g_volume_get_activation_root@plt>:
    373c:	add	ip, pc, #0, 12
    3740:	add	ip, ip, #106496	; 0x1a000
    3744:	ldr	pc, [ip, #1552]!	; 0x610

00003748 <g_drive_has_media@plt>:
    3748:	add	ip, pc, #0, 12
    374c:	add	ip, ip, #106496	; 0x1a000
    3750:	ldr	pc, [ip, #1544]!	; 0x608

00003754 <g_mount_get_volume@plt>:
    3754:	add	ip, pc, #0, 12
    3758:	add	ip, ip, #106496	; 0x1a000
    375c:	ldr	pc, [ip, #1536]!	; 0x600

00003760 <g_main_loop_new@plt>:
    3760:	add	ip, pc, #0, 12
    3764:	add	ip, ip, #106496	; 0x1a000
    3768:	ldr	pc, [ip, #1528]!	; 0x5f8

0000376c <g_drive_can_stop@plt>:
    376c:	add	ip, pc, #0, 12
    3770:	add	ip, ip, #106496	; 0x1a000
    3774:	ldr	pc, [ip, #1520]!	; 0x5f0

00003778 <g_file_info_has_attribute@plt>:
    3778:	add	ip, pc, #0, 12
    377c:	add	ip, ip, #106496	; 0x1a000
    3780:	ldr	pc, [ip, #1512]!	; 0x5e8

00003784 <g_strv_length@plt>:
    3784:	add	ip, pc, #0, 12
    3788:	add	ip, ip, #106496	; 0x1a000
    378c:	ldr	pc, [ip, #1504]!	; 0x5e0

00003790 <g_enum_get_value@plt>:
    3790:	add	ip, pc, #0, 12
    3794:	add	ip, ip, #106496	; 0x1a000
    3798:	ldr	pc, [ip, #1496]!	; 0x5d8

0000379c <g_assertion_message_expr@plt>:
    379c:	add	ip, pc, #0, 12
    37a0:	add	ip, ip, #106496	; 0x1a000
    37a4:	ldr	pc, [ip, #1488]!	; 0x5d0

000037a8 <read@plt>:
    37a8:	add	ip, pc, #0, 12
    37ac:	add	ip, ip, #106496	; 0x1a000
    37b0:	ldr	pc, [ip, #1480]!	; 0x5c8

000037b4 <g_volume_monitor_get@plt>:
    37b4:	add	ip, pc, #0, 12
    37b8:	add	ip, ip, #106496	; 0x1a000
    37bc:	ldr	pc, [ip, #1472]!	; 0x5c0

000037c0 <write@plt>:
    37c0:	add	ip, pc, #0, 12
    37c4:	add	ip, ip, #106496	; 0x1a000
    37c8:	ldr	pc, [ip, #1464]!	; 0x5b8

000037cc <g_drive_stop@plt>:
    37cc:	add	ip, pc, #0, 12
    37d0:	add	ip, ip, #106496	; 0x1a000
    37d4:	ldr	pc, [ip, #1456]!	; 0x5b0

000037d8 <bind_textdomain_codeset@plt>:
    37d8:	add	ip, pc, #0, 12
    37dc:	add	ip, ip, #106496	; 0x1a000
    37e0:	ldr	pc, [ip, #1448]!	; 0x5a8

000037e4 <g_object_ref@plt>:
    37e4:	add	ip, pc, #0, 12
    37e8:	add	ip, ip, #106496	; 0x1a000
    37ec:	ldr	pc, [ip, #1440]!	; 0x5a0

000037f0 <dcgettext@plt>:
    37f0:	add	ip, pc, #0, 12
    37f4:	add	ip, ip, #106496	; 0x1a000
    37f8:	ldr	pc, [ip, #1432]!	; 0x598

000037fc <g_file_move@plt>:
    37fc:	add	ip, pc, #0, 12
    3800:	add	ip, ip, #106496	; 0x1a000
    3804:	ldr	pc, [ip, #1424]!	; 0x590

00003808 <g_strdup_printf@plt>:
    3808:			; <UNDEFINED> instruction: 0xe7fd4778
    380c:	add	ip, pc, #0, 12
    3810:	add	ip, ip, #106496	; 0x1a000
    3814:	ldr	pc, [ip, #1412]!	; 0x584

00003818 <g_drive_stop_finish@plt>:
    3818:	add	ip, pc, #0, 12
    381c:	add	ip, ip, #106496	; 0x1a000
    3820:	ldr	pc, [ip, #1404]!	; 0x57c

00003824 <g_mount_unmount_with_operation_finish@plt>:
    3824:	add	ip, pc, #0, 12
    3828:	add	ip, ip, #106496	; 0x1a000
    382c:	ldr	pc, [ip, #1396]!	; 0x574

00003830 <g_mount_operation_set_anonymous@plt>:
    3830:	add	ip, pc, #0, 12
    3834:	add	ip, ip, #106496	; 0x1a000
    3838:	ldr	pc, [ip, #1388]!	; 0x56c

0000383c <g_string_free@plt>:
    383c:			; <UNDEFINED> instruction: 0xe7fd4778
    3840:	add	ip, pc, #0, 12
    3844:	add	ip, ip, #106496	; 0x1a000
    3848:	ldr	pc, [ip, #1376]!	; 0x560

0000384c <tcgetattr@plt>:
    384c:	add	ip, pc, #0, 12
    3850:	add	ip, ip, #106496	; 0x1a000
    3854:	ldr	pc, [ip, #1368]!	; 0x558

00003858 <g_file_info_get_attribute_string@plt>:
    3858:	add	ip, pc, #0, 12
    385c:	add	ip, ip, #106496	; 0x1a000
    3860:	ldr	pc, [ip, #1360]!	; 0x550

00003864 <g_mount_can_unmount@plt>:
    3864:	add	ip, pc, #0, 12
    3868:	add	ip, ip, #106496	; 0x1a000
    386c:	ldr	pc, [ip, #1352]!	; 0x548

00003870 <g_main_context_iteration@plt>:
    3870:	add	ip, pc, #0, 12
    3874:	add	ip, ip, #106496	; 0x1a000
    3878:	ldr	pc, [ip, #1344]!	; 0x540

0000387c <g_file_info_get_edit_name@plt>:
    387c:	add	ip, pc, #0, 12
    3880:	add	ip, ip, #106496	; 0x1a000
    3884:	ldr	pc, [ip, #1336]!	; 0x538

00003888 <g_mount_get_name@plt>:
    3888:	add	ip, pc, #0, 12
    388c:	add	ip, ip, #106496	; 0x1a000
    3890:	ldr	pc, [ip, #1328]!	; 0x530

00003894 <g_option_context_set_summary@plt>:
    3894:	add	ip, pc, #0, 12
    3898:	add	ip, ip, #106496	; 0x1a000
    389c:	ldr	pc, [ip, #1320]!	; 0x528

000038a0 <g_mount_get_root@plt>:
    38a0:	add	ip, pc, #0, 12
    38a4:	add	ip, ip, #106496	; 0x1a000
    38a8:	ldr	pc, [ip, #1312]!	; 0x520

000038ac <g_volume_get_type@plt>:
    38ac:	add	ip, pc, #0, 12
    38b0:	add	ip, ip, #106496	; 0x1a000
    38b4:	ldr	pc, [ip, #1304]!	; 0x518

000038b8 <g_drive_can_start@plt>:
    38b8:	add	ip, pc, #0, 12
    38bc:	add	ip, ip, #106496	; 0x1a000
    38c0:	ldr	pc, [ip, #1296]!	; 0x510

000038c4 <g_file_monitor_directory@plt>:
    38c4:	add	ip, pc, #0, 12
    38c8:	add	ip, ip, #106496	; 0x1a000
    38cc:	ldr	pc, [ip, #1288]!	; 0x508

000038d0 <g_mount_can_eject@plt>:
    38d0:	add	ip, pc, #0, 12
    38d4:	add	ip, ip, #106496	; 0x1a000
    38d8:	ldr	pc, [ip, #1280]!	; 0x500

000038dc <g_drive_get_type@plt>:
    38dc:	add	ip, pc, #0, 12
    38e0:	add	ip, ip, #106496	; 0x1a000
    38e4:	ldr	pc, [ip, #1272]!	; 0x4f8

000038e8 <g_uri_parse_scheme@plt>:
    38e8:	add	ip, pc, #0, 12
    38ec:	add	ip, ip, #106496	; 0x1a000
    38f0:	ldr	pc, [ip, #1264]!	; 0x4f0

000038f4 <g_file_new_for_uri@plt>:
    38f4:	add	ip, pc, #0, 12
    38f8:	add	ip, ip, #106496	; 0x1a000
    38fc:	ldr	pc, [ip, #1256]!	; 0x4e8

00003900 <g_input_stream_close@plt>:
    3900:	add	ip, pc, #0, 12
    3904:	add	ip, ip, #106496	; 0x1a000
    3908:	ldr	pc, [ip, #1248]!	; 0x4e0

0000390c <g_object_set_data@plt>:
    390c:	add	ip, pc, #0, 12
    3910:	add	ip, ip, #106496	; 0x1a000
    3914:	ldr	pc, [ip, #1240]!	; 0x4d8

00003918 <g_volume_get_drive@plt>:
    3918:	add	ip, pc, #0, 12
    391c:	add	ip, ip, #106496	; 0x1a000
    3920:	ldr	pc, [ip, #1232]!	; 0x4d0

00003924 <g_drive_is_media_check_automatic@plt>:
    3924:	add	ip, pc, #0, 12
    3928:	add	ip, ip, #106496	; 0x1a000
    392c:	ldr	pc, [ip, #1224]!	; 0x4c8

00003930 <g_file_replace@plt>:
    3930:	add	ip, pc, #0, 12
    3934:	add	ip, ip, #106496	; 0x1a000
    3938:	ldr	pc, [ip, #1216]!	; 0x4c0

0000393c <strlen@plt>:
    393c:	add	ip, pc, #0, 12
    3940:	add	ip, ip, #106496	; 0x1a000
    3944:	ldr	pc, [ip, #1208]!	; 0x4b8

00003948 <g_drive_get_identifier@plt>:
    3948:	add	ip, pc, #0, 12
    394c:	add	ip, ip, #106496	; 0x1a000
    3950:	ldr	pc, [ip, #1200]!	; 0x4b0

00003954 <g_option_context_parse@plt>:
    3954:	add	ip, pc, #0, 12
    3958:	add	ip, ip, #106496	; 0x1a000
    395c:	ldr	pc, [ip, #1192]!	; 0x4a8

00003960 <g_unix_mount_get_root_path@plt>:
    3960:	add	ip, pc, #0, 12
    3964:	add	ip, ip, #106496	; 0x1a000
    3968:	ldr	pc, [ip, #1184]!	; 0x4a0

0000396c <g_object_get@plt>:
    396c:	add	ip, pc, #0, 12
    3970:	add	ip, ip, #106496	; 0x1a000
    3974:	ldr	pc, [ip, #1176]!	; 0x498

00003978 <g_strdup_vprintf@plt>:
    3978:	add	ip, pc, #0, 12
    397c:	add	ip, ip, #106496	; 0x1a000
    3980:	ldr	pc, [ip, #1168]!	; 0x490

00003984 <setlocale@plt>:
    3984:	add	ip, pc, #0, 12
    3988:	add	ip, ip, #106496	; 0x1a000
    398c:	ldr	pc, [ip, #1160]!	; 0x488

00003990 <g_unix_mount_get_fs_type@plt>:
    3990:	add	ip, pc, #0, 12
    3994:	add	ip, ip, #106496	; 0x1a000
    3998:	ldr	pc, [ip, #1152]!	; 0x480

0000399c <g_unix_mount_for@plt>:
    399c:	add	ip, pc, #0, 12
    39a0:	add	ip, ip, #106496	; 0x1a000
    39a4:	ldr	pc, [ip, #1144]!	; 0x478

000039a8 <g_mount_get_symbolic_icon@plt>:
    39a8:	add	ip, pc, #0, 12
    39ac:	add	ip, ip, #106496	; 0x1a000
    39b0:	ldr	pc, [ip, #1136]!	; 0x470

000039b4 <g_drive_start_stop_type_get_type@plt>:
    39b4:	add	ip, pc, #0, 12
    39b8:	add	ip, ip, #106496	; 0x1a000
    39bc:	ldr	pc, [ip, #1128]!	; 0x468

000039c0 <g_ascii_strtoull@plt>:
    39c0:	add	ip, pc, #0, 12
    39c4:	add	ip, ip, #106496	; 0x1a000
    39c8:	ldr	pc, [ip, #1120]!	; 0x460

000039cc <strtol@plt>:
    39cc:	add	ip, pc, #0, 12
    39d0:	add	ip, ip, #106496	; 0x1a000
    39d4:	ldr	pc, [ip, #1112]!	; 0x458

000039d8 <g_mount_eject_with_operation@plt>:
    39d8:	add	ip, pc, #0, 12
    39dc:	add	ip, ip, #106496	; 0x1a000
    39e0:	ldr	pc, [ip, #1104]!	; 0x450

000039e4 <raise@plt>:
    39e4:	add	ip, pc, #0, 12
    39e8:	add	ip, ip, #106496	; 0x1a000
    39ec:	ldr	pc, [ip, #1096]!	; 0x448

000039f0 <g_volume_get_icon@plt>:
    39f0:	add	ip, pc, #0, 12
    39f4:	add	ip, ip, #106496	; 0x1a000
    39f8:	ldr	pc, [ip, #1088]!	; 0x440

000039fc <g_mount_operation_set_choice@plt>:
    39fc:	add	ip, pc, #0, 12
    3a00:	add	ip, ip, #106496	; 0x1a000
    3a04:	ldr	pc, [ip, #1080]!	; 0x438

00003a08 <g_themed_icon_get_type@plt>:
    3a08:	add	ip, pc, #0, 12
    3a0c:	add	ip, ip, #106496	; 0x1a000
    3a10:	ldr	pc, [ip, #1072]!	; 0x430

00003a14 <g_error_matches@plt>:
    3a14:	add	ip, pc, #0, 12
    3a18:	add	ip, ip, #106496	; 0x1a000
    3a1c:	ldr	pc, [ip, #1064]!	; 0x428

00003a20 <g_file_new_for_commandline_arg@plt>:
    3a20:	add	ip, pc, #0, 12
    3a24:	add	ip, ip, #106496	; 0x1a000
    3a28:	ldr	pc, [ip, #1056]!	; 0x420

00003a2c <g_drive_can_eject@plt>:
    3a2c:	add	ip, pc, #0, 12
    3a30:	add	ip, ip, #106496	; 0x1a000
    3a34:	ldr	pc, [ip, #1048]!	; 0x418

00003a38 <g_file_get_uri@plt>:
    3a38:	add	ip, pc, #0, 12
    3a3c:	add	ip, ip, #106496	; 0x1a000
    3a40:	ldr	pc, [ip, #1040]!	; 0x410

00003a44 <g_list_sort@plt>:
    3a44:	add	ip, pc, #0, 12
    3a48:	add	ip, ip, #106496	; 0x1a000
    3a4c:	ldr	pc, [ip, #1032]!	; 0x408

00003a50 <g_type_check_instance_is_a@plt>:
    3a50:	add	ip, pc, #0, 12
    3a54:	add	ip, ip, #106496	; 0x1a000
    3a58:	ldr	pc, [ip, #1024]!	; 0x400

00003a5c <g_file_query_settable_attributes@plt>:
    3a5c:	add	ip, pc, #0, 12
    3a60:	add	ip, ip, #106496	; 0x1a000
    3a64:	ldr	pc, [ip, #1016]!	; 0x3f8

00003a68 <g_file_monitor@plt>:
    3a68:	add	ip, pc, #0, 12
    3a6c:	add	ip, ip, #106496	; 0x1a000
    3a70:	ldr	pc, [ip, #1008]!	; 0x3f0

00003a74 <g_volume_get_symbolic_icon@plt>:
    3a74:	add	ip, pc, #0, 12
    3a78:	add	ip, ip, #106496	; 0x1a000
    3a7c:	ldr	pc, [ip, #1000]!	; 0x3e8

00003a80 <g_file_peek_path@plt>:
    3a80:	add	ip, pc, #0, 12
    3a84:	add	ip, ip, #106496	; 0x1a000
    3a88:	ldr	pc, [ip, #992]!	; 0x3e0

00003a8c <g_file_set_attribute@plt>:
    3a8c:	add	ip, pc, #0, 12
    3a90:	add	ip, ip, #106496	; 0x1a000
    3a94:	ldr	pc, [ip, #984]!	; 0x3d8

00003a98 <g_drive_get_name@plt>:
    3a98:	add	ip, pc, #0, 12
    3a9c:	add	ip, ip, #106496	; 0x1a000
    3aa0:	ldr	pc, [ip, #976]!	; 0x3d0

00003aa4 <g_type_name@plt>:
    3aa4:	add	ip, pc, #0, 12
    3aa8:	add	ip, ip, #106496	; 0x1a000
    3aac:	ldr	pc, [ip, #968]!	; 0x3c8

00003ab0 <g_mount_operation_set_is_tcrypt_system_volume@plt>:
    3ab0:	add	ip, pc, #0, 12
    3ab4:	add	ip, ip, #106496	; 0x1a000
    3ab8:	ldr	pc, [ip, #960]!	; 0x3c0

00003abc <g_unix_mount_free@plt>:
    3abc:	add	ip, pc, #0, 12
    3ac0:	add	ip, ip, #106496	; 0x1a000
    3ac4:	ldr	pc, [ip, #952]!	; 0x3b8

00003ac8 <g_signal_connect_data@plt>:
    3ac8:	add	ip, pc, #0, 12
    3acc:	add	ip, ip, #106496	; 0x1a000
    3ad0:	ldr	pc, [ip, #944]!	; 0x3b0

00003ad4 <g_volume_monitor_get_mounts@plt>:
    3ad4:	add	ip, pc, #0, 12
    3ad8:	add	ip, ip, #106496	; 0x1a000
    3adc:	ldr	pc, [ip, #936]!	; 0x3a8

00003ae0 <g_io_error_quark@plt>:
    3ae0:	add	ip, pc, #0, 12
    3ae4:	add	ip, ip, #106496	; 0x1a000
    3ae8:	ldr	pc, [ip, #928]!	; 0x3a0

00003aec <g_mount_operation_set_is_tcrypt_hidden_volume@plt>:
    3aec:	add	ip, pc, #0, 12
    3af0:	add	ip, ip, #106496	; 0x1a000
    3af4:	ldr	pc, [ip, #920]!	; 0x398

00003af8 <g_type_check_instance_cast@plt>:
    3af8:	add	ip, pc, #0, 12
    3afc:	add	ip, ip, #106496	; 0x1a000
    3b00:	ldr	pc, [ip, #912]!	; 0x390

00003b04 <__stack_chk_fail@plt>:
    3b04:	add	ip, pc, #0, 12
    3b08:	add	ip, ip, #106496	; 0x1a000
    3b0c:	ldr	pc, [ip, #904]!	; 0x388

00003b10 <g_file_enumerate_children@plt>:
    3b10:	add	ip, pc, #0, 12
    3b14:	add	ip, ip, #106496	; 0x1a000
    3b18:	ldr	pc, [ip, #896]!	; 0x380

00003b1c <g_file_info_get_name@plt>:
    3b1c:	add	ip, pc, #0, 12
    3b20:	add	ip, ip, #106496	; 0x1a000
    3b24:	ldr	pc, [ip, #888]!	; 0x378

00003b28 <g_drive_is_removable@plt>:
    3b28:	add	ip, pc, #0, 12
    3b2c:	add	ip, ip, #106496	; 0x1a000
    3b30:	ldr	pc, [ip, #880]!	; 0x370

00003b34 <g_mount_guess_content_type_sync@plt>:
    3b34:	add	ip, pc, #0, 12
    3b38:	add	ip, ip, #106496	; 0x1a000
    3b3c:	ldr	pc, [ip, #872]!	; 0x368

00003b40 <g_unix_mount_at@plt>:
    3b40:	add	ip, pc, #0, 12
    3b44:	add	ip, ip, #106496	; 0x1a000
    3b48:	ldr	pc, [ip, #864]!	; 0x360

00003b4c <g_file_enumerator_close@plt>:
    3b4c:	add	ip, pc, #0, 12
    3b50:	add	ip, ip, #106496	; 0x1a000
    3b54:	ldr	pc, [ip, #856]!	; 0x358

00003b58 <g_file_make_directory@plt>:
    3b58:	add	ip, pc, #0, 12
    3b5c:	add	ip, ip, #106496	; 0x1a000
    3b60:	ldr	pc, [ip, #848]!	; 0x350

00003b64 <g_file_get_type@plt>:
    3b64:	add	ip, pc, #0, 12
    3b68:	add	ip, ip, #106496	; 0x1a000
    3b6c:	ldr	pc, [ip, #840]!	; 0x348

00003b70 <g_mount_operation_set_password@plt>:
    3b70:	add	ip, pc, #0, 12
    3b74:	add	ip, ip, #106496	; 0x1a000
    3b78:	ldr	pc, [ip, #832]!	; 0x340

00003b7c <g_mount_operation_reply@plt>:
    3b7c:			; <UNDEFINED> instruction: 0xe7fd4778
    3b80:	add	ip, pc, #0, 12
    3b84:	add	ip, ip, #106496	; 0x1a000
    3b88:	ldr	pc, [ip, #820]!	; 0x334

00003b8c <g_type_class_unref@plt>:
    3b8c:	add	ip, pc, #0, 12
    3b90:	add	ip, ip, #106496	; 0x1a000
    3b94:	ldr	pc, [ip, #812]!	; 0x32c

00003b98 <g_app_info_launch_default_for_uri_finish@plt>:
    3b98:	add	ip, pc, #0, 12
    3b9c:	add	ip, ip, #106496	; 0x1a000
    3ba0:	ldr	pc, [ip, #804]!	; 0x324

00003ba4 <g_volume_can_eject@plt>:
    3ba4:	add	ip, pc, #0, 12
    3ba8:	add	ip, ip, #106496	; 0x1a000
    3bac:	ldr	pc, [ip, #796]!	; 0x31c

00003bb0 <g_volume_enumerate_identifiers@plt>:
    3bb0:	add	ip, pc, #0, 12
    3bb4:	add	ip, ip, #106496	; 0x1a000
    3bb8:	ldr	pc, [ip, #788]!	; 0x314

00003bbc <g_volume_mount@plt>:
    3bbc:	add	ip, pc, #0, 12
    3bc0:	add	ip, ip, #106496	; 0x1a000
    3bc4:	ldr	pc, [ip, #780]!	; 0x30c

00003bc8 <g_file_mount_mountable_finish@plt>:
    3bc8:	add	ip, pc, #0, 12
    3bcc:	add	ip, ip, #106496	; 0x1a000
    3bd0:	ldr	pc, [ip, #772]!	; 0x304

00003bd4 <g_list_prepend@plt>:
    3bd4:	add	ip, pc, #0, 12
    3bd8:	add	ip, ip, #106496	; 0x1a000
    3bdc:	ldr	pc, [ip, #764]!	; 0x2fc

00003be0 <g_string_insert_c@plt>:
    3be0:	add	ip, pc, #0, 12
    3be4:	add	ip, ip, #106496	; 0x1a000
    3be8:	ldr	pc, [ip, #756]!	; 0x2f4

00003bec <g_get_monotonic_time@plt>:
    3bec:	add	ip, pc, #0, 12
    3bf0:	add	ip, ip, #106496	; 0x1a000
    3bf4:	ldr	pc, [ip, #748]!	; 0x2ec

00003bf8 <tcsetattr@plt>:
    3bf8:	add	ip, pc, #0, 12
    3bfc:	add	ip, ip, #106496	; 0x1a000
    3c00:	ldr	pc, [ip, #740]!	; 0x2e4

00003c04 <g_ascii_xdigit_value@plt>:
    3c04:	add	ip, pc, #0, 12
    3c08:	add	ip, ip, #106496	; 0x1a000
    3c0c:	ldr	pc, [ip, #732]!	; 0x2dc

00003c10 <g_app_info_set_as_default_for_type@plt>:
    3c10:	add	ip, pc, #0, 12
    3c14:	add	ip, ip, #106496	; 0x1a000
    3c18:	ldr	pc, [ip, #724]!	; 0x2d4

00003c1c <g_strescape@plt>:
    3c1c:	add	ip, pc, #0, 12
    3c20:	add	ip, ip, #106496	; 0x1a000
    3c24:	ldr	pc, [ip, #716]!	; 0x2cc

00003c28 <textdomain@plt>:
    3c28:	add	ip, pc, #0, 12
    3c2c:	add	ip, ip, #106496	; 0x1a000
    3c30:	ldr	pc, [ip, #708]!	; 0x2c4

00003c34 <g_mount_is_shadowed@plt>:
    3c34:	add	ip, pc, #0, 12
    3c38:	add	ip, ip, #106496	; 0x1a000
    3c3c:	ldr	pc, [ip, #700]!	; 0x2bc

00003c40 <g_mount_get_sort_key@plt>:
    3c40:	add	ip, pc, #0, 12
    3c44:	add	ip, ip, #106496	; 0x1a000
    3c48:	ldr	pc, [ip, #692]!	; 0x2b4

00003c4c <g_mount_operation_set_username@plt>:
    3c4c:	add	ip, pc, #0, 12
    3c50:	add	ip, ip, #106496	; 0x1a000
    3c54:	ldr	pc, [ip, #684]!	; 0x2ac

00003c58 <g_file_is_native@plt>:
    3c58:	add	ip, pc, #0, 12
    3c5c:	add	ip, ip, #106496	; 0x1a000
    3c60:	ldr	pc, [ip, #676]!	; 0x2a4

00003c64 <g_file_query_writable_namespaces@plt>:
    3c64:	add	ip, pc, #0, 12
    3c68:	add	ip, ip, #106496	; 0x1a000
    3c6c:	ldr	pc, [ip, #668]!	; 0x29c

00003c70 <g_file_get_path@plt>:
    3c70:	add	ip, pc, #0, 12
    3c74:	add	ip, ip, #106496	; 0x1a000
    3c78:	ldr	pc, [ip, #660]!	; 0x294

00003c7c <g_mount_get_type@plt>:
    3c7c:	add	ip, pc, #0, 12
    3c80:	add	ip, ip, #106496	; 0x1a000
    3c84:	ldr	pc, [ip, #652]!	; 0x28c

00003c88 <g_option_context_new@plt>:
    3c88:	add	ip, pc, #0, 12
    3c8c:	add	ip, ip, #106496	; 0x1a000
    3c90:	ldr	pc, [ip, #644]!	; 0x284

00003c94 <g_drive_enumerate_identifiers@plt>:
    3c94:	add	ip, pc, #0, 12
    3c98:	add	ip, ip, #106496	; 0x1a000
    3c9c:	ldr	pc, [ip, #636]!	; 0x27c

00003ca0 <g_app_info_get_all@plt>:
    3ca0:	add	ip, pc, #0, 12
    3ca4:	add	ip, ip, #106496	; 0x1a000
    3ca8:	ldr	pc, [ip, #628]!	; 0x274

00003cac <g_app_info_get_default_for_type@plt>:
    3cac:	add	ip, pc, #0, 12
    3cb0:	add	ip, ip, #106496	; 0x1a000
    3cb4:	ldr	pc, [ip, #620]!	; 0x26c

00003cb8 <g_type_class_ref@plt>:
    3cb8:	add	ip, pc, #0, 12
    3cbc:	add	ip, ip, #106496	; 0x1a000
    3cc0:	ldr	pc, [ip, #612]!	; 0x264

00003cc4 <g_volume_can_mount@plt>:
    3cc4:	add	ip, pc, #0, 12
    3cc8:	add	ip, ip, #106496	; 0x1a000
    3ccc:	ldr	pc, [ip, #604]!	; 0x25c

00003cd0 <g_error_free@plt>:
    3cd0:	add	ip, pc, #0, 12
    3cd4:	add	ip, ip, #106496	; 0x1a000
    3cd8:	ldr	pc, [ip, #596]!	; 0x254

00003cdc <g_file_trash@plt>:
    3cdc:	add	ip, pc, #0, 12
    3ce0:	add	ip, ip, #106496	; 0x1a000
    3ce4:	ldr	pc, [ip, #588]!	; 0x24c

00003ce8 <g_strfreev@plt>:
    3ce8:			; <UNDEFINED> instruction: 0xe7fd4778
    3cec:	add	ip, pc, #0, 12
    3cf0:	add	ip, ip, #106496	; 0x1a000
    3cf4:	ldr	pc, [ip, #576]!	; 0x240

00003cf8 <g_file_new_for_path@plt>:
    3cf8:	add	ip, pc, #0, 12
    3cfc:	add	ip, ip, #106496	; 0x1a000
    3d00:	ldr	pc, [ip, #568]!	; 0x238

00003d04 <g_timeout_add@plt>:
    3d04:	add	ip, pc, #0, 12
    3d08:	add	ip, ip, #106496	; 0x1a000
    3d0c:	ldr	pc, [ip, #560]!	; 0x230

00003d10 <g_option_context_set_description@plt>:
    3d10:	add	ip, pc, #0, 12
    3d14:	add	ip, ip, #106496	; 0x1a000
    3d18:	ldr	pc, [ip, #552]!	; 0x228

00003d1c <g_file_has_uri_scheme@plt>:
    3d1c:	add	ip, pc, #0, 12
    3d20:	add	ip, ip, #106496	; 0x1a000
    3d24:	ldr	pc, [ip, #544]!	; 0x220

00003d28 <g_file_info_get_file_type@plt>:
    3d28:	add	ip, pc, #0, 12
    3d2c:	add	ip, ip, #106496	; 0x1a000
    3d30:	ldr	pc, [ip, #536]!	; 0x218

00003d34 <g_option_context_get_help@plt>:
    3d34:	add	ip, pc, #0, 12
    3d38:	add	ip, ip, #106496	; 0x1a000
    3d3c:	ldr	pc, [ip, #528]!	; 0x210

00003d40 <g_mount_operation_new@plt>:
    3d40:	add	ip, pc, #0, 12
    3d44:	add	ip, ip, #106496	; 0x1a000
    3d48:	ldr	pc, [ip, #520]!	; 0x208

00003d4c <g_volume_mount_finish@plt>:
    3d4c:	add	ip, pc, #0, 12
    3d50:	add	ip, ip, #106496	; 0x1a000
    3d54:	ldr	pc, [ip, #512]!	; 0x200

00003d58 <g_volume_monitor_get_volumes@plt>:
    3d58:	add	ip, pc, #0, 12
    3d5c:	add	ip, ip, #106496	; 0x1a000
    3d60:	ldr	pc, [ip, #504]!	; 0x1f8

00003d64 <g_file_info_get_is_hidden@plt>:
    3d64:	add	ip, pc, #0, 12
    3d68:	add	ip, ip, #106496	; 0x1a000
    3d6c:	ldr	pc, [ip, #496]!	; 0x1f0

00003d70 <g_format_size@plt>:
    3d70:	add	ip, pc, #0, 12
    3d74:	add	ip, ip, #106496	; 0x1a000
    3d78:	ldr	pc, [ip, #488]!	; 0x1e8

00003d7c <g_file_mount_enclosing_volume@plt>:
    3d7c:	add	ip, pc, #0, 12
    3d80:	add	ip, ip, #106496	; 0x1a000
    3d84:	ldr	pc, [ip, #480]!	; 0x1e0

00003d88 <g_main_loop_run@plt>:
    3d88:			; <UNDEFINED> instruction: 0xe7fd4778
    3d8c:	add	ip, pc, #0, 12
    3d90:	add	ip, ip, #106496	; 0x1a000
    3d94:	ldr	pc, [ip, #468]!	; 0x1d4

00003d98 <g_app_info_get_all_for_type@plt>:
    3d98:	add	ip, pc, #0, 12
    3d9c:	add	ip, ip, #106496	; 0x1a000
    3da0:	ldr	pc, [ip, #460]!	; 0x1cc

00003da4 <g_mount_get_default_location@plt>:
    3da4:	add	ip, pc, #0, 12
    3da8:	add	ip, ip, #106496	; 0x1a000
    3dac:	ldr	pc, [ip, #452]!	; 0x1c4

00003db0 <g_drive_get_start_stop_type@plt>:
    3db0:	add	ip, pc, #0, 12
    3db4:	add	ip, ip, #106496	; 0x1a000
    3db8:	ldr	pc, [ip, #444]!	; 0x1bc

00003dbc <g_output_stream_write_all@plt>:
    3dbc:	add	ip, pc, #0, 12
    3dc0:	add	ip, ip, #106496	; 0x1a000
    3dc4:	ldr	pc, [ip, #436]!	; 0x1b4

00003dc8 <g_drive_get_icon@plt>:
    3dc8:	add	ip, pc, #0, 12
    3dcc:	add	ip, ip, #106496	; 0x1a000
    3dd0:	ldr	pc, [ip, #428]!	; 0x1ac

00003dd4 <g_file_output_stream_get_type@plt>:
    3dd4:	add	ip, pc, #0, 12
    3dd8:	add	ip, ip, #106496	; 0x1a000
    3ddc:	ldr	pc, [ip, #420]!	; 0x1a4

00003de0 <g_string_append@plt>:
    3de0:	add	ip, pc, #0, 12
    3de4:	add	ip, ip, #106496	; 0x1a000
    3de8:	ldr	pc, [ip, #412]!	; 0x19c

00003dec <g_volume_should_automount@plt>:
    3dec:	add	ip, pc, #0, 12
    3df0:	add	ip, ip, #106496	; 0x1a000
    3df4:	ldr	pc, [ip, #404]!	; 0x194

00003df8 <g_set_prgname@plt>:
    3df8:	add	ip, pc, #0, 12
    3dfc:	add	ip, ip, #106496	; 0x1a000
    3e00:	ldr	pc, [ip, #396]!	; 0x18c

00003e04 <strcmp@plt>:
    3e04:			; <UNDEFINED> instruction: 0xe7fd4778
    3e08:	add	ip, pc, #0, 12
    3e0c:	add	ip, ip, #106496	; 0x1a000
    3e10:	ldr	pc, [ip, #384]!	; 0x180

00003e14 <g_str_equal@plt>:
    3e14:	add	ip, pc, #0, 12
    3e18:	add	ip, ip, #106496	; 0x1a000
    3e1c:	ldr	pc, [ip, #376]!	; 0x178

00003e20 <exit@plt>:
    3e20:	add	ip, pc, #0, 12
    3e24:	add	ip, ip, #106496	; 0x1a000
    3e28:	ldr	pc, [ip, #368]!	; 0x170

00003e2c <g_mount_get_icon@plt>:
    3e2c:	add	ip, pc, #0, 12
    3e30:	add	ip, ip, #106496	; 0x1a000
    3e34:	ldr	pc, [ip, #360]!	; 0x168

00003e38 <g_file_query_filesystem_info@plt>:
    3e38:	add	ip, pc, #0, 12
    3e3c:	add	ip, ip, #106496	; 0x1a000
    3e40:	ldr	pc, [ip, #352]!	; 0x160

00003e44 <__errno_location@plt>:
    3e44:	add	ip, pc, #0, 12
    3e48:	add	ip, ip, #106496	; 0x1a000
    3e4c:	ldr	pc, [ip, #344]!	; 0x158

00003e50 <g_volume_get_sort_key@plt>:
    3e50:	add	ip, pc, #0, 12
    3e54:	add	ip, ip, #106496	; 0x1a000
    3e58:	ldr	pc, [ip, #336]!	; 0x150

00003e5c <g_themed_icon_get_names@plt>:
    3e5c:	add	ip, pc, #0, 12
    3e60:	add	ip, ip, #106496	; 0x1a000
    3e64:	ldr	pc, [ip, #328]!	; 0x148

00003e68 <__cxa_finalize@plt>:
    3e68:	add	ip, pc, #0, 12
    3e6c:	add	ip, ip, #106496	; 0x1a000
    3e70:	ldr	pc, [ip, #320]!	; 0x140

00003e74 <g_file_info_get_icon@plt>:
    3e74:	add	ip, pc, #0, 12
    3e78:	add	ip, ip, #106496	; 0x1a000
    3e7c:	ldr	pc, [ip, #312]!	; 0x138

00003e80 <g_file_info_get_attribute_as_string@plt>:
    3e80:	add	ip, pc, #0, 12
    3e84:	add	ip, ip, #106496	; 0x1a000
    3e88:	ldr	pc, [ip, #304]!	; 0x130

00003e8c <g_ascii_strcasecmp@plt>:
    3e8c:	add	ip, pc, #0, 12
    3e90:	add	ip, ip, #106496	; 0x1a000
    3e94:	ldr	pc, [ip, #296]!	; 0x128

00003e98 <g_file_create@plt>:
    3e98:	add	ip, pc, #0, 12
    3e9c:	add	ip, ip, #106496	; 0x1a000
    3ea0:	ldr	pc, [ip, #288]!	; 0x120

00003ea4 <g_get_current_dir@plt>:
    3ea4:	add	ip, pc, #0, 12
    3ea8:	add	ip, ip, #106496	; 0x1a000
    3eac:	ldr	pc, [ip, #280]!	; 0x118

00003eb0 <g_option_context_set_help_enabled@plt>:
    3eb0:	add	ip, pc, #0, 12
    3eb4:	add	ip, ip, #106496	; 0x1a000
    3eb8:	ldr	pc, [ip, #272]!	; 0x110

Disassembly of section .text:

00003ebc <.text>:
    3ebc:	mvnsmi	lr, #737280	; 0xb4000
    3ec0:	ldclmi	6, cr4, [r0], {14}
    3ec4:	ldmibmi	r0, {r0, r2, r9, sl, lr}^
    3ec8:	ldrbtmi	r2, [ip], #-6
    3ecc:	teqhi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    3ed0:			; <UNDEFINED> instruction: 0xf7ff4479
    3ed4:			; <UNDEFINED> instruction: 0x4620ed58
    3ed8:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3edc:	strtmi	r4, [r0], -ip, asr #19
    3ee0:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    3ee4:	ldc	7, cr15, [r2], {255}	; 0xff
    3ee8:	strtmi	r4, [r0], -sl, asr #19
    3eec:			; <UNDEFINED> instruction: 0xf7ff4479
    3ef0:	stccs	12, cr14, [r1, #-464]	; 0xfffffe30
    3ef4:	cmnhi	sp, r0, asr #6	; <UNPREDICTABLE>
    3ef8:	stccc	8, cr6, [r1, #-464]	; 0xfffffe30
    3efc:	strtmi	r4, [r0], -r6, asr #19
    3f00:			; <UNDEFINED> instruction: 0xf7ff4479
    3f04:	stmdacs	r0, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    3f08:	addshi	pc, fp, r0
    3f0c:			; <UNDEFINED> instruction: 0xf0002d01
    3f10:	ldmvs	r4!, {r4, r5, r6, r8, pc}
    3f14:	stmibmi	r1, {r0, r8, r9, sl, sp}^
    3f18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f1c:	svc	0x007af7ff
    3f20:			; <UNDEFINED> instruction: 0xf0402800
    3f24:	ldmibmi	lr!, {r3, r4, r5, r6, r7, pc}
    3f28:	strcc	r4, [r4], -r0, lsr #12
    3f2c:			; <UNDEFINED> instruction: 0xf7ff4479
    3f30:	stmdacs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3f34:	ldmibmi	fp!, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    3f38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f3c:	svc	0x006af7ff
    3f40:			; <UNDEFINED> instruction: 0xf0402800
    3f44:	ldmibmi	r8!, {r0, r5, r6, r7, pc}
    3f48:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f4c:	svc	0x0062f7ff
    3f50:			; <UNDEFINED> instruction: 0xf0402800
    3f54:	ldmibmi	r5!, {r1, r2, r5, r7, pc}
    3f58:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f5c:	svc	0x005af7ff
    3f60:			; <UNDEFINED> instruction: 0xf0402800
    3f64:	ldmibmi	r2!, {r0, r3, r4, r5, r6, r7, pc}
    3f68:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f6c:	svc	0x0052f7ff
    3f70:			; <UNDEFINED> instruction: 0xf0402800
    3f74:	stmibmi	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, pc}	; <UNPREDICTABLE>
    3f78:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f7c:	svc	0x004af7ff
    3f80:			; <UNDEFINED> instruction: 0xf0402800
    3f84:	stmibmi	ip!, {r1, r2, r3, r4, r5, r6, r7, pc}
    3f88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f8c:	svc	0x0042f7ff
    3f90:			; <UNDEFINED> instruction: 0xf0402800
    3f94:	stmibmi	r9!, {r3, r5, r6, r7, pc}
    3f98:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f9c:	svc	0x003af7ff
    3fa0:			; <UNDEFINED> instruction: 0xf0402800
    3fa4:	stmibmi	r6!, {r0, r2, r4, r5, r6, r7, pc}
    3fa8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3fac:	svc	0x0032f7ff
    3fb0:			; <UNDEFINED> instruction: 0xf0402800
    3fb4:	stmibmi	r3!, {r2, r4, r5, r6, r7, pc}
    3fb8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3fbc:	svc	0x002af7ff
    3fc0:			; <UNDEFINED> instruction: 0xf0402800
    3fc4:	stmibmi	r0!, {r0, r1, r4, r5, r6, r7, pc}
    3fc8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3fcc:	svc	0x0022f7ff
    3fd0:			; <UNDEFINED> instruction: 0xf0402800
    3fd4:	ldmibmi	sp, {r1, r4, r5, r6, r7, pc}
    3fd8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3fdc:	svc	0x001af7ff
    3fe0:			; <UNDEFINED> instruction: 0xf0402800
    3fe4:	ldmibmi	sl, {r0, r4, r5, r6, r7, pc}
    3fe8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3fec:	svc	0x0012f7ff
    3ff0:			; <UNDEFINED> instruction: 0xf0402800
    3ff4:	ldmibmi	r7, {r4, r5, r6, r7, pc}
    3ff8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3ffc:	svc	0x000af7ff
    4000:			; <UNDEFINED> instruction: 0xf0402800
    4004:	ldmibmi	r4, {r0, r1, r2, r3, r5, r6, r7, pc}
    4008:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    400c:	svc	0x0002f7ff
    4010:			; <UNDEFINED> instruction: 0xf0402800
    4014:	ldmibmi	r1, {r4, r5, r6, r7, pc}
    4018:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    401c:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
    4020:			; <UNDEFINED> instruction: 0xf0002800
    4024:	ldrtmi	r8, [sl], -r6, ror #1
    4028:			; <UNDEFINED> instruction: 0x46284631
    402c:	mvnsmi	lr, #12386304	; 0xbd0000
    4030:	cdplt	0, 11, cr15, cr12, cr5, {0}
    4034:			; <UNDEFINED> instruction: 0x4631463a
    4038:	pop	{r3, r5, r9, sl, lr}
    403c:			; <UNDEFINED> instruction: 0xf00043f8
    4040:	stmibmi	r7, {r0, r1, r2, r6, r7, sl, fp, ip, sp, pc}
    4044:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4048:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    404c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4050:	sbchi	pc, pc, r0, asr #32
    4054:	strtmi	r4, [r0], -r3, lsl #19
    4058:			; <UNDEFINED> instruction: 0xf7ff4479
    405c:	stmiblt	r8!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    4060:	strtmi	r4, [r0], -r1, lsl #19
    4064:			; <UNDEFINED> instruction: 0xf7ff4479
    4068:			; <UNDEFINED> instruction: 0x4607eed6
    406c:			; <UNDEFINED> instruction: 0xf43f2800
    4070:	stccs	15, cr10, [r1, #-360]	; 0xfffffe98
    4074:	ldmdbmi	sp!, {r2, r3, r4, r8, ip, lr, pc}^
    4078:	bmi	1f96e74 <g_option_context_set_help_enabled@plt+0x1f92fc4>
    407c:	andeq	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    4080:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4084:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4088:	ldmdami	fp!, {r0, r1, fp, sp, lr}^
    408c:	stmdavs	r9, {r1, r4, fp, sp, lr}
    4090:			; <UNDEFINED> instruction: 0xf7ff4478
    4094:	strbmi	lr, [r8], -lr, asr #20
    4098:	mvnshi	lr, #12386304	; 0xbd0000
    409c:	ldrbtmi	r4, [ip], #-3191	; 0xfffff389
    40a0:			; <UNDEFINED> instruction: 0x463ae7de
    40a4:			; <UNDEFINED> instruction: 0x46284631
    40a8:	mvnsmi	lr, #12386304	; 0xbd0000
    40ac:	stmialt	r0!, {r0, ip, sp, lr, pc}^
    40b0:	andcs	r4, r5, #1884160	; 0x1cc000
    40b4:	ldclmi	0, cr2, [r3], #-0
    40b8:			; <UNDEFINED> instruction: 0xf04f4479
    40bc:			; <UNDEFINED> instruction: 0xf7ff0902
    40c0:	ldrbtmi	lr, [ip], #-2968	; 0xfffff468
    40c4:	ldmdami	r0!, {r0, r9, sl, lr}^
    40c8:			; <UNDEFINED> instruction: 0xf7ff4478
    40cc:	stmdbmi	pc!, {r1, r4, r6, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    40d0:	andcs	r2, r0, r5, lsl #4
    40d4:			; <UNDEFINED> instruction: 0xf7ff4479
    40d8:	strmi	lr, [r1], -ip, lsl #23
    40dc:			; <UNDEFINED> instruction: 0xf7ff4620
    40e0:	stmdami	fp!, {r3, r6, r7, r9, fp, sp, lr, pc}^
    40e4:			; <UNDEFINED> instruction: 0xf7ff4478
    40e8:	stmdami	sl!, {r2, r6, r7, r9, fp, sp, lr, pc}^
    40ec:			; <UNDEFINED> instruction: 0xf7ff4478
    40f0:	stmdbmi	r9!, {r6, r7, r9, fp, sp, lr, pc}^
    40f4:	andcs	r2, r0, r5, lsl #4
    40f8:			; <UNDEFINED> instruction: 0xf7ff4479
    40fc:			; <UNDEFINED> instruction: 0x4601eb7a
    4100:			; <UNDEFINED> instruction: 0xf7ff4620
    4104:			; <UNDEFINED> instruction: 0xe7c6eab6
    4108:			; <UNDEFINED> instruction: 0x4631463a
    410c:	pop	{r3, r5, r9, sl, lr}
    4110:			; <UNDEFINED> instruction: 0xf00043f8
    4114:	stmdbmi	r1!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, pc}^
    4118:	andcs	r2, r0, r5, lsl #4
    411c:	ldrbtmi	r4, [r9], #-3168	; 0xfffff3a0
    4120:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4124:	bl	1942128 <g_option_context_set_help_enabled@plt+0x193e278>
    4128:			; <UNDEFINED> instruction: 0x4601447c
    412c:			; <UNDEFINED> instruction: 0xf7ff4620
    4130:	ldmdami	ip, {r5, r7, r9, fp, sp, lr, pc}^
    4134:			; <UNDEFINED> instruction: 0xf7ff4478
    4138:	ldmdami	fp, {r2, r3, r4, r7, r9, fp, sp, lr, pc}^
    413c:			; <UNDEFINED> instruction: 0xf7ff4478
    4140:	ldmdbmi	sl, {r3, r4, r7, r9, fp, sp, lr, pc}^
    4144:	andcs	r2, r0, r5, lsl #4
    4148:			; <UNDEFINED> instruction: 0xf7ff4479
    414c:			; <UNDEFINED> instruction: 0x4601eb52
    4150:			; <UNDEFINED> instruction: 0xf7ff4620
    4154:	ldr	lr, [lr, lr, lsl #21]
    4158:			; <UNDEFINED> instruction: 0x4631463a
    415c:	pop	{r3, r5, r9, sl, lr}
    4160:			; <UNDEFINED> instruction: 0xf00143f8
    4164:			; <UNDEFINED> instruction: 0x463abdb5
    4168:			; <UNDEFINED> instruction: 0x46284631
    416c:	mvnsmi	lr, #12386304	; 0xbd0000
    4170:	bllt	1840180 <g_option_context_set_help_enabled@plt+0x183c2d0>
    4174:			; <UNDEFINED> instruction: 0x4631463a
    4178:	pop	{r3, r5, r9, sl, lr}
    417c:			; <UNDEFINED> instruction: 0xf00143f8
    4180:	ldrtmi	fp, [sl], -fp, lsr #29
    4184:			; <UNDEFINED> instruction: 0x46284631
    4188:	mvnsmi	lr, #12386304	; 0xbd0000
    418c:	ldmdalt	lr!, {r1, ip, sp, lr, pc}
    4190:			; <UNDEFINED> instruction: 0x4631463a
    4194:	pop	{r3, r5, r9, sl, lr}
    4198:			; <UNDEFINED> instruction: 0xf00343f8
    419c:	ldrtmi	fp, [sl], -r3, ror #30
    41a0:			; <UNDEFINED> instruction: 0x46284631
    41a4:	mvnsmi	lr, #12386304	; 0xbd0000
    41a8:	bllt	12401c0 <g_option_context_set_help_enabled@plt+0x123c310>
    41ac:			; <UNDEFINED> instruction: 0x4631463a
    41b0:	pop	{r3, r5, r9, sl, lr}
    41b4:			; <UNDEFINED> instruction: 0xf00443f8
    41b8:			; <UNDEFINED> instruction: 0x463abd5f
    41bc:			; <UNDEFINED> instruction: 0x46284631
    41c0:	mvnsmi	lr, #12386304	; 0xbd0000
    41c4:	cdplt	0, 4, cr15, cr6, cr4, {0}
    41c8:			; <UNDEFINED> instruction: 0x4631463a
    41cc:	pop	{r3, r5, r9, sl, lr}
    41d0:			; <UNDEFINED> instruction: 0xf00443f8
    41d4:	shadd16mi	fp, sl, r5
    41d8:			; <UNDEFINED> instruction: 0x46284631
    41dc:	mvnsmi	lr, #12386304	; 0xbd0000
    41e0:	svclt	0x00d8f004
    41e4:			; <UNDEFINED> instruction: 0x4631463a
    41e8:	pop	{r3, r5, r9, sl, lr}
    41ec:			; <UNDEFINED> instruction: 0xf00543f8
    41f0:			; <UNDEFINED> instruction: 0xf000b931
    41f4:	ldrtmi	pc, [sl], -r5, ror #17	; <UNPREDICTABLE>
    41f8:			; <UNDEFINED> instruction: 0x46284631
    41fc:	mvnsmi	lr, #12386304	; 0xbd0000
    4200:	bllt	bc021c <g_option_context_set_help_enabled@plt+0xbbc36c>
    4204:	andeq	r6, r0, r2, lsl #14
    4208:			; <UNDEFINED> instruction: 0x000079b8
    420c:	andeq	r9, r1, r8, asr sp
    4210:	strdeq	r6, [r0], -r2
    4214:	strdeq	r6, [r0], -ip
    4218:	strdeq	r6, [r0], -r0
    421c:	andeq	r6, r0, sl, lsr #13
    4220:	andeq	r6, r0, r8, asr #14
    4224:			; <UNDEFINED> instruction: 0x000068b2
    4228:	andeq	r6, r0, r2, lsr lr
    422c:	andeq	r6, r0, sl, lsl #30
    4230:	andeq	r7, r0, lr, ror #1
    4234:	andeq	r7, r0, sl, ror r3
    4238:	andeq	r7, r0, r6, ror r5
    423c:	ldrdeq	r7, [r0], -sl
    4240:	andeq	r7, r0, r6, asr pc
    4244:	muleq	r0, r2, r0
    4248:	andeq	r8, r0, r6, lsl #2
    424c:	andeq	r8, r0, r6, lsl #3
    4250:	andeq	r8, r0, r2, asr #3
    4254:	andeq	r8, r0, r6, ror #6
    4258:	andeq	r8, r0, r6, asr #8
    425c:	andeq	r8, r0, sl, asr r5
    4260:			; <UNDEFINED> instruction: 0x000065b2
    4264:	andeq	r6, r0, r8, lsr #11
    4268:	andeq	r6, r0, r0, ror #10
    426c:	andeq	r0, r0, r8, lsr #7
    4270:	muleq	r0, r0, r3
    4274:			; <UNDEFINED> instruction: 0x000003b4
    4278:	ldrdeq	r6, [r0], -r4
    427c:	andeq	r6, r0, r6, lsr #10
    4280:	andeq	r6, r0, r8, lsl #11
    4284:	andeq	r6, r0, sl, asr #24
    4288:	andeq	r6, r0, r0, lsr r4
    428c:	andeq	r6, r0, ip, asr r0
    4290:	andeq	r6, r0, r8, lsr #10
    4294:	andeq	r6, r0, r4, lsl r4
    4298:	andeq	r6, r0, r4, lsr #10
    429c:	andeq	r6, r0, r2, lsl r0
    42a0:	andeq	r6, r0, r4, ror #23
    42a4:	ldrdeq	r6, [r0], -r8
    42a8:	andeq	r6, r0, r4, asr #7
    42ac:	ldrdeq	r6, [r0], -r4
    42b0:	bleq	403f4 <g_option_context_set_help_enabled@plt+0x3c544>
    42b4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    42b8:	strbtmi	fp, [sl], -r2, lsl #24
    42bc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    42c0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    42c4:	ldrmi	sl, [sl], #776	; 0x308
    42c8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    42cc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    42d0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    42d4:			; <UNDEFINED> instruction: 0xf85a4b06
    42d8:	stmdami	r6, {r0, r1, ip, sp}
    42dc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    42e0:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42e4:	stmia	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42e8:	andeq	r9, r1, r4, asr r9
    42ec:	muleq	r0, r4, r3
    42f0:	andeq	r0, r0, ip, lsr #7
    42f4:	andeq	r0, r0, r0, asr #7
    42f8:	ldr	r3, [pc, #20]	; 4314 <g_option_context_set_help_enabled@plt+0x464>
    42fc:	ldr	r2, [pc, #20]	; 4318 <g_option_context_set_help_enabled@plt+0x468>
    4300:	add	r3, pc, r3
    4304:	ldr	r2, [r3, r2]
    4308:	cmp	r2, #0
    430c:	bxeq	lr
    4310:	b	3590 <__gmon_start__@plt>
    4314:	andeq	r9, r1, r4, lsr r9
    4318:	muleq	r0, r8, r3
    431c:	blmi	1d633c <g_option_context_set_help_enabled@plt+0x1d248c>
    4320:	bmi	1d5508 <g_option_context_set_help_enabled@plt+0x1d1658>
    4324:	addmi	r4, r3, #2063597568	; 0x7b000000
    4328:	andle	r4, r3, sl, ror r4
    432c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4330:	ldrmi	fp, [r8, -r3, lsl #2]
    4334:	svclt	0x00004770
    4338:	andeq	r9, r1, r0, lsl #26
    433c:	strdeq	r9, [r1], -ip
    4340:	andeq	r9, r1, r0, lsl r9
    4344:	andeq	r0, r0, r0, lsr #7
    4348:	stmdbmi	r9, {r3, fp, lr}
    434c:	bmi	255534 <g_option_context_set_help_enabled@plt+0x251684>
    4350:	bne	25553c <g_option_context_set_help_enabled@plt+0x25168c>
    4354:	svceq	0x00cb447a
    4358:			; <UNDEFINED> instruction: 0x01a1eb03
    435c:	andle	r1, r3, r9, asr #32
    4360:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4364:	ldrmi	fp, [r8, -r3, lsl #2]
    4368:	svclt	0x00004770
    436c:	ldrdeq	r9, [r1], -r4
    4370:	ldrdeq	r9, [r1], -r0
    4374:	andeq	r9, r1, r4, ror #17
    4378:	andeq	r0, r0, r4, lsr #7
    437c:	blmi	2b17a4 <g_option_context_set_help_enabled@plt+0x2ad8f4>
    4380:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4384:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    4388:	blmi	27293c <g_option_context_set_help_enabled@plt+0x26ea8c>
    438c:	ldrdlt	r5, [r3, -r3]!
    4390:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4394:			; <UNDEFINED> instruction: 0xf7ff6818
    4398:			; <UNDEFINED> instruction: 0xf7ffed68
    439c:	blmi	1c42a0 <g_option_context_set_help_enabled@plt+0x1c03f0>
    43a0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    43a4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    43a8:	andeq	r9, r1, r2, lsr #25
    43ac:			; <UNDEFINED> instruction: 0x000198b4
    43b0:			; <UNDEFINED> instruction: 0x000003bc
    43b4:	andeq	r9, r1, lr, ror #24
    43b8:	andeq	r9, r1, r2, lsl #25
    43bc:	svclt	0x0000e7c4
    43c0:	andcs	r4, r5, #2129920	; 0x208000
    43c4:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    43c8:	stcmi	0, cr2, [r1]
    43cc:	b	4423d0 <g_option_context_set_help_enabled@plt+0x43e520>
    43d0:	ldrbtmi	r4, [sp], #-3200	; 0xfffff380
    43d4:			; <UNDEFINED> instruction: 0x4601447c
    43d8:			; <UNDEFINED> instruction: 0xf7ff4628
    43dc:	ldmdbmi	lr!, {r1, r3, r6, r8, fp, sp, lr, pc}^
    43e0:	andcs	r2, r0, r5, lsl #4
    43e4:			; <UNDEFINED> instruction: 0xf7ff4479
    43e8:	ldmdbmi	ip!, {r2, r9, fp, sp, lr, pc}^
    43ec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    43f0:	andcs	r4, r0, r6, lsl #12
    43f4:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43f8:			; <UNDEFINED> instruction: 0x46024631
    43fc:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    4400:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4404:			; <UNDEFINED> instruction: 0xf7ff4620
    4408:	ldmdbmi	r6!, {r2, r4, r5, r8, fp, sp, lr, pc}^
    440c:	andcs	r2, r0, r5, lsl #4
    4410:			; <UNDEFINED> instruction: 0xf7ff4479
    4414:	strmi	lr, [r1], -lr, ror #19
    4418:			; <UNDEFINED> instruction: 0xf7ff4628
    441c:	ldmdbmi	r2!, {r1, r3, r5, r8, fp, sp, lr, pc}^
    4420:	andcs	r2, r0, r5, lsl #4
    4424:			; <UNDEFINED> instruction: 0xf7ff4479
    4428:	strmi	lr, [r1], -r4, ror #19
    442c:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    4430:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4434:	andcs	r4, r5, #1802240	; 0x1b8000
    4438:	ldrbtmi	r2, [r9], #-0
    443c:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4440:	stmdami	ip!, {r0, r9, sl, lr}^
    4444:			; <UNDEFINED> instruction: 0xf7ff4478
    4448:	stmdbmi	fp!, {r2, r4, r8, fp, sp, lr, pc}^
    444c:	andcs	r2, r0, r5, lsl #4
    4450:			; <UNDEFINED> instruction: 0xf7ff4479
    4454:	strmi	lr, [r1], -lr, asr #19
    4458:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    445c:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4460:	andcs	r4, r5, #1687552	; 0x19c000
    4464:	ldrbtmi	r2, [r9], #-0
    4468:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    446c:	stmdami	r5!, {r0, r9, sl, lr}^
    4470:			; <UNDEFINED> instruction: 0xf7ff4478
    4474:	stmdbmi	r4!, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
    4478:	andcs	r2, r0, r5, lsl #4
    447c:			; <UNDEFINED> instruction: 0xf7ff4479
    4480:			; <UNDEFINED> instruction: 0x4601e9b8
    4484:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    4488:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    448c:	andcs	r4, r5, #96, 18	; 0x180000
    4490:	ldrbtmi	r2, [r9], #-0
    4494:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4498:	ldmdami	lr, {r0, r9, sl, lr}^
    449c:			; <UNDEFINED> instruction: 0xf7ff4478
    44a0:	ldmdbmi	sp, {r3, r5, r6, r7, fp, sp, lr, pc}^
    44a4:	andcs	r2, r0, r5, lsl #4
    44a8:			; <UNDEFINED> instruction: 0xf7ff4479
    44ac:	strmi	lr, [r1], -r2, lsr #19
    44b0:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    44b4:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44b8:	andcs	r4, r5, #1458176	; 0x164000
    44bc:	ldrbtmi	r2, [r9], #-0
    44c0:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44c4:	ldmdami	r7, {r0, r9, sl, lr}^
    44c8:			; <UNDEFINED> instruction: 0xf7ff4478
    44cc:	ldmdbmi	r6, {r1, r4, r6, r7, fp, sp, lr, pc}^
    44d0:	andcs	r2, r0, r5, lsl #4
    44d4:			; <UNDEFINED> instruction: 0xf7ff4479
    44d8:	strmi	lr, [r1], -ip, lsl #19
    44dc:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    44e0:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44e4:	andcs	r4, r5, #1343488	; 0x148000
    44e8:	ldrbtmi	r2, [r9], #-0
    44ec:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44f0:	ldmdami	r0, {r0, r9, sl, lr}^
    44f4:			; <UNDEFINED> instruction: 0xf7ff4478
    44f8:	stmdbmi	pc, {r2, r3, r4, r5, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    44fc:	andcs	r2, r0, r5, lsl #4
    4500:			; <UNDEFINED> instruction: 0xf7ff4479
    4504:			; <UNDEFINED> instruction: 0x4601e976
    4508:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    450c:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4510:	andcs	r4, r5, #1228800	; 0x12c000
    4514:	ldrbtmi	r2, [r9], #-0
    4518:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    451c:	stmdami	r9, {r0, r9, sl, lr}^
    4520:			; <UNDEFINED> instruction: 0xf7ff4478
    4524:	stmdbmi	r8, {r1, r2, r5, r7, fp, sp, lr, pc}^
    4528:	andcs	r2, r0, r5, lsl #4
    452c:			; <UNDEFINED> instruction: 0xf7ff4479
    4530:	strmi	lr, [r1], -r0, ror #18
    4534:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    4538:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    453c:	andcs	r4, r5, #68, 18	; 0x110000
    4540:	ldrbtmi	r2, [r9], #-0
    4544:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4548:	stmdami	r2, {r0, r9, sl, lr}^
    454c:			; <UNDEFINED> instruction: 0xf7ff4478
    4550:	stmdbmi	r1, {r4, r7, fp, sp, lr, pc}^
    4554:	andcs	r2, r0, r5, lsl #4
    4558:			; <UNDEFINED> instruction: 0xf7ff4479
    455c:	strmi	lr, [r1], -sl, asr #18
    4560:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    4564:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4568:	andcs	r4, r5, #999424	; 0xf4000
    456c:	ldrbtmi	r2, [r9], #-0
    4570:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4574:	ldmdami	fp!, {r0, r9, sl, lr}
    4578:			; <UNDEFINED> instruction: 0xf7ff4478
    457c:	ldmdbmi	sl!, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    4580:	andcs	r2, r0, r5, lsl #4
    4584:			; <UNDEFINED> instruction: 0xf7ff4479
    4588:			; <UNDEFINED> instruction: 0x4601e934
    458c:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    4590:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4594:	andcs	r4, r5, #884736	; 0xd8000
    4598:	ldrbtmi	r2, [r9], #-0
    459c:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45a0:	ldmdami	r4!, {r0, r9, sl, lr}
    45a4:			; <UNDEFINED> instruction: 0xf7ff4478
    45a8:	strtmi	lr, [r0], -r4, ror #16
    45ac:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45b0:	andcs	r4, r5, #802816	; 0xc4000
    45b4:	ldrbtmi	r2, [r9], #-0
    45b8:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    45bc:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
    45c0:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45c4:			; <UNDEFINED> instruction: 0xf7ff2001
    45c8:	svclt	0x0000ec2c
    45cc:	andeq	r5, r0, sl, ror #26
    45d0:	andeq	r6, r0, sl, lsr r9
    45d4:	andeq	r6, r0, ip, lsr #2
    45d8:	andeq	r5, r0, r4, asr sp
    45dc:	andeq	r5, r0, r2, asr sp
    45e0:	andeq	r5, r0, lr, asr #26
    45e4:	andeq	r5, r0, ip, asr #26
    45e8:	andeq	r5, r0, r4, asr #26
    45ec:	andeq	r5, r0, r6, asr #26
    45f0:	andeq	r5, r0, sl, asr #26
    45f4:	andeq	r5, r0, r0, asr sp
    45f8:	andeq	r5, r0, r4, asr sp
    45fc:	andeq	r5, r0, r2, ror sp
    4600:	andeq	r5, r0, r6, ror sp
    4604:	andeq	r5, r0, r4, lsl #27
    4608:	andeq	r5, r0, r8, lsl #27
    460c:	andeq	r5, r0, r2, lsr #27
    4610:	andeq	r5, r0, r6, lsr #27
    4614:			; <UNDEFINED> instruction: 0x00005dbc
    4618:	andeq	r5, r0, r0, asr #27
    461c:	ldrdeq	r5, [r0], -lr
    4620:	andeq	r5, r0, r2, ror #27
    4624:	andeq	r5, r0, ip, ror #27
    4628:	strdeq	r5, [r0], -r0
    462c:	andeq	r5, r0, r2, lsl lr
    4630:	andeq	r5, r0, r6, lsl lr
    4634:	andeq	r5, r0, ip, lsr #28
    4638:	andeq	r5, r0, r0, lsr lr
    463c:	andeq	r5, r0, lr, lsr lr
    4640:	andeq	r5, r0, r2, asr #28
    4644:	andeq	r5, r0, r0, ror #28
    4648:	andeq	r5, r0, r4, ror #28
    464c:	andeq	r5, r0, sl, ror #28
    4650:	andeq	r5, r0, lr, ror #28
    4654:	andeq	r5, r0, r0, lsl #29
    4658:	andeq	r5, r0, r4, lsl #29
    465c:	muleq	r0, lr, lr
    4660:	andeq	r5, r0, r2, lsr #29
    4664:			; <UNDEFINED> instruction: 0x00005eb0
    4668:			; <UNDEFINED> instruction: 0x00005eb4
    466c:	ldrdeq	r5, [r0], -r2
    4670:	ldrdeq	r5, [r0], -r6
    4674:	strdeq	r5, [r0], -r8
    4678:	strdeq	r5, [r0], -r6
    467c:	andeq	r5, r0, lr, lsl #30
    4680:	bmi	5716c4 <g_option_context_set_help_enabled@plt+0x56d814>
    4684:	addlt	fp, r2, r0, lsl r5
    4688:	blmi	52eaa0 <g_option_context_set_help_enabled@plt+0x52abf0>
    468c:			; <UNDEFINED> instruction: 0xf851447a
    4690:	ldmpl	r3, {r2, r8, r9, fp}^
    4694:	movwls	r6, #6171	; 0x181b
    4698:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    469c:			; <UNDEFINED> instruction: 0xf7ff9100
    46a0:	strmi	lr, [r4], -ip, ror #18
    46a4:	strtmi	r4, [r1], -lr, lsl #16
    46a8:			; <UNDEFINED> instruction: 0xf7fe4478
    46ac:	strtmi	lr, [r0], -r2, ror #31
    46b0:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    46b4:	blmi	256ee8 <g_option_context_set_help_enabled@plt+0x253038>
    46b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46bc:	blls	5e72c <g_option_context_set_help_enabled@plt+0x5a87c>
    46c0:			; <UNDEFINED> instruction: 0xf04f405a
    46c4:	mrsle	r0, LR_abt
    46c8:	pop	{r1, ip, sp, pc}
    46cc:	andlt	r4, r4, r0, lsl r0
    46d0:			; <UNDEFINED> instruction: 0xf7ff4770
    46d4:	svclt	0x0000ea18
    46d8:	andeq	r9, r1, ip, lsr #11
    46dc:			; <UNDEFINED> instruction: 0x000003b0
    46e0:	andeq	r5, r0, ip, lsr lr
    46e4:	andeq	r9, r1, r0, lsl #11
    46e8:	addlt	fp, r2, r0, lsl r5
    46ec:			; <UNDEFINED> instruction: 0xf7ff9101
    46f0:	bls	7ed88 <g_option_context_set_help_enabled@plt+0x7aed8>
    46f4:	stmdami	r5, {r2, r9, sl, lr}
    46f8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    46fc:			; <UNDEFINED> instruction: 0xffc0f7ff
    4700:	andlt	r4, r2, r0, lsr #12
    4704:			; <UNDEFINED> instruction: 0x4010e8bd
    4708:	mcrlt	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    470c:	strdeq	r5, [r0], -r6
    4710:			; <UNDEFINED> instruction: 0x4604b510
    4714:	stmdami	sl, {r0, r3, r4, r8, ip, sp, pc}
    4718:			; <UNDEFINED> instruction: 0xf7fe4478
    471c:	strtmi	lr, [r0], -sl, lsr #31
    4720:	mrscs	r2, R9_usr
    4724:	bl	1c2728 <g_option_context_set_help_enabled@plt+0x1be878>
    4728:	stmdami	r6, {r2, r9, sl, lr}
    472c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    4730:	svc	0x009ef7fe
    4734:	pop	{r5, r9, sl, lr}
    4738:			; <UNDEFINED> instruction: 0xf7fe4010
    473c:	svclt	0x0000be6b
    4740:	andeq	r5, r0, r0, ror #27
    4744:	andeq	r7, r0, r2, lsr #28
    4748:	ldmdale	sl, {r1, r2, fp, sp}
    474c:			; <UNDEFINED> instruction: 0xf000e8df
    4750:	cfstrseq	mvf0, [sl, #-28]	; 0xffffffe4
    4754:	andseq	r1, r0, r3, lsl r6
    4758:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    475c:	stmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
    4760:			; <UNDEFINED> instruction: 0x47704478
    4764:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    4768:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    476c:			; <UNDEFINED> instruction: 0x47704478
    4770:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    4774:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    4778:			; <UNDEFINED> instruction: 0x47704478
    477c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    4780:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    4784:			; <UNDEFINED> instruction: 0x47704478
    4788:	andeq	r5, r0, sl, ror #27
    478c:			; <UNDEFINED> instruction: 0x00005db4
    4790:			; <UNDEFINED> instruction: 0x000061b2
    4794:			; <UNDEFINED> instruction: 0x00005db0
    4798:	andeq	r5, r0, r6, asr #27
    479c:	andeq	r5, r0, ip, lsr #27
    47a0:	andeq	r5, r0, lr, lsr #27
    47a4:	andeq	r5, r0, r0, lsl #27
    47a8:	stmdale	r1!, {r3, fp, sp}
    47ac:			; <UNDEFINED> instruction: 0xf000e8df
    47b0:	ldrne	r0, [r4, -r8, lsl #10]
    47b4:	tstne	lr, sl, lsl sp
    47b8:	stmdami	pc, {r0, r1, r3}	; <UNPREDICTABLE>
    47bc:			; <UNDEFINED> instruction: 0x47704478
    47c0:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    47c4:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    47c8:			; <UNDEFINED> instruction: 0x47704478
    47cc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    47d0:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    47d4:			; <UNDEFINED> instruction: 0x47704478
    47d8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    47dc:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    47e0:			; <UNDEFINED> instruction: 0x47704478
    47e4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    47e8:	stmdami	fp, {r4, r5, r6, r8, r9, sl, lr}
    47ec:			; <UNDEFINED> instruction: 0x47704478
    47f0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    47f4:	svclt	0x00004770
    47f8:	andeq	r5, r0, ip, lsr #27
    47fc:	muleq	r0, sl, sp
    4800:	ldrdeq	r5, [r0], -r0
    4804:			; <UNDEFINED> instruction: 0x00005dba
    4808:			; <UNDEFINED> instruction: 0x00005dbc
    480c:	andeq	r5, r0, sl, lsl #27
    4810:	muleq	r0, r0, sp
    4814:	muleq	r0, r2, sp
    4818:	muleq	r0, r4, sp
    481c:	andeq	r5, r0, sl, asr sp
    4820:	ldrlt	r4, [r0, #-2346]	; 0xfffff6d6
    4824:			; <UNDEFINED> instruction: 0x46044479
    4828:	b	ffbc282c <g_option_context_set_help_enabled@plt+0xffbbe97c>
    482c:	eorsle	r2, sl, r0, lsl #16
    4830:	strtmi	r4, [r0], -r7, lsr #18
    4834:			; <UNDEFINED> instruction: 0xf7ff4479
    4838:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    483c:	stmdbmi	r5!, {r0, r3, r4, r5, ip, lr, pc}
    4840:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4844:	b	ff842848 <g_option_context_set_help_enabled@plt+0xff83e998>
    4848:	stmdbmi	r3!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    484c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4850:	b	ff6c2854 <g_option_context_set_help_enabled@plt+0xff6be9a4>
    4854:	stmdbmi	r1!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    4858:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    485c:	b	ff542860 <g_option_context_set_help_enabled@plt+0xff53e9b0>
    4860:	ldmdbmi	pc, {r3, r4, r6, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
    4864:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4868:	b	ff3c286c <g_option_context_set_help_enabled@plt+0xff3be9bc>
    486c:	ldmdbmi	sp, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    4870:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4874:	b	ff242878 <g_option_context_set_help_enabled@plt+0xff23e9c8>
    4878:	ldmdbmi	fp, {r3, r8, r9, ip, sp, pc}
    487c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4880:	b	ff0c2884 <g_option_context_set_help_enabled@plt+0xff0be9d4>
    4884:	ldmdbmi	r9, {r3, r5, r6, r7, r8, ip, sp, pc}
    4888:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    488c:	b	fef42890 <g_option_context_set_help_enabled@plt+0xfef3e9e0>
    4890:	ldmdbmi	r7, {r3, r6, r7, r8, ip, sp, pc}
    4894:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4898:	b	fedc289c <g_option_context_set_help_enabled@plt+0xfedbe9ec>
    489c:	svclt	0x00183800
    48a0:	submi	r2, r0, #1
    48a4:	andcs	fp, r1, r0, lsl sp
    48a8:	andcs	fp, r2, r0, lsl sp
    48ac:	andcs	fp, r5, r0, lsl sp
    48b0:	andcs	fp, r9, r0, lsl sp
    48b4:	andcs	fp, r3, r0, lsl sp
    48b8:	andcs	fp, r4, r0, lsl sp
    48bc:	andcs	fp, r6, r0, lsl sp
    48c0:	andcs	fp, r7, r0, lsl sp
    48c4:	andcs	fp, r8, r0, lsl sp
    48c8:	svclt	0x0000bd10
    48cc:	andeq	r5, r0, r4, asr #26
    48d0:	andeq	r5, r0, ip, ror #26
    48d4:	andeq	r5, r0, r2, lsr #26
    48d8:	andeq	r5, r0, r2, lsr #26
    48dc:	andeq	r5, r0, lr, lsl sp
    48e0:	andeq	r5, r0, sl, lsl sp
    48e4:	andeq	r5, r0, r6, lsl sp
    48e8:	andeq	r5, r0, r2, lsl sp
    48ec:	andeq	r5, r0, lr, lsl #26
    48f0:	andeq	r5, r0, r2, lsl sp
    48f4:	bmi	8d6d84 <g_option_context_set_help_enabled@plt+0x8d2ed4>
    48f8:	blmi	8d5ae4 <g_option_context_set_help_enabled@plt+0x8d1c34>
    48fc:	mvnsmi	lr, sp, lsr #18
    4900:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4904:	strmi	fp, [r6], -r6, lsl #1
    4908:	ldmdavs	r2, {r0, r8, sl, fp, sp, pc}
    490c:			; <UNDEFINED> instruction: 0xf04f9205
    4910:	svcmi	0x001e0200
    4914:	ldrbtmi	ip, [pc], #-2831	; 491c <g_option_context_set_help_enabled@plt+0xa6c>
    4918:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    491c:	stm	r5, {r2, r3, r5, r9, sl, lr}
    4920:	ldmdami	fp, {r0, r1, r2, r3}
    4924:			; <UNDEFINED> instruction: 0xf7fe4478
    4928:	andcs	lr, r1, #236, 28	; 0xec0
    492c:	stmdavs	r3!, {r0, r2, r9, sl, lr}
    4930:	andle	r4, sl, lr, lsl r2
    4934:	andcs	fp, r5, #-2147483590	; 0x8000003a
    4938:	andcs	r6, r0, r1, ror #16
    493c:	svc	0x0058f7fe
    4940:	strtmi	r4, [r8], -r1, lsl #12
    4944:	b	1342948 <g_option_context_set_help_enabled@plt+0x133ea98>
    4948:	strcc	r2, [r8], #-512	; 0xfffffe00
    494c:	mvnle	r4, r4, asr #10
    4950:	blmi	317198 <g_option_context_set_help_enabled@plt+0x3132e8>
    4954:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4958:	blls	15e9c8 <g_option_context_set_help_enabled@plt+0x15ab18>
    495c:			; <UNDEFINED> instruction: 0xf04f405a
    4960:	mrsle	r0, (UNDEF: 59)
    4964:	tstcs	r0, r8, lsr #12
    4968:	pop	{r1, r2, ip, sp, pc}
    496c:			; <UNDEFINED> instruction: 0xf7fe41f0
    4970:	ldrtmi	fp, [r9], -r5, ror #30
    4974:			; <UNDEFINED> instruction: 0xf7ff4628
    4978:			; <UNDEFINED> instruction: 0xe7dcea34
    497c:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4980:	andeq	r9, r1, r0, asr #6
    4984:			; <UNDEFINED> instruction: 0x000003b0
    4988:	andeq	r9, r1, r4, lsl #14
    498c:	muleq	r0, sl, ip
    4990:	andeq	r6, r0, r4, ror #30
    4994:	andeq	r9, r1, r4, ror #5
    4998:	addlt	fp, r2, r0, lsl r5
    499c:	movwcs	r4, #2315	; 0x90b
    49a0:	movwls	r4, #1562	; 0x61a
    49a4:			; <UNDEFINED> instruction: 0xf7fe4479
    49a8:	strmi	lr, [r4], -sl, asr #27
    49ac:			; <UNDEFINED> instruction: 0xf7ffb150
    49b0:			; <UNDEFINED> instruction: 0x4603e9bc
    49b4:			; <UNDEFINED> instruction: 0xf1a34620
    49b8:	blx	fed059c8 <g_option_context_set_help_enabled@plt+0xfed01b18>
    49bc:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    49c0:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    49c4:	andlt	r4, r2, r0, lsr #12
    49c8:	svclt	0x0000bd10
    49cc:	andeq	r5, r0, r0, lsl ip
    49d0:	svcmi	0x00f0e92d
    49d4:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    49d8:	strcs	r8, [r0], -r2, lsl #22
    49dc:	blmi	fe317410 <g_option_context_set_help_enabled@plt+0xfe313560>
    49e0:	addlt	r4, fp, sl, ror r4
    49e4:	stmmi	fp, {r0, r2, ip, pc}
    49e8:	ldmpl	r3, {r2, r8, ip, pc}^
    49ec:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    49f0:			; <UNDEFINED> instruction: 0xf04f9309
    49f4:	strls	r0, [r7], -r0, lsl #6
    49f8:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49fc:	andcs	r4, r5, #2195456	; 0x218000
    4a00:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4a04:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    4a08:	stmmi	r4, {r0, r9, sl, lr}
    4a0c:			; <UNDEFINED> instruction: 0xf7fe4478
    4a10:			; <UNDEFINED> instruction: 0x4605eefe
    4a14:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a18:	strtmi	r4, [r8], -r4, lsl #12
    4a1c:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    4a20:			; <UNDEFINED> instruction: 0x46204631
    4a24:	b	1142a28 <g_option_context_set_help_enabled@plt+0x113eb78>
    4a28:	andcs	r4, r5, #2048000	; 0x1f4000
    4a2c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4a30:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    4a34:	strtmi	r4, [r0], -r1, lsl #12
    4a38:	svc	0x002cf7fe
    4a3c:	andcs	r4, r5, #1982464	; 0x1e4000
    4a40:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4a44:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    4a48:	strtmi	r4, [r0], -r1, lsl #12
    4a4c:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a50:	ldmdbmi	r6!, {r0, r2, r4, r5, r6, r9, fp, lr}^
    4a54:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4a58:			; <UNDEFINED> instruction: 0xf7fe4479
    4a5c:	svccs	0x0000ee4c
    4a60:	addshi	pc, fp, r0, asr #32
    4a64:	bge	12f688 <g_option_context_set_help_enabled@plt+0x12b7d8>
    4a68:	strtmi	sl, [r0], -r5, lsl #18
    4a6c:	svc	0x0072f7fe
    4a70:			; <UNDEFINED> instruction: 0xf0002800
    4a74:	blls	164d6c <g_option_context_set_help_enabled@plt+0x160ebc>
    4a78:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    4a7c:	strtmi	r8, [r0], -r9, lsr #1
    4a80:	stcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    4a84:	blcs	6b6a0 <g_option_context_set_help_enabled@plt+0x677f0>
    4a88:	movwcs	sp, #7523	; 0x1d63
    4a8c:	bvc	ffe423d0 <g_option_context_set_help_enabled@plt+0xffe3e520>
    4a90:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4a94:	beq	10159c <g_option_context_set_help_enabled@plt+0xfd6ec>
    4a98:	movwls	r4, #13976	; 0x3698
    4a9c:			; <UNDEFINED> instruction: 0xf8539b04
    4aa0:			; <UNDEFINED> instruction: 0xf7fe0028
    4aa4:			; <UNDEFINED> instruction: 0x2100efbe
    4aa8:	tstls	r8, sl, asr #12
    4aac:			; <UNDEFINED> instruction: 0xf7fe4607
    4ab0:	strmi	lr, [r5], -ip, asr #25
    4ab4:	rsble	r2, r6, r0, lsl #16
    4ab8:	mcr	6, 0, r4, cr8, cr0, {2}
    4abc:			; <UNDEFINED> instruction: 0xf7fe7a10
    4ac0:	strmi	lr, [r6], -r8, lsl #28
    4ac4:	ldrbmi	r2, [r2], -r0, lsl #6
    4ac8:			; <UNDEFINED> instruction: 0x46284631
    4acc:	andls	pc, r0, sp, asr #17
    4ad0:	ldc	7, cr15, [sl], {254}	; 0xfe
    4ad4:	stclle	14, cr1, [r9, #-16]!
    4ad8:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4adc:			; <UNDEFINED> instruction: 0x460746b3
    4ae0:	bne	93caf4 <g_option_context_set_help_enabled@plt+0x938c44>
    4ae4:	cfstrscs	mvf4, [r0], {131}	; 0x83
    4ae8:	strtmi	sp, [r2], -ip, ror #27
    4aec:	andcs	r4, r1, r9, asr r6
    4af0:	mcr	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    4af4:	blcc	11ebe8 <g_option_context_set_help_enabled@plt+0x11ad38>
    4af8:	movwcs	fp, #7960	; 0x1f18
    4afc:	svclt	0x00181c42
    4b00:	blcs	d708 <g_option_context_set_help_enabled@plt+0x9858>
    4b04:	stmdbmi	sl, {r0, r2, r3, r5, r6, r7, ip, lr, pc}^
    4b08:	andcs	r2, r5, #0
    4b0c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    4b10:	bvc	440378 <g_option_context_set_help_enabled@plt+0x43c4c8>
    4b14:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4b18:	stmdami	r6, {r0, r9, sl, lr}^
    4b1c:			; <UNDEFINED> instruction: 0xf7ff4478
    4b20:	strtmi	pc, [r8], -pc, lsr #27
    4b24:	tstcs	r0, sl, asr #12
    4b28:	mcr	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    4b2c:	movwlt	r4, #1539	; 0x603
    4b30:	eormi	r9, r3, r3, lsl #22
    4b34:	ldrtmi	r9, [r0], -r3, lsl #6
    4b38:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    4b3c:			; <UNDEFINED> instruction: 0xf1084638
    4b40:			; <UNDEFINED> instruction: 0xf7fe0801
    4b44:	blls	17fffc <g_option_context_set_help_enabled@plt+0x17c14c>
    4b48:	cfstr32le	mvfx4, [r7], #268	; 0x10c
    4b4c:	andcs	r9, r2, r3, lsl #22
    4b50:	andcs	fp, r0, r3, lsl #2
    4b54:	blmi	b9743c <g_option_context_set_help_enabled@plt+0xb9358c>
    4b58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4b5c:	blls	25ebcc <g_option_context_set_help_enabled@plt+0x25ad1c>
    4b60:			; <UNDEFINED> instruction: 0xf04f405a
    4b64:	mrsle	r0, (UNDEF: 127)
    4b68:	ldc	0, cr11, [sp], #44	; 0x2c
    4b6c:	pop	{r1, r8, r9, fp, pc}
    4b70:	bls	228b38 <g_option_context_set_help_enabled@plt+0x224c88>
    4b74:	movwls	r4, #13880	; 0x3638
    4b78:			; <UNDEFINED> instruction: 0xf7ff6891
    4b7c:	stmdals	r8, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4b80:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b84:	blls	23eae8 <g_option_context_set_help_enabled@plt+0x23ac38>
    4b88:	strls	r4, [r3, #-1592]	; 0xfffff9c8
    4b8c:			; <UNDEFINED> instruction: 0xf7ff6899
    4b90:	stmdals	r8, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4b94:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b98:			; <UNDEFINED> instruction: 0x4631e7d0
    4b9c:			; <UNDEFINED> instruction: 0xf7ff4620
    4ba0:			; <UNDEFINED> instruction: 0x4620fdb7
    4ba4:	ldcl	7, cr15, [r0], {254}	; 0xfe
    4ba8:			; <UNDEFINED> instruction: 0xe7d34630
    4bac:	bvc	440414 <g_option_context_set_help_enabled@plt+0x43c564>
    4bb0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    4bb4:	blls	238e90 <g_option_context_set_help_enabled@plt+0x234fe0>
    4bb8:	beq	440420 <g_option_context_set_help_enabled@plt+0x43c570>
    4bbc:			; <UNDEFINED> instruction: 0xf7ff6899
    4bc0:	stmdals	r8, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    4bc4:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bc8:	ldrmi	r2, [ip], -r0, lsl #6
    4bcc:	str	r9, [r8, r8, lsl #6]!
    4bd0:	andcs	r4, r5, #425984	; 0x68000
    4bd4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4bd8:	mcr	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    4bdc:	strtmi	r4, [r0], -r1, lsl #12
    4be0:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    4be4:			; <UNDEFINED> instruction: 0xf7fe4620
    4be8:			; <UNDEFINED> instruction: 0x2001ecb0
    4bec:	blls	1feabc <g_option_context_set_help_enabled@plt+0x1fac0c>
    4bf0:	ldmvs	r9, {r5, r9, sl, lr}
    4bf4:	stc2	7, cr15, [ip, #1020]	; 0x3fc
    4bf8:			; <UNDEFINED> instruction: 0xf7ff9807
    4bfc:	strtmi	lr, [r0], -sl, ror #16
    4c00:	stc	7, cr15, [r2], #1016	; 0x3f8
    4c04:	str	r2, [r5, r1]!
    4c08:	svc	0x007cf7fe
    4c0c:	andeq	r9, r1, r8, asr r2
    4c10:			; <UNDEFINED> instruction: 0x000003b0
    4c14:	andeq	r5, r0, r4, lsl #25
    4c18:	andeq	r5, r0, r6, ror ip
    4c1c:	andeq	r5, r0, r8, ror ip
    4c20:	andeq	r5, r0, lr, asr ip
    4c24:	andeq	r5, r0, sl, ror ip
    4c28:	andeq	r5, r0, r6, ror fp
    4c2c:	andeq	r5, r0, ip, asr #26
    4c30:	andeq	r5, r0, lr, ror ip
    4c34:	andeq	r7, r0, r4, lsr sl
    4c38:	andeq	r9, r1, r0, ror #1
    4c3c:	andeq	r5, r0, r2, lsr #23
    4c40:	svcmi	0x00f0e92d
    4c44:	ldrmi	fp, [r0], r5, lsl #1
    4c48:			; <UNDEFINED> instruction: 0x46064699
    4c4c:			; <UNDEFINED> instruction: 0xf7fe460f
    4c50:			; <UNDEFINED> instruction: 0xf8dfefce
    4c54:	ldrbtmi	sl, [sl], #240	; 0xf0
    4c58:	ldrdcc	pc, [r0], -sl
    4c5c:	ldrdcs	pc, [r4], -sl
    4c60:	strmi	r1, [sp], -r3, asr #21
    4c64:	bl	196986c <g_option_context_set_help_enabled@plt+0x19659bc>
    4c68:	movwls	r0, #4866	; 0x1302
    4c6c:	ldmib	sp, {r2, r9, sl, lr}^
    4c70:			; <UNDEFINED> instruction: 0xf6402300
    4c74:	vmvn.i32	d21, #15	; 0x0000000f
    4c78:	tstcs	r0, r3
    4c7c:	bl	1c556c4 <g_option_context_set_help_enabled@plt+0x1c51814>
    4c80:	svclt	0x00ac0303
    4c84:	movwcs	r2, #769	; 0x301
    4c88:	svclt	0x0004454f
    4c8c:	movwcs	r4, #1350	; 0x546
    4c90:	cmple	r4, r0, lsl #22
    4c94:			; <UNDEFINED> instruction: 0x463946b3
    4c98:			; <UNDEFINED> instruction: 0x463e4658
    4c9c:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ca0:	strmi	r4, [r7], -r9, asr #12
    4ca4:			; <UNDEFINED> instruction: 0xf7ff4640
    4ca8:			; <UNDEFINED> instruction: 0xf8dae864
    4cac:			; <UNDEFINED> instruction: 0xf8da3008
    4cb0:	vhadd.s8	d28, d8, d12
    4cb4:	bne	ff8d52b8 <g_option_context_set_help_enabled@plt+0xff8d1408>
    4cb8:	bl	19698c8 <g_option_context_set_help_enabled@plt+0x1965a18>
    4cbc:	movwls	r0, #13068	; 0x330c
    4cc0:	bls	bf43c <g_option_context_set_help_enabled@plt+0xbb58c>
    4cc4:	tsteq	lr, r0, asr #5	; <UNPREDICTABLE>
    4cc8:	strbmi	r2, [r9, #-512]	; 0xfffffe00
    4ccc:	movweq	lr, #43890	; 0xab72
    4cd0:	ble	4166d8 <g_option_context_set_help_enabled@plt+0x412828>
    4cd4:	strbmi	r2, [r8], -r0, lsl #6
    4cd8:	vmin.s8	q10, q2, <illegal reg q0.5>
    4cdc:	vmlal.s<illegal width 8>	q9, d0, d0[0]
    4ce0:			; <UNDEFINED> instruction: 0xf005020f
    4ce4:	strmi	pc, [r2], -r5, lsl #18
    4ce8:	ldrbmi	r4, [r8], -fp, lsl #12
    4cec:			; <UNDEFINED> instruction: 0xf0054631
    4cf0:			; <UNDEFINED> instruction: 0x4683f8ff
    4cf4:	ldrtmi	r4, [r1], -lr, lsl #12
    4cf8:			; <UNDEFINED> instruction: 0xf7ff4658
    4cfc:			; <UNDEFINED> instruction: 0x4606e83a
    4d00:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    4d04:	ldc	7, cr15, [r4], {254}	; 0xfe
    4d08:	andcs	r4, r5, #16, 18	; 0x40000
    4d0c:	ldrbtmi	r2, [r9], #-0
    4d10:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    4d14:	ldrtmi	r4, [r9], -r2, asr #12
    4d18:			; <UNDEFINED> instruction: 0xf7fe4633
    4d1c:	blmi	33fd4c <g_option_context_set_help_enabled@plt+0x33be9c>
    4d20:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    4d24:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    4d28:	bl	1dc2d28 <g_option_context_set_help_enabled@plt+0x1dbee78>
    4d2c:			; <UNDEFINED> instruction: 0xf7fe4640
    4d30:			; <UNDEFINED> instruction: 0x4630eb74
    4d34:	pop	{r0, r2, ip, sp, pc}
    4d38:			; <UNDEFINED> instruction: 0xf7fe4ff0
    4d3c:	andlt	fp, r5, fp, ror #22
    4d40:	svchi	0x00f0e8bd
    4d44:	ldrdeq	r9, [r1], -r6
    4d48:			; <UNDEFINED> instruction: 0x00005abe
    4d4c:			; <UNDEFINED> instruction: 0x00005aba
    4d50:	andeq	r9, r1, sl, lsl #6
    4d54:	svcmi	0x00f0e92d
    4d58:			; <UNDEFINED> instruction: 0x4617b095
    4d5c:	andls	r4, r5, #212, 22	; 0x35000
    4d60:	bmi	ff50dd68 <g_option_context_set_help_enabled@plt+0xff509eb8>
    4d64:	ldrbtmi	r9, [sl], #-13
    4d68:	ldrdls	r4, [ip, -r3]
    4d6c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    4d70:	tstls	r3, #1769472	; 0x1b0000
    4d74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d78:			; <UNDEFINED> instruction: 0xf7ff940e
    4d7c:	stmibmi	pc, {r1, r2, r3, r4, r5, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    4d80:	strtmi	r2, [r0], -r5, lsl #4
    4d84:			; <UNDEFINED> instruction: 0xf7fe4479
    4d88:	stmibmi	sp, {r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    4d8c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4d90:	strtmi	r4, [r0], -r5, lsl #12
    4d94:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    4d98:	strmi	r4, [r2], -r9, lsr #12
    4d9c:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    4da0:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    4da4:			; <UNDEFINED> instruction: 0xf7fe4606
    4da8:	blmi	ff200b70 <g_option_context_set_help_enabled@plt+0xff1fccc0>
    4dac:	movwls	r4, #42107	; 0xa47b
    4db0:	ldrtmi	r4, [r0], -r5, lsl #12
    4db4:			; <UNDEFINED> instruction: 0xf7fe461e
    4db8:			; <UNDEFINED> instruction: 0x4621eb30
    4dbc:			; <UNDEFINED> instruction: 0xf7ff4628
    4dc0:	stmibmi	r2, {r3, r4, r5, r6, fp, sp, lr, pc}^
    4dc4:	strtmi	r2, [r0], -r5, lsl #4
    4dc8:			; <UNDEFINED> instruction: 0xf7fe4479
    4dcc:			; <UNDEFINED> instruction: 0x4601ed12
    4dd0:			; <UNDEFINED> instruction: 0xf7fe4628
    4dd4:	ldmibmi	lr!, {r5, r6, r8, sl, fp, sp, lr, pc}
    4dd8:	strtmi	r2, [r0], -r5, lsl #4
    4ddc:			; <UNDEFINED> instruction: 0xf7fe4479
    4de0:	strmi	lr, [r1], -r8, lsl #26
    4de4:			; <UNDEFINED> instruction: 0xf7fe4628
    4de8:	bmi	feec0c40 <g_option_context_set_help_enabled@plt+0xfeebcd90>
    4dec:			; <UNDEFINED> instruction: 0x462849ba
    4df0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4df4:	ldcl	7, cr15, [lr], #-1016	; 0xfffffc08
    4df8:			; <UNDEFINED> instruction: 0xf0402f00
    4dfc:	blge	3a510c <g_option_context_set_help_enabled@plt+0x3a125c>
    4e00:	stmdbge	sp, {r2, r3, r9, fp, sp, pc}
    4e04:	movwls	r4, #26152	; 0x6628
    4e08:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    4e0c:			; <UNDEFINED> instruction: 0xf0002800
    4e10:	blls	365288 <g_option_context_set_help_enabled@plt+0x3613d8>
    4e14:	vqrdmulh.s<illegal width 8>	d18, d0, d2
    4e18:	bls	32515c <g_option_context_set_help_enabled@plt+0x3212ac>
    4e1c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    4e20:			; <UNDEFINED> instruction: 0xf8523b01
    4e24:			; <UNDEFINED> instruction: 0xf7fe0023
    4e28:	blmi	feb40620 <g_option_context_set_help_enabled@plt+0xfeb3c770>
    4e2c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4e30:	tstlt	fp, r1, lsl #13
    4e34:	blcs	eba70 <g_option_context_set_help_enabled@plt+0xe7bc0>
    4e38:	tsthi	r4, r0, lsl #6	; <UNPREDICTABLE>
    4e3c:			; <UNDEFINED> instruction: 0xf7ff4648
    4e40:	andls	pc, r7, fp, lsr #27
    4e44:	blls	3732ac <g_option_context_set_help_enabled@plt+0x36f3fc>
    4e48:	vqrdmulh.s<illegal width 8>	d2, d0, d3
    4e4c:			; <UNDEFINED> instruction: 0x46288117
    4e50:	bl	1ec2e50 <g_option_context_set_help_enabled@plt+0x1ebefa0>
    4e54:	blcs	aba90 <g_option_context_set_help_enabled@plt+0xa7be0>
    4e58:	adchi	pc, r9, r0, asr #6
    4e5c:	addge	pc, r0, #14614528	; 0xdf0000
    4e60:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4e64:	ldrbtmi	r4, [sl], #2975	; 0xb9f
    4e68:	movwls	r4, #33915	; 0x847b
    4e6c:	ldrd	r4, [r8], -r3	; <UNPREDICTABLE>
    4e70:	bls	397cec <g_option_context_set_help_enabled@plt+0x393e3c>
    4e74:	movwls	r4, #38011	; 0x947b
    4e78:			; <UNDEFINED> instruction: 0xb1696999
    4e7c:			; <UNDEFINED> instruction: 0xf7fe920b
    4e80:	bls	300748 <g_option_context_set_help_enabled@plt+0x2fc898>
    4e84:	ldrmi	r4, [r0], -r1, lsl #12
    4e88:			; <UNDEFINED> instruction: 0xf7fe2202
    4e8c:	blls	2805a4 <g_option_context_set_help_enabled@plt+0x27c6f4>
    4e90:			; <UNDEFINED> instruction: 0xf0402800
    4e94:	bls	3a5104 <g_option_context_set_help_enabled@plt+0x3a1254>
    4e98:			; <UNDEFINED> instruction: 0x46286891
    4e9c:	stc2	7, cr15, [r4], #-1020	; 0xfffffc04
    4ea0:			; <UNDEFINED> instruction: 0xf7fe980e
    4ea4:	movwcs	lr, #7958	; 0x1f16
    4ea8:	strtmi	r9, [r8], -r5, lsl #6
    4eac:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4eb0:	bl	1d42eb0 <g_option_context_set_help_enabled@plt+0x1d3f000>
    4eb4:			; <UNDEFINED> instruction: 0xf7fe4630
    4eb8:	blls	37fc88 <g_option_context_set_help_enabled@plt+0x37bdd8>
    4ebc:	strbmi	r3, [r3, #-2817]	; 0xfffff4ff
    4ec0:	blls	33c49c <g_option_context_set_help_enabled@plt+0x3385ec>
    4ec4:	eoreq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    4ec8:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    4ecc:	strmi	r9, [r5], -r7, lsl #22
    4ed0:	blls	231344 <g_option_context_set_help_enabled@plt+0x22d494>
    4ed4:	blcs	1f348 <g_option_context_set_help_enabled@plt+0x1b498>
    4ed8:	strbmi	sp, [r8], -r7, asr #32
    4edc:	stc	7, cr15, [r2], {254}	; 0xfe
    4ee0:			; <UNDEFINED> instruction: 0xf8da4606
    4ee4:			; <UNDEFINED> instruction: 0xf8db2014
    4ee8:	bcs	10f50 <g_option_context_set_help_enabled@plt+0xd0a0>
    4eec:	strcs	fp, [r0], #-3852	; 0xfffff0f4
    4ef0:	stmdblt	fp, {r1, sl, sp}
    4ef4:	streq	pc, [r1], #-68	; 0xffffffbc
    4ef8:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    4efc:	ldrdlt	r6, [fp, -fp]
    4f00:	streq	pc, [r4], #-68	; 0xffffffbc
    4f04:	ldrbtmi	r4, [fp], #-2938	; 0xfffff486
    4f08:	tstlt	fp, fp, lsl sl
    4f0c:	streq	pc, [r8], #-68	; 0xffffffbc
    4f10:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    4f14:	tstlt	fp, fp, asr sl
    4f18:	strteq	pc, [r0], #-68	; 0xffffffbc
    4f1c:	movwls	r2, #58112	; 0xe300
    4f20:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    4f24:	ldrbtmi	r4, [sl], #-2676	; 0xfffff58c
    4f28:	stmib	r2, {r0, r1, r4, r7, r9, fp, sp, lr}^
    4f2c:	ldrmi	r0, [sl], -r2, lsl #2
    4f30:	bmi	1cb1364 <g_option_context_set_help_enabled@plt+0x1cad4b4>
    4f34:	stmdbls	r6, {r1, r3, r4, r5, r6, sl, lr}
    4f38:	strtmi	r2, [r8], -r0, lsl #6
    4f3c:	movwcs	lr, #2509	; 0x9cd
    4f40:	tstls	r2, r2, lsr #12
    4f44:			; <UNDEFINED> instruction: 0xf7fe4631
    4f48:	strmi	lr, [r7], -lr, ror #20
    4f4c:	addle	r2, pc, r0, lsl #16
    4f50:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    4f54:	blcs	1f9c8 <g_option_context_set_help_enabled@plt+0x1bb18>
    4f58:	blls	1791fc <g_option_context_set_help_enabled@plt+0x17534c>
    4f5c:			; <UNDEFINED> instruction: 0xd1a42b00
    4f60:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    4f64:	b	ff942f64 <g_option_context_set_help_enabled@plt+0xff93f0b4>
    4f68:			; <UNDEFINED> instruction: 0xf7fee79f
    4f6c:	strmi	lr, [r4], -r6, lsl #22
    4f70:	strtmi	r4, [r1], -r8, asr #12
    4f74:	bl	fee42f74 <g_option_context_set_help_enabled@plt+0xfee3f0c4>
    4f78:	strtmi	r4, [r0], -r6, lsl #12
    4f7c:	b	1342f7c <g_option_context_set_help_enabled@plt+0x133f0cc>
    4f80:	strtmi	lr, [r1], -pc, lsr #15
    4f84:			; <UNDEFINED> instruction: 0xf7ff4628
    4f88:	strtmi	pc, [r8], -r3, asr #23
    4f8c:	b	ff742f8c <g_option_context_set_help_enabled@plt+0xff73f0dc>
    4f90:	bmi	1756818 <g_option_context_set_help_enabled@plt+0x1752968>
    4f94:	ldrbtmi	r4, [sl], #-2886	; 0xfffff4ba
    4f98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f9c:	subsmi	r9, sl, r3, lsl fp
    4fa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4fa4:	addhi	pc, r1, r0, asr #32
    4fa8:	pop	{r0, r2, r4, ip, sp, pc}
    4fac:			; <UNDEFINED> instruction: 0x46488ff0
    4fb0:	b	ffd42fb0 <g_option_context_set_help_enabled@plt+0xffd3f100>
    4fb4:	strb	r9, [ip, r5, lsl #16]!
    4fb8:	strtmi	r9, [r8], -r5, lsl #18
    4fbc:	blx	fea42fc2 <g_option_context_set_help_enabled@plt+0xfea3f112>
    4fc0:			; <UNDEFINED> instruction: 0xf7fe4628
    4fc4:	andcs	lr, r1, r2, asr #21
    4fc8:	stmdals	lr, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4fcc:			; <UNDEFINED> instruction: 0xf7fe9309
    4fd0:	ldrtmi	lr, [r0], -r0, lsl #29
    4fd4:			; <UNDEFINED> instruction: 0xf7fe970e
    4fd8:	stmdbmi	ip, {r4, r5, r8, sl, fp, sp, lr, pc}^
    4fdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4fe0:	ldrtmi	r4, [r8], -r4, lsl #13
    4fe4:			; <UNDEFINED> instruction: 0xf7fe4667
    4fe8:	stmdbls	ip, {r2, sl, fp, sp, lr, pc}
    4fec:	stmdavs	r9, {r1, r3, r4, r5, r9, sl, lr}
    4ff0:	b	fe7c2ff0 <g_option_context_set_help_enabled@plt+0xfe7bf140>
    4ff4:			; <UNDEFINED> instruction: 0xf7fe4638
    4ff8:	bmi	117f840 <g_option_context_set_help_enabled@plt+0x117b990>
    4ffc:	stmdage	pc, {r1, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    5000:	ldmpl	sl, {r4, r8, sp}
    5004:			; <UNDEFINED> instruction: 0xf7fe6812
    5008:	stmdacs	r0, {r2, r8, r9, fp, sp, lr, pc}
    500c:			; <UNDEFINED> instruction: 0xf89dd0a0
    5010:			; <UNDEFINED> instruction: 0xf002203c
    5014:	bcs	1645b98 <g_option_context_set_help_enabled@plt+0x1641ce8>
    5018:			; <UNDEFINED> instruction: 0xf7fed19a
    501c:	blls	2807c4 <g_option_context_set_help_enabled@plt+0x27c914>
    5020:	andeq	pc, r1, #68	; 0x44
    5024:	stmib	r3, {r0, r1, r2, r3, r4, r7, r9, fp, sp, lr}^
    5028:	ldrtmi	r0, [r9], -r2, lsl #2
    502c:	ldmdbmi	r9!, {r0, r1, r2, r3, r8, ip, sp, pc}
    5030:	stmdals	r6, {r0, r3, r4, r5, r6, sl, lr}
    5034:	stmib	sp, {r8, r9, sp}^
    5038:	ldrtmi	r1, [r1], -r0, lsl #6
    503c:	strtmi	r9, [r8], -r2
    5040:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5044:	orrle	r2, r3, r0, lsl #16
    5048:	blls	3bece4 <g_option_context_set_help_enabled@plt+0x3bae34>
    504c:	ldmvs	r9, {r3, r5, r9, sl, lr}
    5050:	blx	17c3056 <g_option_context_set_help_enabled@plt+0x17bf1a6>
    5054:			; <UNDEFINED> instruction: 0xf7fe980e
    5058:			; <UNDEFINED> instruction: 0x4628ee3c
    505c:	b	1d4305c <g_option_context_set_help_enabled@plt+0x1d3f1ac>
    5060:	ldr	r2, [r6, r1]
    5064:	strtmi	r9, [r8], -r5, lsl #18
    5068:	blx	14c306e <g_option_context_set_help_enabled@plt+0x14bf1be>
    506c:			; <UNDEFINED> instruction: 0xf7fe4648
    5070:			; <UNDEFINED> instruction: 0x4628ea96
    5074:	b	1a43074 <g_option_context_set_help_enabled@plt+0x1a3f1c4>
    5078:	str	r2, [sl, r1]
    507c:	andcs	r4, r5, #622592	; 0x98000
    5080:			; <UNDEFINED> instruction: 0xf7fe4479
    5084:	ldmib	sp, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    5088:			; <UNDEFINED> instruction: 0xf103230c
    508c:	blcc	55e94 <g_option_context_set_help_enabled@plt+0x51fe4>
    5090:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    5094:	bl	feec3094 <g_option_context_set_help_enabled@plt+0xfeebf1e4>
    5098:	strtmi	r4, [r8], -r4, lsl #12
    509c:			; <UNDEFINED> instruction: 0xf7ff4621
    50a0:			; <UNDEFINED> instruction: 0x4620fb37
    50a4:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50a8:			; <UNDEFINED> instruction: 0xf7fee7e0
    50ac:	svclt	0x0000ed2c
    50b0:			; <UNDEFINED> instruction: 0x000003b0
    50b4:	ldrdeq	r8, [r1], -r2
    50b8:	andeq	r5, r0, sl, ror sl
    50bc:	andeq	r5, r0, r0, ror sl
    50c0:	andeq	r5, r0, lr, ror #20
    50c4:	andeq	r5, r0, sl, ror #20
    50c8:	andeq	r8, r1, ip, lsl #29
    50cc:	andeq	r5, r0, ip, asr #20
    50d0:	andeq	r5, r0, ip, ror #20
    50d4:	ldrdeq	r5, [r0], -ip
    50d8:	andeq	r8, r1, lr, ror #10
    50dc:	andeq	r9, r1, r0, lsl #4
    50e0:	andeq	r9, r1, r6, asr #3
    50e4:	andeq	r9, r1, r4, asr #3
    50e8:			; <UNDEFINED> instruction: 0x000191b8
    50ec:	andeq	r9, r1, r2, lsr r1
    50f0:	andeq	r9, r1, r6, lsr #2
    50f4:	andeq	r9, r1, sl, lsl r1
    50f8:	andeq	r9, r1, r6, lsl #2
    50fc:			; <UNDEFINED> instruction: 0xfffffd09
    5100:	ldrdeq	r9, [r1], -sl
    5104:	muleq	r0, lr, r5
    5108:	andeq	r8, r1, r2, lsr #25
    510c:	andeq	r5, r0, r6, asr #18
    5110:			; <UNDEFINED> instruction: 0x000003b8
    5114:			; <UNDEFINED> instruction: 0xfffffc0d
    5118:	andeq	r5, r0, r0, lsl #17
    511c:	svcmi	0x00f0e92d
    5120:	addlt	r2, r3, r0, lsl #2
    5124:			; <UNDEFINED> instruction: 0xf7fe4680
    5128:	stmdbmi	r7, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    512c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5130:	andcs	r4, r0, r3, lsl #13
    5134:	andlt	pc, r4, sp, asr #17
    5138:	bl	16c3138 <g_option_context_set_help_enabled@plt+0x16bf288>
    513c:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5140:	ldrdmi	pc, [r0], -fp
    5144:	rsble	r2, r9, r0, lsl #24
    5148:	ldrdge	pc, [r0, -pc]
    514c:	ldrdls	pc, [r0, -pc]
    5150:	ldrbtmi	r4, [sl], #3904	; 0xf40
    5154:	ldrbtmi	r4, [r9], #3648	; 0xe40
    5158:	ldrbtmi	r9, [pc], #-3329	; 5160 <g_option_context_set_help_enabled@plt+0x12b0>
    515c:	eor	r4, r5, lr, ror r4
    5160:	cmnle	r1, r0, lsl #16
    5164:			; <UNDEFINED> instruction: 0xf7fe4640
    5168:	strmi	lr, [r4], -lr, lsr #21
    516c:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    5170:	smlalbblt	r4, ip, r3, r6
    5174:	tstlt	r3, r3, lsr #16
    5178:	addmi	r6, r3, #1769472	; 0x1b0000
    517c:	ldrbmi	sp, [r9], -r9, lsr #32
    5180:			; <UNDEFINED> instruction: 0xf7fe4620
    5184:	bllt	840324 <g_option_context_set_help_enabled@plt+0x83c474>
    5188:	strbmi	r6, [r0], -r9, lsr #16
    518c:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    5190:	strmi	r6, [r4], -r9, lsr #16
    5194:	ldmdami	r1!, {r1, r9, sl, lr}
    5198:			; <UNDEFINED> instruction: 0xf7fe4478
    519c:	strtmi	lr, [r0], -sl, asr #19
    51a0:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51a4:	svcmi	0x0004f855
    51a8:	eorsle	r2, r7, r0, lsl #24
    51ac:			; <UNDEFINED> instruction: 0x46204651
    51b0:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    51b4:	strmi	r4, [r3], r9, asr #12
    51b8:			; <UNDEFINED> instruction: 0xf7fe4620
    51bc:			; <UNDEFINED> instruction: 0xf1bbee26
    51c0:	bicle	r0, sp, r0, lsl #30
    51c4:	sbcle	r2, sp, r0, lsl #16
    51c8:			; <UNDEFINED> instruction: 0xf7fe4640
    51cc:			; <UNDEFINED> instruction: 0x4604ee54
    51d0:	ldrbmi	lr, [r9], -ip, asr #15
    51d4:			; <UNDEFINED> instruction: 0xf7fe4620
    51d8:			; <UNDEFINED> instruction: 0xf8dfec90
    51dc:			; <UNDEFINED> instruction: 0xf7feb084
    51e0:	stmdavs	r9!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    51e4:			; <UNDEFINED> instruction: 0x460444fb
    51e8:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    51ec:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51f0:	cmplt	r9, r1, lsr #16
    51f4:	svccc	0x0004f854
    51f8:	blcs	16b60 <g_option_context_set_help_enabled@plt+0x12cb0>
    51fc:	ldrtmi	fp, [sl], -ip, lsl #30
    5200:			; <UNDEFINED> instruction: 0xf7fe4632
    5204:	stmdavs	r1!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    5208:	mvnsle	r2, r0, lsl #18
    520c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5210:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5214:	svcmi	0x0004f855
    5218:	bicle	r2, r7, r0, lsl #24
    521c:	andlt	r9, r3, r1, lsl #16
    5220:	svcmi	0x00f0e8bd
    5224:	stcllt	7, cr15, [r0, #-1016]!	; 0xfffffc08
    5228:	strbmi	r4, [r0], -r1, lsr #12
    522c:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    5230:	strmi	r6, [r4], -r9, lsr #16
    5234:	stmdami	sp, {r1, r9, sl, lr}
    5238:			; <UNDEFINED> instruction: 0xf7fe4478
    523c:			; <UNDEFINED> instruction: 0x4620e97a
    5240:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5244:	svclt	0x0000e7ae
    5248:	andeq	r5, r0, r6, lsr r9
    524c:	andeq	r5, r0, r2, lsr #18
    5250:	andeq	r5, r0, lr, lsr #18
    5254:	andeq	r6, r0, lr, lsr #14
    5258:	andeq	r5, r0, r4, asr r4
    525c:	andeq	r5, r0, r4, lsl r9
    5260:	andeq	r5, r0, r0, asr #17
    5264:			; <UNDEFINED> instruction: 0x000058b2
    5268:	strdeq	r5, [r0], -r2
    526c:	andeq	r5, r0, r4, ror r8
    5270:	svcmi	0x00f0e92d
    5274:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    5278:	strcs	r8, [r0], -r2, lsl #22
    527c:	ssatcs	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    5280:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    5284:	addslt	r4, r1, sl, ror r4
    5288:			; <UNDEFINED> instruction: 0xf8df900b
    528c:	smlatbls	sl, r4, r6, r0
    5290:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    5294:	movwls	r6, #63515	; 0xf81b
    5298:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    529c:			; <UNDEFINED> instruction: 0xf7fe960d
    52a0:			; <UNDEFINED> instruction: 0xf8dfedac
    52a4:	andcs	r1, r5, #144, 12	; 0x9000000
    52a8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    52ac:	b	fe8432ac <g_option_context_set_help_enabled@plt+0xfe83f3fc>
    52b0:			; <UNDEFINED> instruction: 0xf8df4601
    52b4:	ldrbtmi	r0, [r8], #-1668	; 0xfffff97c
    52b8:	b	fea432b8 <g_option_context_set_help_enabled@plt+0xfea3f408>
    52bc:			; <UNDEFINED> instruction: 0xf7fe4605
    52c0:	strmi	lr, [r4], -r4, ror #25
    52c4:			; <UNDEFINED> instruction: 0xf7fe4628
    52c8:	ldrtmi	lr, [r1], -r8, lsr #17
    52cc:			; <UNDEFINED> instruction: 0xf7fe4620
    52d0:			; <UNDEFINED> instruction: 0xf8dfedf0
    52d4:	andcs	r1, r5, #104, 12	; 0x6800000
    52d8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    52dc:	b	fe2432dc <g_option_context_set_help_enabled@plt+0xfe23f42c>
    52e0:	strtmi	r4, [r0], -r1, lsl #12
    52e4:	b	ff5c32e4 <g_option_context_set_help_enabled@plt+0xff5bf434>
    52e8:			; <UNDEFINED> instruction: 0x1654f8df
    52ec:	ldrtmi	r2, [r0], -r5, lsl #4
    52f0:			; <UNDEFINED> instruction: 0xf7fe4479
    52f4:			; <UNDEFINED> instruction: 0x4601ea7e
    52f8:			; <UNDEFINED> instruction: 0xf7fe4620
    52fc:			; <UNDEFINED> instruction: 0xf8dfed0a
    5300:			; <UNDEFINED> instruction: 0xf8df2644
    5304:	strtmi	r1, [r0], -r4, asr #12
    5308:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    530c:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5310:			; <UNDEFINED> instruction: 0xf0402f00
    5314:	blge	365cc4 <g_option_context_set_help_enabled@plt+0x361e14>
    5318:	stmdbge	fp, {r1, r3, r9, fp, sp, pc}
    531c:			; <UNDEFINED> instruction: 0xf7fe4620
    5320:	stmdacs	r0, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    5324:	adcshi	pc, fp, #0
    5328:	blcs	6bf5c <g_option_context_set_help_enabled@plt+0x680ac>
    532c:	rsbshi	pc, r0, #64, 6
    5330:			; <UNDEFINED> instruction: 0xf7fe4620
    5334:	blls	2ff764 <g_option_context_set_help_enabled@plt+0x2fb8b4>
    5338:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    533c:			; <UNDEFINED> instruction: 0xf8df8245
    5340:			; <UNDEFINED> instruction: 0xf04f360c
    5344:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    5348:			; <UNDEFINED> instruction: 0xf8df9304
    534c:	ldrbtmi	r3, [fp], #-1540	; 0xfffff9fc
    5350:	movwlt	lr, #22989	; 0x59cd
    5354:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5358:	mcr	4, 0, r4, cr8, cr11, {3}
    535c:			; <UNDEFINED> instruction: 0xf8df3a10
    5360:	ldrbtmi	r3, [fp], #-1528	; 0xfffffa08
    5364:	eor	r9, lr, r9, lsl #6
    5368:			; <UNDEFINED> instruction: 0xf0002800
    536c:			; <UNDEFINED> instruction: 0xf10d8180
    5370:	strcs	r0, [r0, #-2616]	; 0xfffff5c8
    5374:	strls	r4, [lr, #-1577]	; 0xfffff9d7
    5378:			; <UNDEFINED> instruction: 0xf7fe4652
    537c:			; <UNDEFINED> instruction: 0x4607eb70
    5380:			; <UNDEFINED> instruction: 0xf0002800
    5384:	stmdavs	r3, {r0, r1, r3, r4, r5, r9, pc}^
    5388:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    538c:			; <UNDEFINED> instruction: 0x4638819c
    5390:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5394:	tstcs	r0, r2, asr r6
    5398:			; <UNDEFINED> instruction: 0xf7fe4620
    539c:	strmi	lr, [r7], -r4, ror #24
    53a0:			; <UNDEFINED> instruction: 0xf0002800
    53a4:	stmdavs	r3, {r0, r1, r3, r5, r9, pc}^
    53a8:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    53ac:	ldrtmi	r8, [r8], -pc, asr #3
    53b0:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53b4:			; <UNDEFINED> instruction: 0xf10b4620
    53b8:			; <UNDEFINED> instruction: 0xf7fe0b01
    53bc:	blls	2ff784 <g_option_context_set_help_enabled@plt+0x2fb8d4>
    53c0:	vqrshl.u8	q10, <illegal reg q5.5>, q0
    53c4:	blls	2a5bc4 <g_option_context_set_help_enabled@plt+0x2a1d14>
    53c8:	eoreq	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    53cc:	bl	a433cc <g_option_context_set_help_enabled@plt+0xa3f51c>
    53d0:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    53d4:	blcs	16bec <g_option_context_set_help_enabled@plt+0x12d3c>
    53d8:	stmdacs	r0, {r1, r2, r6, r7, r8, ip, lr, pc}
    53dc:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
    53e0:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}^
    53e4:			; <UNDEFINED> instruction: 0xf0002900
    53e8:	stmdals	r6, {r0, r1, r3, r5, r7, r8, pc}
    53ec:	andls	r2, lr, #0, 4
    53f0:	stmvs	r0, {r0, r1, r6, r7, fp, sp, lr}
    53f4:			; <UNDEFINED> instruction: 0xf0002b00
    53f8:	blge	3a58f0 <g_option_context_set_help_enabled@plt+0x3a1a40>
    53fc:			; <UNDEFINED> instruction: 0xf7fe4620
    5400:			; <UNDEFINED> instruction: 0x4605ed1c
    5404:			; <UNDEFINED> instruction: 0xf0002d00
    5408:			; <UNDEFINED> instruction: 0xf8df8140
    540c:			; <UNDEFINED> instruction: 0x46283550
    5410:	ldmvs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    5414:			; <UNDEFINED> instruction: 0xf0402f00
    5418:			; <UNDEFINED> instruction: 0xf7fe8124
    541c:	strmi	lr, [r6], -ip, asr #16
    5420:			; <UNDEFINED> instruction: 0xf8dfb148
    5424:			; <UNDEFINED> instruction: 0x4638153c
    5428:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    542c:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5430:			; <UNDEFINED> instruction: 0xf7fe4631
    5434:			; <UNDEFINED> instruction: 0x4628e87e
    5438:	b	843438 <g_option_context_set_help_enabled@plt+0x83f588>
    543c:	cmplt	r8, r6, lsl #12
    5440:	strne	pc, [r0, #-2271]!	; 0xfffff721
    5444:	andcs	r2, r0, r5, lsl #4
    5448:			; <UNDEFINED> instruction: 0xf7fe4479
    544c:			; <UNDEFINED> instruction: 0x4631e9d2
    5450:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5454:			; <UNDEFINED> instruction: 0xf7fe4628
    5458:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    545c:	sxtab16mi	sp, r2, r4
    5460:	streq	pc, [r4, #-2271]	; 0xfffff721
    5464:			; <UNDEFINED> instruction: 0xf7fe4478
    5468:			; <UNDEFINED> instruction: 0xf81ae94c
    546c:	strmi	r7, [r6], -r1, lsl #22
    5470:	subsle	r2, r7, r0, lsl #30
    5474:	ldrbtls	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5478:	bpl	fe440ca0 <g_option_context_set_help_enabled@plt+0xfe43cdf0>
    547c:	andlt	pc, ip, sp, asr #17
    5480:	mrc	6, 0, r4, cr8, cr5, {2}
    5484:	ldrbtmi	r8, [r9], #2576	; 0xa10
    5488:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    548c:	ands	r4, r0, r3, lsr #13
    5490:	ldrdcc	lr, [r1, -r6]
    5494:	addmi	r1, sl, #23040	; 0x5a00
    5498:	smlabbhi	lr, r0, r0, pc	; <UNPREDICTABLE>
    549c:	andcs	r6, r0, r1, lsr r8
    54a0:	strbpl	r6, [pc], #114	; 54a8 <g_option_context_set_help_enabled@plt+0x15f8>
    54a4:	movwcs	lr, #2518	; 0x9d6
    54a8:			; <UNDEFINED> instruction: 0xf81554d0
    54ac:	svccs	0x00007b01
    54b0:			; <UNDEFINED> instruction: 0xf1a7d033
    54b4:	cfldrdcs	mvd0, [lr], {32}
    54b8:	strcs	fp, [r0], #-3980	; 0xfffff074
    54bc:	svccs	0x005c2401
    54c0:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    54c4:	mvnle	r2, r0, lsl #24
    54c8:	ldrtmi	r4, [r0], -r1, asr #12
    54cc:	stc	7, cr15, [r8], {254}	; 0xfe
    54d0:	ldmvs	r1!, {r4, r5, r6, fp, sp, lr}
    54d4:	mcrrne	9, 3, r0, r2, cr11	; <UNPREDICTABLE>
    54d8:			; <UNDEFINED> instruction: 0xf813428a
    54dc:			; <UNDEFINED> instruction: 0xf080c00a
    54e0:	ldmdavs	r3!, {r2, r5, r6, r7, pc}
    54e4:			; <UNDEFINED> instruction: 0xf8036072
    54e8:	ldmib	r6, {lr, pc}^
    54ec:	ldrbpl	r2, [r4], #768	; 0x300
    54f0:			; <UNDEFINED> instruction: 0xf0076873
    54f4:	ldmvs	r0!, {r0, r1, r2, r3, r8, r9, sl}
    54f8:			; <UNDEFINED> instruction: 0xf8171c59
    54fc:	addmi	r2, r1, #9
    5500:	sbchi	pc, sp, r0, lsl #1
    5504:	rsbsvs	r6, r1, r0, lsr r8
    5508:	strbpl	r2, [r2], #256	; 0x100
    550c:	movwcs	lr, #2518	; 0x9d6
    5510:			; <UNDEFINED> instruction: 0xf81554d1
    5514:	svccs	0x00007b01
    5518:	mnf<illegal precision>m	f5, #3.0
    551c:			; <UNDEFINED> instruction: 0x465c5a90
    5520:	ldrdlt	pc, [ip], -sp
    5524:	tstcs	r0, r0, lsr r6
    5528:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    552c:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5530:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5534:	andcs	r4, r0, r6, lsl #12
    5538:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    553c:			; <UNDEFINED> instruction: 0xf7fd4631
    5540:	shsub8mi	lr, r0, r8
    5544:	svc	0x0068f7fd
    5548:	strtne	pc, [r8], #-2271	; 0xfffff721
    554c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5550:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5554:			; <UNDEFINED> instruction: 0xf0402800
    5558:			; <UNDEFINED> instruction: 0xf8df8188
    555c:			; <UNDEFINED> instruction: 0x4628141c
    5560:			; <UNDEFINED> instruction: 0xf7fe4479
    5564:	stmdacs	r0, {r1, r3, r8, fp, sp, lr, pc}
    5568:	msrhi	SPSR_fx, r0, asr #32
    556c:			; <UNDEFINED> instruction: 0xf7fe4628
    5570:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5574:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    5578:			; <UNDEFINED> instruction: 0xf7fe4620
    557c:	ldmibmi	pc!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    5580:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5584:	andcs	r4, r0, r6, lsl #12
    5588:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    558c:			; <UNDEFINED> instruction: 0xf7fd4631
    5590:			; <UNDEFINED> instruction: 0x4630efd0
    5594:	svc	0x0040f7fd
    5598:			; <UNDEFINED> instruction: 0xf7fe4620
    559c:			; <UNDEFINED> instruction: 0x4607ea72
    55a0:	subsle	r2, sp, r0, lsl #16
    55a4:	andcs	r4, r5, #4030464	; 0x3d8000
    55a8:	ldrbtmi	r2, [r9], #-0
    55ac:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55b0:			; <UNDEFINED> instruction: 0xf7fd4639
    55b4:			; <UNDEFINED> instruction: 0x2100efbe
    55b8:			; <UNDEFINED> instruction: 0xf7fe4638
    55bc:	strmi	lr, [r6], -r2, asr #21
    55c0:			; <UNDEFINED> instruction: 0xf0002800
    55c4:	ldrtmi	r8, [r0], -r2, ror #2
    55c8:	svc	0x004af7fd
    55cc:			; <UNDEFINED> instruction: 0xf7fe2100
    55d0:	strmi	lr, [r1], r6, lsr #22
    55d4:			; <UNDEFINED> instruction: 0xf7fe4630
    55d8:	strmi	lr, [r7], -r4, asr #19
    55dc:	stmibmi	r9!, {r4, r5, r8, ip, sp, pc}^
    55e0:			; <UNDEFINED> instruction: 0xf7fd4479
    55e4:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    55e8:	msrhi	SPSR_sx, r0, asr #32
    55ec:	beq	41730 <g_option_context_set_help_enabled@plt+0x3d880>
    55f0:			; <UNDEFINED> instruction: 0xf7fd4630
    55f4:	ldrbmi	lr, [r1], -ip, ror #30
    55f8:	bl	4435f8 <g_option_context_set_help_enabled@plt+0x43f748>
    55fc:	ldrtmi	r4, [r0], -r3, lsl #12
    5600:			; <UNDEFINED> instruction: 0xf7fe9303
    5604:	ldrbmi	lr, [r1], -r6, asr #19
    5608:	bl	243608 <g_option_context_set_help_enabled@plt+0x23f758>
    560c:	ldrtmi	r4, [r0], -r0, lsl #13
    5610:	svc	0x0062f7fd
    5614:			; <UNDEFINED> instruction: 0xf7fe4651
    5618:	ldmibmi	fp, {r1, r8, r9, fp, sp, lr, pc}^
    561c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5620:	ldrbmi	r4, [r0], -r7, lsl #12
    5624:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5628:	blls	d8190 <g_option_context_set_help_enabled@plt+0xd42e0>
    562c:			; <UNDEFINED> instruction: 0x4649447a
    5630:	strhi	lr, [r0, -sp, asr #19]
    5634:			; <UNDEFINED> instruction: 0xf7fd9303
    5638:			; <UNDEFINED> instruction: 0x4648ef7c
    563c:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    5640:			; <UNDEFINED> instruction: 0xf7fd4650
    5644:	blls	1011f4 <g_option_context_set_help_enabled@plt+0xfd344>
    5648:			; <UNDEFINED> instruction: 0xf7fd4618
    564c:	strbmi	lr, [r0], -r6, ror #29
    5650:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    5654:			; <UNDEFINED> instruction: 0xf7fd4638
    5658:	ldrtmi	lr, [r0], -r0, ror #29
    565c:	b	bc365c <g_option_context_set_help_enabled@plt+0xbbf7ac>
    5660:			; <UNDEFINED> instruction: 0xf7ff4628
    5664:			; <UNDEFINED> instruction: 0x4628fd5b
    5668:	svc	0x0098f7fd
    566c:	strls	lr, [r5], #-1698	; 0xfffff95e
    5670:	cfmadd32ne	mvax5, mvfx14, mvfx2, mvfx0
    5674:	andls	sl, r0, lr, lsl #16
    5678:	svclt	0x00184620
    567c:			; <UNDEFINED> instruction: 0xf7fd2201
    5680:			; <UNDEFINED> instruction: 0x4605ef5e
    5684:			; <UNDEFINED> instruction: 0xf47f2d00
    5688:	blls	3b1190 <g_option_context_set_help_enabled@plt+0x3ad2e0>
    568c:	strls	r4, [r5, #-1568]	; 0xfffff9e0
    5690:			; <UNDEFINED> instruction: 0xf7ff6899
    5694:	stmdals	lr, {r0, r3, r5, fp, ip, sp, lr, pc}
    5698:	bl	6c3698 <g_option_context_set_help_enabled@plt+0x6bf7e8>
    569c:			; <UNDEFINED> instruction: 0xf04fe68a
    56a0:			; <UNDEFINED> instruction: 0x463031ff
    56a4:	b	fe7436a4 <g_option_context_set_help_enabled@plt+0xfe73f7f4>
    56a8:			; <UNDEFINED> instruction: 0x4662e6ff
    56ac:	mvnscc	pc, pc, asr #32
    56b0:			; <UNDEFINED> instruction: 0xf7fe4630
    56b4:			; <UNDEFINED> instruction: 0xe71bea96
    56b8:			; <UNDEFINED> instruction: 0xf04f463a
    56bc:			; <UNDEFINED> instruction: 0x463031ff
    56c0:	b	fe3c36c0 <g_option_context_set_help_enabled@plt+0xfe3bf810>
    56c4:	ldmibmi	r2!, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    56c8:	strtmi	r2, [r8], -r5, lsl #4
    56cc:			; <UNDEFINED> instruction: 0xf7fe4479
    56d0:			; <UNDEFINED> instruction: 0xf7fde890
    56d4:	ldmdavs	fp!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    56d8:			; <UNDEFINED> instruction: 0xf77f2b00
    56dc:	blmi	feb71044 <g_option_context_set_help_enabled@plt+0xfeb6d194>
    56e0:	bmi	feb57188 <g_option_context_set_help_enabled@plt+0xfeb532d8>
    56e4:			; <UNDEFINED> instruction: 0xf8df462e
    56e8:	ldrbtmi	r9, [fp], #-692	; 0xfffffd4c
    56ec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    56f0:	ldrbtmi	r4, [r9], #2823	; 0xb07
    56f4:			; <UNDEFINED> instruction: 0x4693461d
    56f8:			; <UNDEFINED> instruction: 0xf108683b
    56fc:	ldrtmi	r0, [r3], #-2049	; 0xfffff7ff
    5700:			; <UNDEFINED> instruction: 0xf7ff6898
    5704:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    5708:	ldmibpl	r9, {r1, r3, r4, r7, r8, fp, ip}
    570c:	tstls	r3, ip, lsl #12
    5710:	ldmdavs	r0, {r2, r9, sl, lr}^
    5714:			; <UNDEFINED> instruction: 0xf848f7ff
    5718:	stmdbls	r3, {r0, r1, r5, fp, ip, sp, lr}
    571c:	strls	r2, [r0], #-2816	; 0xfffff500
    5720:	qadd16mi	fp, fp, r4
    5724:			; <UNDEFINED> instruction: 0x4602465b
    5728:			; <UNDEFINED> instruction: 0xf7fd4648
    572c:	strtmi	lr, [r0], -r2, lsl #30
    5730:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    5734:	ldrmi	r6, [r8, #2171]	; 0x87b
    5738:	ldmib	sp, {r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, lr, pc}^
    573c:	strt	r4, [r6], -r7, lsl #22
    5740:	bls	1185a4 <g_option_context_set_help_enabled@plt+0x1146f4>
    5744:			; <UNDEFINED> instruction: 0x4619447b
    5748:			; <UNDEFINED> instruction: 0xe64e6053
    574c:	andcs	r4, r5, #2441216	; 0x254000
    5750:	ldrbtmi	r2, [r9], #-0
    5754:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5758:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    575c:	blcs	1f950 <g_option_context_set_help_enabled@plt+0x1baa0>
    5760:	mcrge	7, 1, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    5764:			; <UNDEFINED> instruction: 0xf04f4d90
    5768:			; <UNDEFINED> instruction: 0xf8df0800
    576c:	strbmi	sl, [r6], -r0, asr #4
    5770:	eorsls	pc, ip, #14614528	; 0xdf0000
    5774:	ldrbtmi	r4, [sl], #1149	; 0x47d
    5778:	ldrbtmi	r9, [r9], #1031	; 0x407
    577c:			; <UNDEFINED> instruction: 0xf108683b
    5780:	ldrtmi	r0, [r3], #-2049	; 0xfffff7ff
    5784:			; <UNDEFINED> instruction: 0xf7ff6898
    5788:	ldmdavs	fp!, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    578c:	ldmibpl	r9, {r1, r3, r4, r7, r8, fp, ip}
    5790:	tstls	r3, ip, lsl #12
    5794:	ldmdavs	r0, {r2, r9, sl, lr}^
    5798:			; <UNDEFINED> instruction: 0xf806f7ff
    579c:	stmdbls	r3, {r0, r1, r5, fp, ip, sp, lr}
    57a0:	strls	r2, [r0], #-2816	; 0xfffff500
    57a4:	qadd16mi	fp, fp, r4
    57a8:			; <UNDEFINED> instruction: 0x46024653
    57ac:			; <UNDEFINED> instruction: 0xf7fd4648
    57b0:	strtmi	lr, [r0], -r0, asr #29
    57b4:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    57b8:	ldrmi	r6, [r8, #2171]	; 0x87b
    57bc:			; <UNDEFINED> instruction: 0x9c07dbde
    57c0:	blls	17ef9c <g_option_context_set_help_enabled@plt+0x17b0ec>
    57c4:	tstlt	r3, r2
    57c8:	bmi	1e8d7d0 <g_option_context_set_help_enabled@plt+0x1e89920>
    57cc:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    57d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57d4:	subsmi	r9, sl, pc, lsl #22
    57d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    57dc:	addshi	pc, pc, r0, asr #32
    57e0:	ldc	0, cr11, [sp], #68	; 0x44
    57e4:	pop	{r1, r8, r9, fp, pc}
    57e8:	shsub8mi	r8, r1, r0
    57ec:			; <UNDEFINED> instruction: 0xf7fe4620
    57f0:	strtmi	pc, [r0], -pc, lsl #31
    57f4:	mcr	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    57f8:			; <UNDEFINED> instruction: 0xe7e64630
    57fc:	strtmi	r9, [r0], -lr, lsl #22
    5800:	ldmvs	r9, {r0, r2, r8, r9, sl, ip, pc}
    5804:			; <UNDEFINED> instruction: 0xff70f7fe
    5808:			; <UNDEFINED> instruction: 0xf7fe980e
    580c:	ldrb	lr, [r1, #2658]	; 0xa62
    5810:	andcs	r4, r5, #1720320	; 0x1a4000
    5814:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5818:	svc	0x00eaf7fd
    581c:	strtmi	r4, [r0], -r1, lsl #12
    5820:			; <UNDEFINED> instruction: 0xff76f7fe
    5824:			; <UNDEFINED> instruction: 0xf7fd4620
    5828:	mulcs	r1, r0, lr
    582c:	stmdbmi	r3!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    5830:	andcs	r2, r0, r5, lsl #4
    5834:			; <UNDEFINED> instruction: 0xf7fd4479
    5838:			; <UNDEFINED> instruction: 0xf7fdefdc
    583c:			; <UNDEFINED> instruction: 0xe69bee7a
    5840:			; <UNDEFINED> instruction: 0xf7fd4628
    5844:	andcs	lr, r5, #992	; 0x3e0
    5848:	ldmdbmi	sp, {r0, r1, r3, r9, sl, lr}^
    584c:	andcs	r4, r0, r6, lsl #12
    5850:	movwls	r4, #13433	; 0x3479
    5854:	svc	0x00ccf7fd
    5858:	mcr	7, 3, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    585c:	blls	d79c8 <g_option_context_set_help_enabled@plt+0xd3b18>
    5860:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
    5864:	mcr	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    5868:	strtmi	lr, [r8], -r0, lsl #13
    586c:	b	174386c <g_option_context_set_help_enabled@plt+0x173f9bc>
    5870:			; <UNDEFINED> instruction: 0xff6af7fe
    5874:	andcs	r4, r5, #84, 18	; 0x150000
    5878:			; <UNDEFINED> instruction: 0x46064479
    587c:			; <UNDEFINED> instruction: 0xf7fd2000
    5880:			; <UNDEFINED> instruction: 0x4631efb8
    5884:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    5888:	strmi	lr, [r1], -r7, ror #12
    588c:			; <UNDEFINED> instruction: 0xf7fe4638
    5890:	strmi	lr, [r6], -r6, lsl #17
    5894:			; <UNDEFINED> instruction: 0xf47f2800
    5898:			; <UNDEFINED> instruction: 0x4628ae96
    589c:	blls	37f428 <g_option_context_set_help_enabled@plt+0x37b578>
    58a0:	ldmvs	r9, {r5, r9, sl, lr}
    58a4:			; <UNDEFINED> instruction: 0xff34f7fe
    58a8:			; <UNDEFINED> instruction: 0xf7fe980d
    58ac:			; <UNDEFINED> instruction: 0x4620ea12
    58b0:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    58b4:	str	r2, [r8, r1]
    58b8:	tstcs	r0, r8, lsr r6
    58bc:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58c0:	movwcs	r4, #2626	; 0xa42
    58c4:			; <UNDEFINED> instruction: 0x4601447a
    58c8:	stmdami	r1, {r0, r1, r2, r9, sl, lr}^
    58cc:			; <UNDEFINED> instruction: 0xf7fd4478
    58d0:	strmi	lr, [r2], sl, asr #29
    58d4:			; <UNDEFINED> instruction: 0xf7fd4638
    58d8:	ldrtmi	lr, [r0], -r0, lsr #27
    58dc:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    58e0:			; <UNDEFINED> instruction: 0xf7fe2100
    58e4:			; <UNDEFINED> instruction: 0x4603e99c
    58e8:	movwls	r4, #13872	; 0x3630
    58ec:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    58f0:			; <UNDEFINED> instruction: 0xf7fe2100
    58f4:	pkhbtmi	lr, r0, r4, lsl #19
    58f8:			; <UNDEFINED> instruction: 0xf7fd4630
    58fc:	smlattcs	r0, lr, sp, lr
    5900:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5904:	andcs	r4, r5, #835584	; 0xcc000
    5908:			; <UNDEFINED> instruction: 0x46074479
    590c:			; <UNDEFINED> instruction: 0xf7fd2000
    5910:	blls	1016d8 <g_option_context_set_help_enabled@plt+0xfd828>
    5914:	svceq	0x0000f1ba
    5918:	ldrbmi	sp, [r2], -r3
    591c:			; <UNDEFINED> instruction: 0xf7fee687
    5920:	bmi	b7fcf0 <g_option_context_set_help_enabled@plt+0xb7be40>
    5924:	sxtab16	r4, r2, sl, ror #8
    5928:			; <UNDEFINED> instruction: 0x000189b4
    592c:			; <UNDEFINED> instruction: 0x000003b0
    5930:	andeq	r5, r0, sl, lsr #16
    5934:	andeq	r5, r0, lr, asr #7
    5938:	andeq	r5, r0, lr, asr #7
    593c:	andeq	r5, r0, lr, ror #15
    5940:	strdeq	r5, [r0], -ip
    5944:	andeq	r5, r0, r4, asr #5
    5948:	andeq	r8, r1, r6, lsr r1
    594c:	andeq	r8, r1, r2, lsl sp
    5950:	andeq	r8, r1, sl, lsl #26
    5954:	andeq	r5, r0, r0, asr r9
    5958:	andeq	r5, r0, sl, asr #18
    595c:	andeq	r8, r1, r8, asr #24
    5960:	andeq	r5, r0, sl, asr r8
    5964:	andeq	r5, r0, r0, asr r8
    5968:	andeq	r6, r0, r4, lsr #8
    596c:	andeq	r5, r0, r6, lsr #16
    5970:	andeq	r5, r0, sl, asr r7
    5974:	andeq	r5, r0, r6, rrx
    5978:	andeq	r5, r0, ip, ror #14
    597c:	andeq	r5, r0, r2, ror r7
    5980:	andeq	r5, r0, r6, asr r7
    5984:	andeq	r5, r0, r0, lsr r7
    5988:	strdeq	r5, [r0], -sl
    598c:	andeq	r6, r0, ip, asr r2
    5990:	andeq	r5, r0, r0, ror r5
    5994:	andeq	r4, r0, r6, asr #29
    5998:	muleq	r0, ip, r1
    599c:	andeq	r5, r0, r2, ror #10
    59a0:	andeq	r5, r0, r4, ror r3
    59a4:	andeq	r5, r0, r2, lsl r5
    59a8:	andeq	r4, r0, ip, lsr lr
    59ac:	andeq	r6, r0, r2, lsl r1
    59b0:	ldrdeq	r5, [r0], -sl
    59b4:	andeq	r8, r1, sl, ror #8
    59b8:	andeq	r4, r0, r2, ror #30
    59bc:			; <UNDEFINED> instruction: 0x000054b8
    59c0:	andeq	r5, r0, ip, lsl #9
    59c4:	andeq	r5, r0, r2, lsl #9
    59c8:	andeq	r5, r0, r8, asr #8
    59cc:	andeq	r4, r0, r4, lsl #17
    59d0:	andeq	r5, r0, r8, asr #8
    59d4:	andeq	r5, r0, r0, lsl r4
    59d8:	andeq	r5, r0, r4, ror #30
    59dc:	svcmi	0x00f0e92d
    59e0:	stc	3, cr2, [sp, #-0]
    59e4:	vstmiami	r4!, {d8-d9}
    59e8:	ldrbtmi	r4, [ip], #-2468	; 0xfffff65c
    59ec:	addlt	r4, r9, r4, lsr #21
    59f0:	beq	44121c <g_option_context_set_help_enabled@plt+0x43d36c>
    59f4:	ldrbtmi	r5, [sl], #-2145	; 0xfffff79f
    59f8:	beq	641e34 <g_option_context_set_help_enabled@plt+0x63df84>
    59fc:	tstls	r7, r9, lsl #16
    5a00:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5a04:	ldmdavs	r2, {r0, r4, r6, fp, sp, lr}
    5a08:	andge	pc, r0, sp, asr #17
    5a0c:	movwls	r1, #27346	; 0x6ad2
    5a10:	andcs	fp, r1, #24, 30	; 0x60
    5a14:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a18:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5a1c:	tsthi	lr, r0	; <UNPREDICTABLE>
    5a20:			; <UNDEFINED> instruction: 0x46524b98
    5a24:	strbmi	r2, [r8], -r0, lsl #2
    5a28:	movwls	r4, #17531	; 0x447b
    5a2c:			; <UNDEFINED> instruction: 0xf8df4b96
    5a30:	ldrbtmi	fp, [fp], #-604	; 0xfffffda4
    5a34:	blmi	fe5aa650 <g_option_context_set_help_enabled@plt+0xfe5a67a0>
    5a38:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    5a3c:	bcc	fe441264 <g_option_context_set_help_enabled@plt+0xfe43d3b4>
    5a40:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    5a44:	stmdacs	r0, {r2, r9, sl, lr}
    5a48:	adchi	pc, r5, r0
    5a4c:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a50:	blmi	fe431ef8 <g_option_context_set_help_enabled@plt+0xfe42e048>
    5a54:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5a58:			; <UNDEFINED> instruction: 0xf0002b00
    5a5c:	blls	125ca4 <g_option_context_set_help_enabled@plt+0x121df4>
    5a60:	ldmvs	fp, {r5, r9, sl, lr}^
    5a64:			; <UNDEFINED> instruction: 0xf0002b00
    5a68:			; <UNDEFINED> instruction: 0xf7fd80c7
    5a6c:	strmi	lr, [r6], -r4, lsr #26
    5a70:			; <UNDEFINED> instruction: 0xf0002e00
    5a74:	blls	165d98 <g_option_context_set_help_enabled@plt+0x161ee8>
    5a78:	vstrcs.16	s12, [r0, #-58]	; 0xffffffc6	; <UNPREDICTABLE>
    5a7c:	sbchi	pc, r9, r0, asr #32
    5a80:			; <UNDEFINED> instruction: 0xf7fd4620
    5a84:	pkhbtmi	lr, r0, lr, lsl #26
    5a88:	strmi	r4, [pc], -r0, lsr #12
    5a8c:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a90:	mrc2	7, 2, pc, cr10, cr14, {7}
    5a94:	ldrbtmi	r4, [sl], #-2688	; 0xfffff580
    5a98:	movwne	lr, #18898	; 0x49d2
    5a9c:			; <UNDEFINED> instruction: 0xf0002b00
    5aa0:	andls	r8, r0, r2, lsr #1
    5aa4:	svclt	0x000c2900
    5aa8:			; <UNDEFINED> instruction: 0x46294631
    5aac:			; <UNDEFINED> instruction: 0x4642487b
    5ab0:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
    5ab4:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    5ab8:	ldrbtmi	r4, [fp], #-2937	; 0xfffff487
    5abc:	blcs	1ff30 <g_option_context_set_help_enabled@plt+0x1c080>
    5ac0:	adcshi	pc, r4, r0, asr #32
    5ac4:	strtmi	r2, [r0], -r0, lsl #2
    5ac8:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    5acc:	andls	r6, r3, r5, lsl #16
    5ad0:	suble	r2, sp, r0, lsl #26
    5ad4:			; <UNDEFINED> instruction: 0xf04f4f73
    5ad8:	cdp	8, 0, cr0, cr8, cr1, {0}
    5adc:			; <UNDEFINED> instruction: 0x46069a10
    5ae0:	ldrbtmi	r4, [pc], #-1697	; 5ae8 <g_option_context_set_help_enabled@plt+0x1c38>
    5ae4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx4
    5ae8:	mla	sp, r0, sl, r8
    5aec:	strtmi	r4, [r8], -lr, ror #18
    5af0:			; <UNDEFINED> instruction: 0xf7fe4479
    5af4:			; <UNDEFINED> instruction: 0xb320e98a
    5af8:			; <UNDEFINED> instruction: 0x46284659
    5afc:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b00:			; <UNDEFINED> instruction: 0x4641b1f8
    5b04:			; <UNDEFINED> instruction: 0xf7fe4628
    5b08:	bicslt	lr, r0, r0, lsl #19
    5b0c:	strtmi	r4, [r8], -r7, ror #18
    5b10:			; <UNDEFINED> instruction: 0xf7fe4479
    5b14:	rorlt	lr, sl, r9
    5b18:	subsle	r2, pc, r0, lsl #24
    5b1c:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    5b20:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    5b24:			; <UNDEFINED> instruction: 0x46486831
    5b28:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b2c:	strcs	r6, [r0], #-2097	; 0xfffff7cf
    5b30:	strmi	r4, [r5], -r2, lsl #12
    5b34:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    5b38:	ldcl	7, cr15, [sl], #1012	; 0x3f4
    5b3c:			; <UNDEFINED> instruction: 0xf7fd4628
    5b40:			; <UNDEFINED> instruction: 0xf856ec6c
    5b44:	orrlt	r5, r5, r4, lsl #30
    5b48:	blcs	2013c <g_option_context_set_help_enabled@plt+0x1c28c>
    5b4c:	ldmvs	fp!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    5b50:	bicle	r2, fp, r0, lsl #22
    5b54:			; <UNDEFINED> instruction: 0x46284958
    5b58:			; <UNDEFINED> instruction: 0xf7fe4479
    5b5c:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    5b60:			; <UNDEFINED> instruction: 0xf856d1ca
    5b64:	stccs	15, cr5, [r0, #-16]
    5b68:	strbmi	sp, [ip], -lr, ror #3
    5b6c:	bls	4413d4 <g_option_context_set_help_enabled@plt+0x43d524>
    5b70:			; <UNDEFINED> instruction: 0xf7fe9803
    5b74:	ldmdami	r1, {r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    5b78:			; <UNDEFINED> instruction: 0xf7fd4478
    5b7c:			; <UNDEFINED> instruction: 0x4620ecda
    5b80:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    5b84:	tstcs	r0, r2, asr r6
    5b88:			; <UNDEFINED> instruction: 0xf7fd4648
    5b8c:	strmi	lr, [r4], -sl, lsl #27
    5b90:			; <UNDEFINED> instruction: 0xf47f2800
    5b94:	blls	1b1908 <g_option_context_set_help_enabled@plt+0x1ada58>
    5b98:	suble	r2, fp, r0, lsl #22
    5b9c:	mrc	8, 0, r6, cr9, cr9, {4}
    5ba0:			; <UNDEFINED> instruction: 0xf7fe0a10
    5ba4:	ldrbmi	pc, [r0], -r1, lsr #27	; <UNPREDICTABLE>
    5ba8:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    5bac:	ldrbmi	r4, [r2], -r8, asr #12
    5bb0:			; <UNDEFINED> instruction: 0xf7fd2100
    5bb4:	strmi	lr, [r3], -ip, asr #31
    5bb8:	suble	r2, r4, r0, lsl #16
    5bbc:	blmi	bd84c4 <g_option_context_set_help_enabled@plt+0xbd4614>
    5bc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5bc4:	blls	1dfc34 <g_option_context_set_help_enabled@plt+0x1dbd84>
    5bc8:			; <UNDEFINED> instruction: 0xf04f405a
    5bcc:	cmple	r0, r0, lsl #6
    5bd0:	andlt	r4, r9, r0, lsr #12
    5bd4:	blhi	140ed0 <g_option_context_set_help_enabled@plt+0x13d020>
    5bd8:	svchi	0x00f0e8bd
    5bdc:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    5be0:	stc	7, cr15, [r6], #1012	; 0x3f4
    5be4:	ldmdami	r8!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    5be8:	svclt	0x000c2900
    5bec:			; <UNDEFINED> instruction: 0x46294631
    5bf0:			; <UNDEFINED> instruction: 0xf7fd4478
    5bf4:			; <UNDEFINED> instruction: 0xe75fec9e
    5bf8:	svc	0x0090f7fd
    5bfc:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    5c00:	svcge	0x0039f47f
    5c04:	vaddmi.f64	d9, d1, d5
    5c08:	ldrbtmi	r6, [lr], #-2333	; 0xfffff6e3
    5c0c:			; <UNDEFINED> instruction: 0xf43f2d00
    5c10:	shasxmi	sl, r1, r7
    5c14:	beq	441480 <g_option_context_set_help_enabled@plt+0x43d5d0>
    5c18:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    5c1c:			; <UNDEFINED> instruction: 0xf7fd4607
    5c20:	strmi	lr, [r5], -ip, lsl #30
    5c24:			; <UNDEFINED> instruction: 0xf7fd4638
    5c28:			; <UNDEFINED> instruction: 0xe729ecba
    5c2c:			; <UNDEFINED> instruction: 0xf7fd4628
    5c30:			; <UNDEFINED> instruction: 0xe747ebf4
    5c34:	ldrbmi	r4, [r2], -r8, asr #12
    5c38:	strcs	r2, [r1], #-256	; 0xffffff00
    5c3c:	svc	0x0086f7fd
    5c40:	stmdacs	r0, {r0, r1, r9, sl, lr}
    5c44:	bls	1ba334 <g_option_context_set_help_enabled@plt+0x1b6484>
    5c48:	mrc	6, 0, r4, cr9, cr12, {0}
    5c4c:	ldmvs	r1, {r4, r9, fp}
    5c50:	stc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    5c54:			; <UNDEFINED> instruction: 0xf7fd4650
    5c58:	sbfx	lr, r6, #25, #16
    5c5c:	strbmi	r9, [ip], -r6, lsl #22
    5c60:	beq	4414cc <g_option_context_set_help_enabled@plt+0x43d61c>
    5c64:			; <UNDEFINED> instruction: 0xf7fe6899
    5c68:	stmdals	r6, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    5c6c:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c70:			; <UNDEFINED> instruction: 0xf7fde7a4
    5c74:	svclt	0x0000ef48
    5c78:	andeq	r8, r1, lr, asr #4
    5c7c:			; <UNDEFINED> instruction: 0x000003b0
    5c80:	andeq	r8, r1, r2, ror r6
    5c84:	andeq	r8, r1, r0, asr #12
    5c88:	andeq	r8, r1, r6, lsr r6
    5c8c:	muleq	r0, r4, r2
    5c90:	andeq	r4, r0, sl, ror fp
    5c94:	andeq	r8, r1, r4, lsl r6
    5c98:	ldrdeq	r8, [r1], -r2
    5c9c:	andeq	r5, r0, sl, lsr #6
    5ca0:	andeq	r8, r1, lr, lsr #11
    5ca4:	andeq	r8, r1, r6, lsl #11
    5ca8:	andeq	r5, r0, ip, lsl #6
    5cac:	andeq	r5, r0, r4, lsl #6
    5cb0:	andeq	r5, r0, sl, lsl #6
    5cb4:	strdeq	r5, [r0], -r6
    5cb8:	muleq	r0, r4, r2
    5cbc:	andeq	r4, r0, r8, lsl #19
    5cc0:	andeq	r8, r1, r8, ror r0
    5cc4:	andeq	r5, r0, sl, lsl #28
    5cc8:	andeq	r6, r0, r0, ror #18
    5ccc:	andeq	r5, r0, lr, ror ip
    5cd0:			; <UNDEFINED> instruction: 0x4616b5f0
    5cd4:	addlt	r4, r7, r8, ror #20
    5cd8:	strcs	r4, [r0, #-2920]	; 0xfffff498
    5cdc:	andls	r4, r3, sl, ror r4
    5ce0:	tstls	r2, r7, ror #16
    5ce4:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    5ce8:	movwls	r6, #22555	; 0x581b
    5cec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5cf0:			; <UNDEFINED> instruction: 0xf7fe9504
    5cf4:	stmdbmi	r3!, {r1, r7, fp, sp, lr, pc}^
    5cf8:	strtmi	r2, [r8], -r5, lsl #4
    5cfc:			; <UNDEFINED> instruction: 0xf7fd4479
    5d00:			; <UNDEFINED> instruction: 0x4601ed78
    5d04:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    5d08:	stc	7, cr15, [r0, #1012]	; 0x3f4
    5d0c:			; <UNDEFINED> instruction: 0xf7fd4607
    5d10:			; <UNDEFINED> instruction: 0x4604efbc
    5d14:			; <UNDEFINED> instruction: 0xf7fd4638
    5d18:	strtmi	lr, [r9], -r0, lsl #23
    5d1c:			; <UNDEFINED> instruction: 0xf7fe4620
    5d20:	ldmdbmi	sl, {r3, r6, r7, fp, sp, lr, pc}^
    5d24:	strtmi	r2, [r8], -r5, lsl #4
    5d28:			; <UNDEFINED> instruction: 0xf7fd4479
    5d2c:	strmi	lr, [r1], -r2, ror #26
    5d30:			; <UNDEFINED> instruction: 0xf7fd4620
    5d34:	ldmdbmi	r6, {r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    5d38:	strtmi	r2, [r8], -r5, lsl #4
    5d3c:			; <UNDEFINED> instruction: 0xf7fd4479
    5d40:			; <UNDEFINED> instruction: 0x4601ed58
    5d44:			; <UNDEFINED> instruction: 0xf7fd4620
    5d48:	bmi	14c1ce0 <g_option_context_set_help_enabled@plt+0x14bde30>
    5d4c:			; <UNDEFINED> instruction: 0x46204952
    5d50:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5d54:	stcl	7, cr15, [lr], {253}	; 0xfd
    5d58:	cmple	ip, r0, lsl #28
    5d5c:	bge	b0974 <g_option_context_set_help_enabled@plt+0xacac4>
    5d60:	strtmi	sl, [r0], -r3, lsl #18
    5d64:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    5d68:	eorsle	r2, ip, r0, lsl #16
    5d6c:			; <UNDEFINED> instruction: 0xf7fd4620
    5d70:	blmi	12c0d28 <g_option_context_set_help_enabled@plt+0x12bce78>
    5d74:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5d78:	subsle	r2, ip, r0, lsl #20
    5d7c:	ldrdcs	r6, [r1], -r9
    5d80:	stmdbcs	r0, {r3, r4, r6, r8, sp, lr}
    5d84:	stmdami	r6, {r4, r6, ip, lr, pc}^
    5d88:	blmi	11d82a8 <g_option_context_set_help_enabled@plt+0x11d43f8>
    5d8c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    5d90:	andls	r4, r0, #2063597568	; 0x7b000000
    5d94:	bmi	114ed9c <g_option_context_set_help_enabled@plt+0x114aeec>
    5d98:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    5d9c:	stcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    5da0:	bls	d8ab4 <g_option_context_set_help_enabled@plt+0xd4c04>
    5da4:	bcs	56f98 <g_option_context_set_help_enabled@plt+0x530e8>
    5da8:	stclle	0, cr6, [ip, #-352]	; 0xfffffea0
    5dac:	strtmi	r2, [r6], -r1, lsl #8
    5db0:			; <UNDEFINED> instruction: 0xf8539b02
    5db4:	strcc	r0, [r1], #-36	; 0xffffffdc
    5db8:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    5dbc:			; <UNDEFINED> instruction: 0xf7ff4605
    5dc0:	strmi	pc, [r3], -sp, lsl #28
    5dc4:	andsmi	r4, lr, r8, lsr #12
    5dc8:	bl	ffa43dc4 <g_option_context_set_help_enabled@plt+0xffa3ff14>
    5dcc:	adcmi	r9, r3, #3072	; 0xc00
    5dd0:	blmi	e3d190 <g_option_context_set_help_enabled@plt+0xe392e0>
    5dd4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5dd8:	bl	7c3dd4 <g_option_context_set_help_enabled@plt+0x7bff24>
    5ddc:	svclt	0x00142e00
    5de0:	andcs	r2, r2, r0
    5de4:	blls	13de18 <g_option_context_set_help_enabled@plt+0x139f68>
    5de8:	ldmvs	r9, {r5, r9, sl, lr}
    5dec:	ldc2	7, cr15, [r0], {254}	; 0xfe
    5df0:			; <UNDEFINED> instruction: 0xf7fd9804
    5df4:	strtmi	lr, [r0], -lr, ror #30
    5df8:	bl	fe9c3df4 <g_option_context_set_help_enabled@plt+0xfe9bff44>
    5dfc:	bmi	b8de08 <g_option_context_set_help_enabled@plt+0xb89f58>
    5e00:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    5e04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e08:	subsmi	r9, sl, r5, lsl #22
    5e0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5e10:	andlt	sp, r7, pc, lsr #2
    5e14:			; <UNDEFINED> instruction: 0x4629bdf0
    5e18:			; <UNDEFINED> instruction: 0xf7fe4620
    5e1c:			; <UNDEFINED> instruction: 0x4620fc79
    5e20:	bl	fe4c3e1c <g_option_context_set_help_enabled@plt+0xfe4bff6c>
    5e24:	strb	r4, [sl, r8, lsr #12]!
    5e28:	stmdbmi	r5!, {r2, r5, fp, lr}
    5e2c:	ldrbtmi	r4, [r8], #-2853	; 0xfffff4db
    5e30:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    5e34:	ldmvs	fp, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    5e38:	stmdbmi	r3!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, pc}
    5e3c:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    5e40:			; <UNDEFINED> instruction: 0x460b4478
    5e44:			; <UNDEFINED> instruction: 0xf7fee7a5
    5e48:	strmi	lr, [r4], -lr, lsr #16
    5e4c:	svc	0x0054f7fd
    5e50:			; <UNDEFINED> instruction: 0xf7ff4605
    5e54:	strmi	pc, [r6], -r3, asr #27
    5e58:			; <UNDEFINED> instruction: 0xf7fd4628
    5e5c:	strtmi	lr, [r0], -r0, lsr #23
    5e60:	b	ff6c3e5c <g_option_context_set_help_enabled@plt+0xff6bffac>
    5e64:	ldmdami	sl, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5e68:	ldrbtmi	r4, [r8], #-2330	; 0xfffff6e6
    5e6c:			; <UNDEFINED> instruction: 0x46034479
    5e70:			; <UNDEFINED> instruction: 0xf7fde78f
    5e74:	svclt	0x0000ee48
    5e78:	andeq	r7, r1, ip, asr pc
    5e7c:			; <UNDEFINED> instruction: 0x000003b0
    5e80:	andeq	r5, r0, sl, ror r1
    5e84:	andeq	r4, r0, ip, ror r9
    5e88:	andeq	r5, r0, r6, ror #2
    5e8c:	andeq	r5, r0, ip, asr #2
    5e90:	andeq	r5, r0, ip, asr r1
    5e94:	andeq	r4, r0, ip, ror r8
    5e98:	andeq	r7, r1, sl, ror r7
    5e9c:	strdeq	r8, [r1], -r4
    5ea0:	strdeq	r5, [r0], -ip
    5ea4:	strheq	r5, [r0], -sl
    5ea8:	strheq	r5, [r0], -r4
    5eac:	andeq	r5, r0, r2, lsl #4
    5eb0:	andeq	r8, r1, r4, asr #5
    5eb4:	muleq	r1, r4, r2
    5eb8:	andeq	r7, r1, r6, lsr lr
    5ebc:	andeq	r5, r0, r6
    5ec0:	andeq	r5, r0, r8, asr sl
    5ec4:	andeq	r5, r0, r2, lsl r0
    5ec8:	andeq	r5, r0, sl, asr #20
    5ecc:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5ed0:	andeq	r5, r0, lr, lsl sl
    5ed4:	ldrdeq	r4, [r0], -ip
    5ed8:	ldrbmi	lr, [r0, sp, lsr #18]!
    5edc:	bmi	fed1773c <g_option_context_set_help_enabled@plt+0xfed1388c>
    5ee0:	blmi	fed320f8 <g_option_context_set_help_enabled@plt+0xfed2e248>
    5ee4:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    5ee8:	ldmmi	r3!, {r0, ip, pc}
    5eec:	ldmpl	r3, {r8, ip, pc}^
    5ef0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    5ef4:			; <UNDEFINED> instruction: 0xf04f9303
    5ef8:	strls	r0, [r2], #-768	; 0xfffffd00
    5efc:	svc	0x007cf7fd
    5f00:	andcs	r4, r5, #2850816	; 0x2b8000
    5f04:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5f08:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    5f0c:	andcs	r4, r5, #172, 18	; 0x2b0000
    5f10:			; <UNDEFINED> instruction: 0x46054479
    5f14:			; <UNDEFINED> instruction: 0xf7fd4620
    5f18:	strtmi	lr, [r9], -ip, ror #24
    5f1c:	stmiami	r9!, {r1, r9, sl, lr}
    5f20:			; <UNDEFINED> instruction: 0xf7fd4478
    5f24:			; <UNDEFINED> instruction: 0x4607ec74
    5f28:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    5f2c:	ldrtmi	r4, [r8], -r5, lsl #12
    5f30:	b	1cc3f2c <g_option_context_set_help_enabled@plt+0x1cc007c>
    5f34:	strtmi	r4, [r8], -r1, lsr #12
    5f38:	svc	0x00baf7fd
    5f3c:	andcs	r4, r5, #2654208	; 0x288000
    5f40:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5f44:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    5f48:	strtmi	r4, [r8], -r1, lsl #12
    5f4c:	stc	7, cr15, [r2], #1012	; 0x3f4
    5f50:	andcs	r4, r5, #2588672	; 0x278000
    5f54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5f58:	mcrr	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    5f5c:	strtmi	r4, [r8], -r1, lsl #12
    5f60:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    5f64:	ldmibmi	fp, {r1, r3, r4, r7, r9, fp, lr}
    5f68:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5f6c:			; <UNDEFINED> instruction: 0xf7fd4479
    5f70:	vmlscs.f64	d14, d16, d2
    5f74:	svcge	0x0002d16a
    5f78:	strbtmi	sl, [sl], -r1, lsl #18
    5f7c:	ldrtmi	r4, [fp], -r8, lsr #12
    5f80:	stcl	7, cr15, [r8], #1012	; 0x3f4
    5f84:			; <UNDEFINED> instruction: 0xf0002800
    5f88:	blls	662bc <g_option_context_set_help_enabled@plt+0x6240c>
    5f8c:	blcs	54b9c <g_option_context_set_help_enabled@plt+0x50cec>
    5f90:	strtmi	sp, [r8], -r0, asr #16
    5f94:	b	ff643f90 <g_option_context_set_help_enabled@plt+0xff6400e0>
    5f98:	blcs	acba4 <g_option_context_set_help_enabled@plt+0xa8cf4>
    5f9c:	subsle	r9, lr, r0, lsl #22
    5fa0:	stmdbge	r1, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    5fa4:	mrc	7, 3, APSR_nzcv, cr12, cr13, {7}
    5fa8:	stmdacs	r0, {r7, r9, sl, lr}
    5fac:	sbcshi	pc, r8, r0
    5fb0:	and	r4, r4, r4, lsl #12
    5fb4:			; <UNDEFINED> instruction: 0xf7fd4628
    5fb8:	stmdavs	r4!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    5fbc:	stmdavs	r5!, {r2, r4, r5, r6, r8, ip, sp, pc}
    5fc0:	mvnsle	r2, r0, lsl #28
    5fc4:			; <UNDEFINED> instruction: 0xf7fd4628
    5fc8:			; <UNDEFINED> instruction: 0x4649eafc
    5fcc:	b	ffcc3fc8 <g_option_context_set_help_enabled@plt+0xffcc0118>
    5fd0:	mvnle	r2, r0, lsl #16
    5fd4:	strtmi	r6, [lr], -r4, ror #16
    5fd8:	mvnsle	r2, r0, lsl #24
    5fdc:			; <UNDEFINED> instruction: 0xf7fd4640
    5fe0:	vmovcs.16	d0[0], lr
    5fe4:	adcshi	pc, lr, r0
    5fe8:			; <UNDEFINED> instruction: 0x4651463a
    5fec:			; <UNDEFINED> instruction: 0xf7fd4630
    5ff0:	stmdacs	r0, {r4, r9, sl, fp, sp, lr, pc}
    5ff4:	adchi	pc, r1, r0
    5ff8:			; <UNDEFINED> instruction: 0xf7fd4630
    5ffc:	ldrbmi	lr, [r2], -r2, ror #21
    6000:	ldmdami	r5!, {r0, r9, sl, lr}^
    6004:			; <UNDEFINED> instruction: 0xf7fd4478
    6008:			; <UNDEFINED> instruction: 0x4630ea94
    600c:	b	ff1c4008 <g_option_context_set_help_enabled@plt+0xff1c0158>
    6010:	and	r4, sp, r0, lsr #12
    6014:	andcs	r4, r5, #1851392	; 0x1c4000
    6018:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    601c:	bl	ffa44018 <g_option_context_set_help_enabled@plt+0xffa40168>
    6020:	strtmi	r4, [r8], -r1, lsl #12
    6024:	blx	1d44026 <g_option_context_set_help_enabled@plt+0x1d40176>
    6028:			; <UNDEFINED> instruction: 0xf7fd4628
    602c:	andcs	lr, r1, lr, lsl #21
    6030:	blmi	18189e4 <g_option_context_set_help_enabled@plt+0x1814b34>
    6034:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6038:	blls	e00a8 <g_option_context_set_help_enabled@plt+0xdc1f8>
    603c:			; <UNDEFINED> instruction: 0xf04f405a
    6040:			; <UNDEFINED> instruction: 0xf0400300
    6044:	strhlt	r8, [r4], -r2
    6048:			; <UNDEFINED> instruction: 0x87f0e8bd
    604c:	strtmi	r4, [r8], -r1, lsr #12
    6050:	blx	17c4052 <g_option_context_set_help_enabled@plt+0x17c01a2>
    6054:			; <UNDEFINED> instruction: 0xf7fd4628
    6058:			; <UNDEFINED> instruction: 0x4620ea78
    605c:	ldmdavs	pc, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    6060:			; <UNDEFINED> instruction: 0x46384631
    6064:	mcr	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    6068:	strmi	r2, [r4], -r5, lsl #4
    606c:			; <UNDEFINED> instruction: 0xf0002800
    6070:	ldmdbmi	ip, {r2, r7, pc}^
    6074:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6078:	bl	feec4074 <g_option_context_set_help_enabled@plt+0xfeec01c4>
    607c:	strtmi	r4, [r0], -r5, lsl #12
    6080:	b	fe7c407c <g_option_context_set_help_enabled@plt+0xfe7c01cc>
    6084:			; <UNDEFINED> instruction: 0x46024639
    6088:			; <UNDEFINED> instruction: 0xf7fd4628
    608c:			; <UNDEFINED> instruction: 0x4620ea52
    6090:	b	fe14408c <g_option_context_set_help_enabled@plt+0xfe1401dc>
    6094:			; <UNDEFINED> instruction: 0xf7fd4638
    6098:	strmi	lr, [r0], r0, lsl #29
    609c:	rsbsle	r2, ip, r0, lsl #16
    60a0:			; <UNDEFINED> instruction: 0x46304951
    60a4:	cdpmi	2, 5, cr2, cr1, cr5, {0}
    60a8:			; <UNDEFINED> instruction: 0x46444479
    60ac:	bl	fe8440a8 <g_option_context_set_help_enabled@plt+0xfe8401f8>
    60b0:			; <UNDEFINED> instruction: 0xf7fd447e
    60b4:	stmdavs	r5!, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    60b8:			; <UNDEFINED> instruction: 0xf7fd4628
    60bc:	strmi	lr, [r1], -r2, lsl #21
    60c0:			; <UNDEFINED> instruction: 0xf7fd4630
    60c4:			; <UNDEFINED> instruction: 0x4628ea36
    60c8:	b	1a440c4 <g_option_context_set_help_enabled@plt+0x1a40214>
    60cc:	stccs	8, cr6, [r0], {100}	; 0x64
    60d0:			; <UNDEFINED> instruction: 0x4640d1f1
    60d4:	b	fed440d0 <g_option_context_set_help_enabled@plt+0xfed40220>
    60d8:			; <UNDEFINED> instruction: 0xf7fd4638
    60dc:	andcs	lr, r5, #4, 20	; 0x4000
    60e0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    60e4:	stmdbmi	r2, {r1, r4, r6, ip, lr, pc}^
    60e8:	cdpmi	0, 4, cr2, cr2, cr0, {0}
    60ec:	ldrbtmi	r4, [r9], #-1596	; 0xfffff9c4
    60f0:	bl	1fc40ec <g_option_context_set_help_enabled@plt+0x1fc023c>
    60f4:			; <UNDEFINED> instruction: 0xf7fd447e
    60f8:	stmdavs	r5!, {r2, r3, r4, r9, fp, sp, lr, pc}
    60fc:			; <UNDEFINED> instruction: 0xf7fd4628
    6100:	strmi	lr, [r1], -r0, ror #20
    6104:			; <UNDEFINED> instruction: 0xf7fd4630
    6108:			; <UNDEFINED> instruction: 0x4628ea14
    610c:	b	11c4108 <g_option_context_set_help_enabled@plt+0x11c0258>
    6110:	stccs	8, cr6, [r0], {100}	; 0x64
    6114:			; <UNDEFINED> instruction: 0x4638d1f1
    6118:	b	fe4c4114 <g_option_context_set_help_enabled@plt+0xfe4c0264>
    611c:	str	r2, [r7, r0]
    6120:	strtmi	r9, [r8], -r2, lsl #22
    6124:			; <UNDEFINED> instruction: 0xf7fe6899
    6128:	stmdals	r2, {r0, r1, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    612c:	ldcl	7, cr15, [r0, #1012]	; 0x3f4
    6130:			; <UNDEFINED> instruction: 0xf7fd4628
    6134:	andcs	lr, r1, sl, lsl #20
    6138:	stmdbmi	pc!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    613c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6140:	bl	15c413c <g_option_context_set_help_enabled@plt+0x15c028c>
    6144:	ldrbmi	r9, [r2], -r2, lsl #22
    6148:	ldmvs	fp, {r0, r3, r6, r9, sl, lr}
    614c:	blx	fe64414c <g_option_context_set_help_enabled@plt+0xfe64029c>
    6150:			; <UNDEFINED> instruction: 0xf7fd9802
    6154:			; <UNDEFINED> instruction: 0x4630edbe
    6158:	b	844154 <g_option_context_set_help_enabled@plt+0x8402a4>
    615c:	strb	r2, [r7, -r1]!
    6160:	b	1bc415c <g_option_context_set_help_enabled@plt+0x1bc02ac>
    6164:	andcs	r4, r5, #606208	; 0x94000
    6168:	ldrbtmi	r2, [r9], #-0
    616c:	bl	1044168 <g_option_context_set_help_enabled@plt+0x10402b8>
    6170:			; <UNDEFINED> instruction: 0xf7fe4649
    6174:	andcs	pc, r1, r5, lsl #21
    6178:	stmdbmi	r1!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    617c:			; <UNDEFINED> instruction: 0xf7fd4479
    6180:			; <UNDEFINED> instruction: 0x4639eb38
    6184:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6188:	ldrb	r4, [r1, -r0, lsr #12]
    618c:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
    6190:	bl	bc418c <g_option_context_set_help_enabled@plt+0xbc02dc>
    6194:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6198:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    619c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    61a0:	bl	9c419c <g_option_context_set_help_enabled@plt+0x9c02ec>
    61a4:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61a8:			; <UNDEFINED> instruction: 0xf7fde793
    61ac:	svclt	0x0000ecac
    61b0:	andeq	r7, r1, r2, asr sp
    61b4:			; <UNDEFINED> instruction: 0x000003b0
    61b8:	andeq	r5, r0, r4, ror #2
    61bc:	andeq	r5, r0, sl, asr r1
    61c0:	andeq	r5, r0, ip, asr r1
    61c4:	andeq	r5, r0, r4, asr r1
    61c8:	andeq	r5, r0, sl, lsr r1
    61cc:	andeq	r5, r0, lr, asr #2
    61d0:	andeq	r4, r0, r2, ror #12
    61d4:	andeq	r5, r0, r8, ror #6
    61d8:			; <UNDEFINED> instruction: 0x000052b0
    61dc:	andeq	r5, r0, lr, lsr #2
    61e0:	andeq	r7, r1, r4, lsl #24
    61e4:	andeq	r5, r0, lr, lsr #2
    61e8:	andeq	r5, r0, r4, lsr #2
    61ec:	andeq	r5, r0, r4, asr r1
    61f0:	andeq	r5, r0, lr, lsl r1
    61f4:	andeq	r5, r0, r0, lsl r1
    61f8:	andeq	r5, r0, r6, lsr r1
    61fc:	ldrdeq	r5, [r0], -lr
    6200:	andeq	r5, r0, r0
    6204:	muleq	r0, sl, r0
    6208:	andeq	r5, r0, sl, asr #32
    620c:	mvnsmi	lr, #737280	; 0xb4000
    6210:	bmi	1857a6c <g_option_context_set_help_enabled@plt+0x1853bbc>
    6214:	blmi	1872430 <g_option_context_set_help_enabled@plt+0x186e580>
    6218:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    621c:	stmdami	r0!, {r0, ip, pc}^
    6220:	ldmpl	r3, {r8, ip, pc}^
    6224:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6228:			; <UNDEFINED> instruction: 0xf04f9303
    622c:	strls	r0, [r2, -r0, lsl #6]
    6230:	stcl	7, cr15, [r2, #1012]!	; 0x3f4
    6234:	andcs	r4, r5, #1490944	; 0x16c000
    6238:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    623c:	b	ff644238 <g_option_context_set_help_enabled@plt+0xff640388>
    6240:	ldmdami	r9, {r0, r9, sl, lr}^
    6244:			; <UNDEFINED> instruction: 0xf7fd4478
    6248:	strmi	lr, [r6], -r2, ror #21
    624c:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    6250:	ldrtmi	r4, [r0], -r4, lsl #12
    6254:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6258:			; <UNDEFINED> instruction: 0x46204639
    625c:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    6260:	andcs	r4, r5, #1343488	; 0x148000
    6264:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    6268:	b	ff0c4264 <g_option_context_set_help_enabled@plt+0xff0c03b4>
    626c:	strtmi	r4, [r0], -r1, lsl #12
    6270:	bl	44426c <g_option_context_set_help_enabled@plt+0x4403bc>
    6274:	andcs	r4, r5, #1277952	; 0x138000
    6278:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    627c:	b	fee44278 <g_option_context_set_help_enabled@plt+0xfee403c8>
    6280:	strtmi	r4, [r0], -r1, lsl #12
    6284:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    6288:	stmdbmi	fp, {r1, r3, r6, r9, fp, lr}^
    628c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    6290:			; <UNDEFINED> instruction: 0xf7fd4479
    6294:	vstrcs	s28, [r0, #-192]	; 0xffffff40
    6298:	mcrge	1, 0, sp, cr2, cr7, {2}
    629c:	strbtmi	sl, [sl], -r1, lsl #18
    62a0:	ldrtmi	r4, [r3], -r0, lsr #12
    62a4:	bl	15c42a0 <g_option_context_set_help_enabled@plt+0x15c03f0>
    62a8:	rsble	r2, r6, r0, lsl #16
    62ac:	blcs	6ceb8 <g_option_context_set_help_enabled@plt+0x69008>
    62b0:			; <UNDEFINED> instruction: 0x4620dd54
    62b4:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62b8:	blcs	6cec4 <g_option_context_set_help_enabled@plt+0x69014>
    62bc:			; <UNDEFINED> instruction: 0xf8dfdd23
    62c0:			; <UNDEFINED> instruction: 0x462f80fc
    62c4:	ldrbtmi	r2, [r8], #1025	; 0x401
    62c8:	tstcs	r0, r7
    62cc:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62d0:	blls	72fb8 <g_option_context_set_help_enabled@plt+0x6f108>
    62d4:	adcmi	r3, r3, #16777216	; 0x1000000
    62d8:	blls	3d734 <g_option_context_set_help_enabled@plt+0x39884>
    62dc:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    62e0:	bl	fe7c42dc <g_option_context_set_help_enabled@plt+0xfe7c042c>
    62e4:	ldrdne	pc, [r0], -r8
    62e8:	smladxls	r2, r2, r6, r4
    62ec:	stmdbcs	r0, {r0, r7, r9, sl, lr}
    62f0:			; <UNDEFINED> instruction: 0xf7fdd1eb
    62f4:	mvnslt	lr, r2, lsr ip
    62f8:	strcc	r4, [r1], #-1608	; 0xfffff9b8
    62fc:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6300:	adcmi	r9, r3, #1024	; 0x400
    6304:	bmi	bbd6b0 <g_option_context_set_help_enabled@plt+0xbb9800>
    6308:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    630c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6310:	subsmi	r9, sl, r3, lsl #22
    6314:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6318:			; <UNDEFINED> instruction: 0x4628d13c
    631c:	pop	{r0, r2, ip, sp, pc}
    6320:	blls	a72e8 <g_option_context_set_help_enabled@plt+0xa3438>
    6324:	strcs	r4, [r1, #-1608]	; 0xfffff9b8
    6328:			; <UNDEFINED> instruction: 0xf7fe6899
    632c:	stmdals	r2, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    6330:	stcl	7, cr15, [lr], {253}	; 0xfd
    6334:	blls	c0270 <g_option_context_set_help_enabled@plt+0xbc3c0>
    6338:	strcs	r4, [r1, #-1608]	; 0xfffff9b8
    633c:			; <UNDEFINED> instruction: 0xf7fe6899
    6340:	stmdals	r2, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    6344:	stcl	7, cr15, [r4], {253}	; 0xfd
    6348:			; <UNDEFINED> instruction: 0x4620e7d6
    634c:			; <UNDEFINED> instruction: 0xf7fe4639
    6350:			; <UNDEFINED> instruction: 0x4620f9df
    6354:			; <UNDEFINED> instruction: 0xf7fd463d
    6358:			; <UNDEFINED> instruction: 0xe7d4e8f8
    635c:	andcs	r4, r5, #409600	; 0x64000
    6360:	strcs	r4, [r1, #-1576]	; 0xfffff9d8
    6364:			; <UNDEFINED> instruction: 0xf7fd4479
    6368:	strmi	lr, [r1], -r4, asr #20
    636c:			; <UNDEFINED> instruction: 0xf7fe4620
    6370:	strtmi	pc, [r0], -pc, asr #19
    6374:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6378:	blls	c0294 <g_option_context_set_help_enabled@plt+0xbc3e4>
    637c:	strcs	r4, [r1, #-1568]	; 0xfffff9e0
    6380:			; <UNDEFINED> instruction: 0xf7fe6899
    6384:	stmdals	r2, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    6388:	stc	7, cr15, [r2], #1012	; 0x3f4
    638c:			; <UNDEFINED> instruction: 0xf7fd4620
    6390:	sbfx	lr, ip, #17, #25
    6394:	bl	fedc4390 <g_option_context_set_help_enabled@plt+0xfedc04e0>
    6398:	andeq	r7, r1, lr, lsl sl
    639c:			; <UNDEFINED> instruction: 0x000003b0
    63a0:	andeq	r5, r0, ip, asr #1
    63a4:	andeq	r4, r0, lr, lsr r4
    63a8:	andeq	r4, r0, r0, asr #8
    63ac:	muleq	r0, r6, r0
    63b0:	muleq	r0, r6, r0
    63b4:	andeq	r4, r0, lr, lsr r3
    63b8:	andeq	r7, r1, r0, lsl #6
    63bc:			; <UNDEFINED> instruction: 0x00017dba
    63c0:	andeq	r7, r1, lr, lsr #18
    63c4:	andeq	r4, r0, r4, lsl r4
    63c8:	ldrbmi	lr, [r0, sp, lsr #18]!
    63cc:	bmi	d97c2c <g_option_context_set_help_enabled@plt+0xd93d7c>
    63d0:	blmi	d97c54 <g_option_context_set_help_enabled@plt+0xd93da4>
    63d4:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    63d8:	strmi	r4, [r0], ip, lsl #12
    63dc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    63e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    63e4:			; <UNDEFINED> instruction: 0xf04f9305
    63e8:			; <UNDEFINED> instruction: 0xf8cd0300
    63ec:			; <UNDEFINED> instruction: 0xf7fd9010
    63f0:			; <UNDEFINED> instruction: 0x2c02eb18
    63f4:			; <UNDEFINED> instruction: 0xf10dbf18
    63f8:			; <UNDEFINED> instruction: 0x46050a10
    63fc:			; <UNDEFINED> instruction: 0x4653d03e
    6400:	strtmi	fp, [r2], -r4, asr #19
    6404:			; <UNDEFINED> instruction: 0x46284631
    6408:	b	1744404 <g_option_context_set_help_enabled@plt+0x1740554>
    640c:	biclt	r4, ip, r4, lsl #12
    6410:	strtmi	fp, [r8], -pc, lsr #22
    6414:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6418:	bmi	94e424 <g_option_context_set_help_enabled@plt+0x94a574>
    641c:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    6420:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6424:	subsmi	r9, sl, r5, lsl #22
    6428:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    642c:	andlt	sp, r6, sl, lsr r1
    6430:			; <UNDEFINED> instruction: 0x87f0e8bd
    6434:	andcs	r4, r0, #51380224	; 0x3100000
    6438:			; <UNDEFINED> instruction: 0xf7fd4628
    643c:			; <UNDEFINED> instruction: 0x4604eb16
    6440:	mvnle	r2, r0, lsl #24
    6444:	strtmi	r9, [r8], -r4, lsl #22
    6448:			; <UNDEFINED> instruction: 0xf7fe6899
    644c:	stmdals	r4, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    6450:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    6454:			; <UNDEFINED> instruction: 0xf7fd4628
    6458:	andcs	lr, r0, r2, lsr #17
    645c:			; <UNDEFINED> instruction: 0x4640e7dd
    6460:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6464:	bmi	4ce86c <g_option_context_set_help_enabled@plt+0x4ca9bc>
    6468:	smlabtne	r0, sp, r9, lr
    646c:	ldrbtmi	r4, [sl], #-2322	; 0xfffff6ee
    6470:			; <UNDEFINED> instruction: 0x46034479
    6474:			; <UNDEFINED> instruction: 0xf7fd4620
    6478:	strb	lr, [sl, r8, lsr #22]
    647c:			; <UNDEFINED> instruction: 0xf10d490f
    6480:			; <UNDEFINED> instruction: 0x464b0a10
    6484:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    6488:	andge	pc, r0, sp, asr #17
    648c:			; <UNDEFINED> instruction: 0xf7fd9103
    6490:	stmdacs	r0, {r1, r2, r4, r6, fp, sp, lr, pc}
    6494:	stmdbls	r3, {r1, r2, r4, r6, r7, ip, lr, pc}
    6498:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    649c:	svclt	0x00181e84
    64a0:	str	r2, [ip, r1, lsl #8]!
    64a4:	bl	bc44a0 <g_option_context_set_help_enabled@plt+0xbc05f0>
    64a8:	andeq	r7, r1, r2, ror #16
    64ac:			; <UNDEFINED> instruction: 0x000003b0
    64b0:	andeq	r7, r1, sl, lsl r8
    64b4:	andeq	r0, r0, pc, asr #32
    64b8:	andeq	r4, r0, ip, asr #31
    64bc:	andeq	r4, r0, lr, lsr #2
    64c0:	mvnsmi	lr, sp, lsr #18
    64c4:			; <UNDEFINED> instruction: 0xf8ddb082
    64c8:	stmdbcs	r0, {r5, pc}
    64cc:	strmi	sp, [r8], -r2, rrx
    64d0:			; <UNDEFINED> instruction: 0x461e4614
    64d4:			; <UNDEFINED> instruction: 0xf7fd460d
    64d8:	tstlt	r0, #192, 22	; 0x30000
    64dc:			; <UNDEFINED> instruction: 0xf7fd4628
    64e0:	strmi	lr, [r5], -r8, asr #23
    64e4:			; <UNDEFINED> instruction: 0x4620b31c
    64e8:	bl	fedc44e4 <g_option_context_set_help_enabled@plt+0xfedc0634>
    64ec:	eorsle	r2, r8, r0, lsl #16
    64f0:			; <UNDEFINED> instruction: 0xf7fd4620
    64f4:			; <UNDEFINED> instruction: 0x4641ebbe
    64f8:	ldmmi	r5, {r0, r1, r2, r9, sl, lr}
    64fc:			; <UNDEFINED> instruction: 0xf7fd4478
    6500:	mcrcs	8, 0, lr, cr10, cr8, {0}
    6504:	tsthi	r9, r0, lsl #4	; <UNPREDICTABLE>
    6508:			; <UNDEFINED> instruction: 0xf016e8df
    650c:	sbceq	r0, r3, sl, lsr #1
    6510:	umulleq	r0, lr, ip, r0
    6514:	rsbseq	r0, r2, r0, lsl #1
    6518:	ldrheq	r0, [r7, -r7]
    651c:	subseq	r0, r0, r8, rrx
    6520:			; <UNDEFINED> instruction: 0x462800fa
    6524:	b	fe244520 <g_option_context_set_help_enabled@plt+0xfe240670>
    6528:	stccs	6, cr4, [r0], {5}
    652c:	stmmi	r9, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
    6530:			; <UNDEFINED> instruction: 0xf7fd4478
    6534:			; <UNDEFINED> instruction: 0x4641e85c
    6538:	stmmi	r7, {r0, r1, r2, r9, sl, lr}
    653c:			; <UNDEFINED> instruction: 0xf7fc4478
    6540:	mcrcs	15, 0, lr, cr10, cr8, {7}
    6544:	rscshi	pc, r9, r0, lsl #4
    6548:			; <UNDEFINED> instruction: 0xf016e8df
    654c:	adcseq	r0, r0, r2, asr #1
    6550:	sbcseq	r0, r4, lr, asr #1
    6554:	adcseq	r0, ip, r8, asr #1
    6558:	ldrhteq	r0, [r7], #6
    655c:	eorseq	r0, r0, fp, ror #1
    6560:	strtmi	r0, [r0], -r5, ror #1
    6564:	b	1a44560 <g_option_context_set_help_enabled@plt+0x1a406b0>
    6568:	strmi	r4, [r7], -r1, asr #12
    656c:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    6570:	svc	0x00def7fc
    6574:	vceq.f32	d2, d0, d10
    6578:	ldm	pc, {r5, r6, r7, pc}^	; <UNPREDICTABLE>
    657c:	rsbseq	pc, r1, r6, lsl r0	; <UNPREDICTABLE>
    6580:	rsbeq	r0, r3, fp, lsl #1
    6584:	subeq	r0, r7, r5, asr r0
    6588:	rsbseq	r0, sp, r9, lsr r0
    658c:	ldrdeq	r0, [pc], -lr	; <UNPREDICTABLE>
    6590:	sbceq	r0, r1, r7, lsl r0
    6594:	eorscs	r4, lr, #7471104	; 0x720000
    6598:	ldrbtmi	r4, [r8], #-2930	; 0xfffff48e
    659c:	andls	r4, r0, r2, ror r9
    65a0:	ldmdami	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    65a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    65a8:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65ac:			; <UNDEFINED> instruction: 0x46294870
    65b0:			; <UNDEFINED> instruction: 0xf7fc4478
    65b4:			; <UNDEFINED> instruction: 0xb124efbe
    65b8:	ldrtmi	r4, [r9], -lr, ror #16
    65bc:			; <UNDEFINED> instruction: 0xf7fc4478
    65c0:			; <UNDEFINED> instruction: 0x4628efb8
    65c4:	svc	0x0028f7fc
    65c8:			; <UNDEFINED> instruction: 0xf7fc4638
    65cc:	stmdami	sl!, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}^
    65d0:	andlt	r4, r2, r8, ror r4
    65d4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    65d8:	svclt	0x00a8f7fc
    65dc:			; <UNDEFINED> instruction: 0xf0002c00
    65e0:	stmdami	r6!, {r5, r7, pc}^
    65e4:			; <UNDEFINED> instruction: 0x4629463a
    65e8:			; <UNDEFINED> instruction: 0xf7fc4478
    65ec:	strb	lr, [r8, r2, lsr #31]!
    65f0:	rsble	r2, r7, r0, lsl #24
    65f4:	rsbcs	r4, r7, #6422528	; 0x620000
    65f8:	ldrbtmi	r4, [r8], #-2914	; 0xfffff49e
    65fc:	andls	r4, r0, r2, ror #18
    6600:	stmdami	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6604:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6608:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    660c:	rsble	r2, r5, r0, lsl #24
    6610:	rsbcs	r4, r3, #6225920	; 0x5f0000
    6614:	ldrbtmi	r4, [r8], #-2911	; 0xfffff4a1
    6618:	andls	r4, r0, pc, asr r9
    661c:	ldmdami	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    6620:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6624:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6628:	rsble	r2, r3, r0, lsl #24
    662c:	subscs	r4, pc, #92, 16	; 0x5c0000
    6630:	ldrbtmi	r4, [r8], #-2908	; 0xfffff4a4
    6634:	andls	r4, r0, ip, asr r9
    6638:	ldmdami	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    663c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6640:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6644:	suble	r2, pc, r0, lsl #24
    6648:	subscs	r4, fp, #5832704	; 0x590000
    664c:	ldrbtmi	r4, [r8], #-2905	; 0xfffff4a7
    6650:	andls	r4, r0, r9, asr r9
    6654:	ldmdami	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6658:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    665c:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6660:	subscs	r4, r3, #5701632	; 0x570000
    6664:	ldrbtmi	r4, [r8], #-2903	; 0xfffff4a9
    6668:	andls	r4, r0, r7, asr r9
    666c:	ldmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6670:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6674:	ldm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6678:	ldmdami	r5, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
    667c:	blmi	154f030 <g_option_context_set_help_enabled@plt+0x154b180>
    6680:	ldmdbmi	r5, {r3, r4, r5, r6, sl, lr}^
    6684:	ldrbtmi	r9, [fp], #-0
    6688:	ldrbtmi	r4, [r9], #-2132	; 0xfffff7ac
    668c:			; <UNDEFINED> instruction: 0xf7fd4478
    6690:	cmplt	ip, r6, lsl #17
    6694:	subscs	r4, r7, #5373952	; 0x520000
    6698:	ldrbtmi	r4, [r8], #-2898	; 0xfffff4ae
    669c:	andls	r4, r0, r2, asr r9
    66a0:	ldmdami	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    66a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    66a8:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66ac:			; <UNDEFINED> instruction: 0x46294850
    66b0:			; <UNDEFINED> instruction: 0xf7fc4478
    66b4:			; <UNDEFINED> instruction: 0xe784ef3e
    66b8:	strtmi	r4, [r9], -lr, asr #16
    66bc:			; <UNDEFINED> instruction: 0xf7fc4478
    66c0:			; <UNDEFINED> instruction: 0xe77eef38
    66c4:	strtmi	r4, [r9], -ip, asr #16
    66c8:			; <UNDEFINED> instruction: 0xf7fc4478
    66cc:			; <UNDEFINED> instruction: 0xe778ef32
    66d0:	strtmi	r4, [r9], -sl, asr #16
    66d4:			; <UNDEFINED> instruction: 0xf7fc4478
    66d8:	ldrb	lr, [r2, -ip, lsr #30]!
    66dc:	strtmi	r4, [r9], -r8, asr #16
    66e0:			; <UNDEFINED> instruction: 0xf7fc4478
    66e4:	strb	lr, [ip, -r6, lsr #30]!
    66e8:	strtmi	r4, [r9], -r6, asr #16
    66ec:			; <UNDEFINED> instruction: 0xf7fc4478
    66f0:	strb	lr, [r6, -r0, lsr #30]!
    66f4:	strtmi	r4, [r9], -r4, asr #16
    66f8:			; <UNDEFINED> instruction: 0xf7fc4478
    66fc:			; <UNDEFINED> instruction: 0xe760ef1a
    6700:	strtmi	r4, [r9], -r2, asr #16
    6704:			; <UNDEFINED> instruction: 0xf7fc4478
    6708:	stmdami	r1, {r2, r4, r8, r9, sl, fp, sp, lr, pc}^
    670c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    6710:	svc	0x000ef7fc
    6714:	ldmdami	pc!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    6718:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    671c:	svc	0x0008f7fc
    6720:	ldmdami	sp!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    6724:	blmi	f4f110 <g_option_context_set_help_enabled@plt+0xf4b260>
    6728:	ldmdbmi	sp!, {r3, r4, r5, r6, sl, lr}
    672c:	ldrbtmi	r9, [fp], #-0
    6730:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    6734:			; <UNDEFINED> instruction: 0xf7fd4478
    6738:	blmi	f00808 <g_option_context_set_help_enabled@plt+0xefc958>
    673c:	ldmdbmi	fp!, {r9, sp}
    6740:	ldrbtmi	r4, [fp], #-2107	; 0xfffff7c5
    6744:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    6748:	rsbscs	r4, pc, #120, 8	; 0x78000000
    674c:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6750:	andeq	r4, r0, r4, lsr #30
    6754:	strdeq	r4, [r0], -r8
    6758:	andeq	r4, r0, r4, ror #29
    675c:			; <UNDEFINED> instruction: 0x00004eb2
    6760:	andeq	r4, r0, lr, ror lr
    6764:	andeq	r5, r0, r4, ror #1
    6768:	andeq	r4, r0, r8, asr #28
    676c:	andeq	r4, r0, r6, ror #28
    6770:	strdeq	r4, [r0], -r8
    6774:	strdeq	r4, [r0], -ip
    6778:	andeq	r3, r0, r0, lsr pc
    677c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    6780:	andeq	r4, r0, r6, lsr lr
    6784:	andeq	r5, r0, r4, lsl #1
    6788:	andeq	r4, r0, r8, ror #27
    678c:	andeq	r4, r0, r6, lsl #28
    6790:	andeq	r4, r0, sl, lsl lr
    6794:	andeq	r5, r0, r8, rrx
    6798:	andeq	r4, r0, ip, asr #27
    679c:	andeq	r4, r0, sl, ror #27
    67a0:	strdeq	r4, [r0], -lr
    67a4:	andeq	r5, r0, ip, asr #32
    67a8:			; <UNDEFINED> instruction: 0x00004db0
    67ac:	andeq	r4, r0, lr, asr #27
    67b0:	andeq	r4, r0, r2, ror #27
    67b4:	andeq	r5, r0, r0, lsr r0
    67b8:	muleq	r0, r4, sp
    67bc:			; <UNDEFINED> instruction: 0x00004db2
    67c0:	andeq	r4, r0, sl, asr #27
    67c4:	andeq	r5, r0, r8, lsl r0
    67c8:	andeq	r4, r0, ip, ror sp
    67cc:	muleq	r0, sl, sp
    67d0:			; <UNDEFINED> instruction: 0x00004db0
    67d4:	strdeq	r4, [r0], -lr
    67d8:	andeq	r4, r0, r2, ror #26
    67dc:	andeq	r4, r0, r0, lsl #27
    67e0:	muleq	r0, r6, sp
    67e4:	andeq	r4, r0, r4, ror #31
    67e8:	andeq	r4, r0, r8, asr #26
    67ec:	andeq	r4, r0, r6, ror #26
    67f0:	muleq	r0, r4, sp
    67f4:	ldrdeq	r4, [r0], -ip
    67f8:	andeq	r4, r0, r0, asr #27
    67fc:	andeq	r4, r0, r4, ror #26
    6800:	muleq	r0, r0, sp
    6804:	andeq	r4, r0, ip, ror #26
    6808:	andeq	r4, r0, ip, ror #26
    680c:	andeq	r4, r0, r0, asr #27
    6810:	andeq	r4, r0, r2, ror #27
    6814:	andeq	r4, r0, sl, lsr #27
    6818:	andeq	r4, r0, ip, lsr #27
    681c:	andeq	r4, r0, r6, asr pc
    6820:			; <UNDEFINED> instruction: 0x00004cba
    6824:	ldrdeq	r4, [r0], -r8
    6828:	andeq	r4, r0, r2, asr #30
    682c:	andeq	r4, r0, r6, lsr #25
    6830:	andeq	r4, r0, r4, asr #25
    6834:	strdlt	fp, [r7], r0
    6838:	strcs	r4, [r0], -sl, lsl #23
    683c:	bmi	fe2ab048 <g_option_context_set_help_enabled@plt+0xfe2a7198>
    6840:	ldrbtmi	r9, [sl], #-3
    6844:	smlabbls	r2, r9, r8, r4
    6848:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    684c:	ldmdavs	fp, {r0, sl, fp, ip, pc}
    6850:			; <UNDEFINED> instruction: 0xf04f9305
    6854:	strls	r0, [r4], -r0, lsl #6
    6858:	b	ff3c4854 <g_option_context_set_help_enabled@plt+0xff3c09a4>
    685c:	andcs	r4, r5, #132, 18	; 0x210000
    6860:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6864:	svc	0x00c4f7fc
    6868:	andls	r4, r1, r1, lsl #12
    686c:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    6870:	svc	0x00ccf7fc
    6874:	andls	r4, r1, r5, lsl #12
    6878:	b	1c4874 <g_option_context_set_help_enabled@plt+0x1c09c4>
    687c:	strtmi	r9, [r8], -r1
    6880:			; <UNDEFINED> instruction: 0xf7fc9d01
    6884:	ldrtmi	lr, [r1], -sl, asr #27
    6888:			; <UNDEFINED> instruction: 0xf7fd4628
    688c:	ldmdbmi	sl!, {r1, r4, r8, r9, fp, sp, lr, pc}^
    6890:	ldrtmi	r2, [r0], -r5, lsl #4
    6894:			; <UNDEFINED> instruction: 0xf7fc4479
    6898:	strmi	lr, [r1], -ip, lsr #31
    689c:			; <UNDEFINED> instruction: 0xf7fc4628
    68a0:	bmi	1dc2890 <g_option_context_set_help_enabled@plt+0x1dbe9e0>
    68a4:			; <UNDEFINED> instruction: 0x46284976
    68a8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    68ac:	svc	0x0022f7fc
    68b0:	cmnle	pc, r0, lsl #24
    68b4:	bge	b14cc <g_option_context_set_help_enabled@plt+0xad61c>
    68b8:	strtmi	sl, [r8], -r3, lsl #18
    68bc:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68c0:			; <UNDEFINED> instruction: 0xf0002800
    68c4:	blmi	1be6b4c <g_option_context_set_help_enabled@plt+0x1be2c9c>
    68c8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    68cc:	eorsle	r2, r1, r0, lsl #20
    68d0:			; <UNDEFINED> instruction: 0xf7fc4628
    68d4:	blmi	1b421c4 <g_option_context_set_help_enabled@plt+0x1b3e314>
    68d8:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    68dc:	stmdbcs	r0, {r1, r3, r4, fp, sp, lr}
    68e0:	svclt	0x0008699b
    68e4:	blcs	f90c <g_option_context_set_help_enabled@plt+0xba5c>
    68e8:			; <UNDEFINED> instruction: 0xf044bf18
    68ec:	bcs	78f8 <g_option_context_set_help_enabled@plt+0x3a48>
    68f0:	ldmdavs	r0, {r1, r3, r4, r5, ip, lr, pc}
    68f4:	eorsle	r2, r7, r0, lsl #16
    68f8:	strcs	r4, [r4, #-3684]	; 0xfffff19c
    68fc:	and	r4, r4, lr, ror r4
    6900:	ldmdbpl	r8, {r0, r1, r4, r5, fp, sp, lr}^
    6904:	stmdacs	r0, {r2, r8, sl, ip, sp}
    6908:	movwcs	sp, #4142	; 0x102e
    690c:	tstcs	r0, r2, lsr #12
    6910:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    6914:	mvnsle	r2, r0, lsl #16
    6918:	bmi	174e924 <g_option_context_set_help_enabled@plt+0x174aa74>
    691c:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
    6920:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6924:	subsmi	r9, sl, r5, lsl #22
    6928:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    692c:	addshi	pc, r7, r0, asr #32
    6930:	ldcllt	0, cr11, [r0, #28]!
    6934:	bcs	20aa4 <g_option_context_set_help_enabled@plt+0x1cbf4>
    6938:	ldmvs	sl, {r1, r3, r6, r7, r8, ip, lr, pc}
    693c:	bicle	r2, r7, r0, lsl #20
    6940:	bcs	20cb0 <g_option_context_set_help_enabled@plt+0x1ce00>
    6944:	ldmdbvs	r8, {r2, r6, r7, r8, ip, lr, pc}
    6948:	bicle	r2, r1, r0, lsl #16
    694c:	andcs	r4, r5, #1327104	; 0x144000
    6950:			; <UNDEFINED> instruction: 0xf7fc4479
    6954:	strmi	lr, [r1], -lr, asr #30
    6958:			; <UNDEFINED> instruction: 0xf7fd4628
    695c:			; <UNDEFINED> instruction: 0x4628fed9
    6960:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    6964:	ldrb	r2, [r8, r1]
    6968:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    696c:	bicslt	r6, r3, fp, asr r8
    6970:	biclt	r6, r0, r8, lsl r8
    6974:	strcs	r4, [r4, #-3657]	; 0xfffff1b7
    6978:	and	r4, r3, lr, ror r4
    697c:	ldmdbpl	r8, {r0, r1, r4, r5, r6, fp, sp, lr}^
    6980:	orrlt	r3, r0, r4, lsl #10
    6984:	strtmi	r2, [r2], -r1, lsl #6
    6988:			; <UNDEFINED> instruction: 0xf7ff4619
    698c:	stmdacs	r0, {r0, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    6990:			; <UNDEFINED> instruction: 0xe7c1d1f4
    6994:			; <UNDEFINED> instruction: 0x46284631
    6998:	mrc2	7, 5, pc, cr10, cr13, {7}
    699c:			; <UNDEFINED> instruction: 0xf7fc4628
    69a0:			; <UNDEFINED> instruction: 0x4630edd4
    69a4:	blmi	fc0890 <g_option_context_set_help_enabled@plt+0xfbc9e0>
    69a8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    69ac:	ldmdavs	r8, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    69b0:	svcmi	0x003cb188
    69b4:	streq	pc, [r4], -r4, asr #32
    69b8:	ldrbtmi	r2, [pc], #-1284	; 69c0 <g_option_context_set_help_enabled@plt+0x2b10>
    69bc:	ldmvs	fp!, {r0, r1, sp, lr, pc}
    69c0:	strcc	r5, [r4, #-2392]	; 0xfffff6a8
    69c4:	movwcs	fp, #4408	; 0x1138
    69c8:			; <UNDEFINED> instruction: 0x46194632
    69cc:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    69d0:	mvnsle	r2, r0, lsl #16
    69d4:	blmi	d4085c <g_option_context_set_help_enabled@plt+0xd3c9ac>
    69d8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    69dc:	ldmdavs	r8, {r0, r1, r8, r9, ip, sp, pc}
    69e0:	svcmi	0x0032b1f0
    69e4:	streq	pc, [r4], -r4, asr #32
    69e8:	ldrbtmi	r2, [pc], #-1284	; 69f0 <g_option_context_set_help_enabled@plt+0x2b40>
    69ec:	ldmvs	fp!, {r0, r1, sp, lr, pc}^
    69f0:	strcc	r5, [r4, #-2392]	; 0xfffff6a8
    69f4:	movwcs	fp, #416	; 0x1a0
    69f8:	tstcs	r1, r2, lsr r6
    69fc:	stc2l	7, cr15, [r4], #1020	; 0x3fc
    6a00:	mvnsle	r2, r0, lsl #16
    6a04:	blls	14082c <g_option_context_set_help_enabled@plt+0x13c97c>
    6a08:	ldmvs	r9, {r3, r5, r9, sl, lr}
    6a0c:	mcr2	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    6a10:			; <UNDEFINED> instruction: 0xf7fd9804
    6a14:			; <UNDEFINED> instruction: 0x4628e95e
    6a18:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    6a1c:	ldrb	r2, [ip, -r1]!
    6a20:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    6a24:	orrlt	r6, fp, fp, lsl r9
    6a28:	cmnlt	r8, r8, lsl r8
    6a2c:	strcs	r4, [r4, #-3617]	; 0xfffff1df
    6a30:	and	r4, r3, lr, ror r4
    6a34:	ldmdbpl	r8, {r0, r1, r4, r5, r8, fp, sp, lr}^
    6a38:	teqlt	r8, r4, lsl #10
    6a3c:	strtmi	r2, [r2], -r1, lsl #6
    6a40:			; <UNDEFINED> instruction: 0xf7ff2102
    6a44:	stmdacs	r0, {r0, r6, r7, sl, fp, ip, sp, lr, pc}
    6a48:			; <UNDEFINED> instruction: 0xe765d1f4
    6a4c:	andcs	r2, r0, r1, lsl #2
    6a50:	svc	0x000ef7fc
    6a54:	andcs	r2, r0, r1, lsl #2
    6a58:	svc	0x000af7fc
    6a5c:			; <UNDEFINED> instruction: 0xf7fde7f6
    6a60:	svclt	0x0000e852
    6a64:			; <UNDEFINED> instruction: 0x000003b0
    6a68:	strdeq	r7, [r1], -r6
    6a6c:			; <UNDEFINED> instruction: 0x00004cb2
    6a70:	andeq	r3, r0, r6, lsl lr
    6a74:	andeq	r3, r0, r6, lsl lr
    6a78:	andeq	r4, r0, r4, ror ip
    6a7c:	andeq	r3, r0, r4, lsr #26
    6a80:	andeq	r6, r1, lr, lsl sp
    6a84:			; <UNDEFINED> instruction: 0x000177bc
    6a88:	andeq	r7, r1, ip, lsr #15
    6a8c:	andeq	r7, r1, r8, lsl #15
    6a90:	andeq	r7, r1, sl, lsl r3
    6a94:	andeq	r3, r0, r8, lsr #28
    6a98:	andeq	r7, r1, sl, lsl r7
    6a9c:	andeq	r7, r1, ip, lsl #14
    6aa0:	ldrdeq	r7, [r1], -ip
    6aa4:	andeq	r7, r1, sl, asr #13
    6aa8:	andeq	r7, r1, ip, lsr #13
    6aac:	muleq	r1, sl, r6
    6ab0:	andeq	r7, r1, r2, ror #12
    6ab4:	andeq	r7, r1, r4, asr r6
    6ab8:	andcs	r4, r0, #114688	; 0x1c000
    6abc:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    6ac0:	rscsvc	pc, sl, pc, asr #8
    6ac4:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ac8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    6acc:	pop	{r3, r4, fp, sp, lr}
    6ad0:			; <UNDEFINED> instruction: 0xf7fd4008
    6ad4:	svclt	0x0000b959
    6ad8:	andeq	r0, r0, pc, lsl r0
    6adc:	ldrdeq	r7, [r1], -r6
    6ae0:	blmi	f3f08 <g_option_context_set_help_enabled@plt+0xf0058>
    6ae4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6ae8:	stc	7, cr15, [lr, #-1008]	; 0xfffffc10
    6aec:	stclt	0, cr2, [r8, #-0]
    6af0:			; <UNDEFINED> instruction: 0x000175bc
    6af4:			; <UNDEFINED> instruction: 0x4608b510
    6af8:	svc	0x00cef7fc
    6afc:	stmdami	r5, {r2, r9, sl, lr}
    6b00:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    6b04:	ldc	7, cr15, [r4, #-1008]	; 0xfffffc10
    6b08:	pop	{r5, r9, sl, lr}
    6b0c:			; <UNDEFINED> instruction: 0xf7fc4010
    6b10:	svclt	0x0000bc81
    6b14:	muleq	r0, r2, fp
    6b18:			; <UNDEFINED> instruction: 0x4605b538
    6b1c:	ldmdavs	r8, {r0, r1, fp, sp, lr}
    6b20:	svc	0x00c0f7fc
    6b24:	stmdami	pc!, {r2, r9, sl, lr}	; <UNPREDICTABLE>
    6b28:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    6b2c:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b30:	stmdami	sp!, {r4, r7, r8, r9, ip, sp, pc}
    6b34:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    6b38:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b3c:	stmdami	fp!, {r5, r6, r7, r8, ip, sp, pc}
    6b40:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    6b44:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b48:	eorsle	r2, sl, r0, lsl #16
    6b4c:	strtmi	r4, [r1], -r8, lsr #16
    6b50:			; <UNDEFINED> instruction: 0xf7fd4478
    6b54:	bllt	1e410c4 <g_option_context_set_help_enabled@plt+0x1e3d214>
    6b58:	cmpcs	r0, r8, lsr #12
    6b5c:	svc	0x00ccf7fc
    6b60:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    6b64:	ldcl	7, cr15, [ip], {252}	; 0xfc
    6b68:	pop	{r0, r5, r9, sl, lr}
    6b6c:			; <UNDEFINED> instruction: 0x46024038
    6b70:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    6b74:	mcrlt	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    6b78:	cmpcs	r0, r8, lsr #12
    6b7c:	svc	0x00bcf7fc
    6b80:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    6b84:	stcl	7, cr15, [ip], {252}	; 0xfc
    6b88:	pop	{r0, r5, r9, sl, lr}
    6b8c:			; <UNDEFINED> instruction: 0x46024038
    6b90:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    6b94:	mrclt	7, 1, APSR_nzcv, cr8, cr12, {7}
    6b98:	cmpcs	r0, r8, lsr #12
    6b9c:	svc	0x00acf7fc
    6ba0:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
    6ba4:	ldc	7, cr15, [ip], #1008	; 0x3f0
    6ba8:	pop	{r0, r5, r9, sl, lr}
    6bac:			; <UNDEFINED> instruction: 0x46024038
    6bb0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    6bb4:	mcrlt	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    6bb8:	pop	{r5, r9, sl, lr}
    6bbc:			; <UNDEFINED> instruction: 0xf7fc4038
    6bc0:			; <UNDEFINED> instruction: 0x4628bd13
    6bc4:			; <UNDEFINED> instruction: 0xf7fc2150
    6bc8:	ldmdbmi	r0, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    6bcc:			; <UNDEFINED> instruction: 0xf7fc4479
    6bd0:	strtmi	lr, [r1], -r8, lsr #25
    6bd4:	ldrhtmi	lr, [r8], -sp
    6bd8:	stmdami	sp, {r1, r9, sl, lr}
    6bdc:			; <UNDEFINED> instruction: 0xf7fc4478
    6be0:	svclt	0x0000be13
    6be4:	andeq	r4, r0, r6, lsl #23
    6be8:			; <UNDEFINED> instruction: 0x00004bb2
    6bec:	ldrdeq	r4, [r0], -sl
    6bf0:	strdeq	r4, [r0], -ip
    6bf4:	strdeq	r4, [r0], -lr
    6bf8:	andeq	r4, r0, lr, ror #22
    6bfc:	andeq	r4, r0, r6, ror fp
    6c00:	andeq	r4, r0, lr, asr #22
    6c04:	andeq	r4, r0, sl, lsl fp
    6c08:	andeq	r4, r0, lr, lsr #22
    6c0c:	andeq	r4, r0, ip, asr fp
    6c10:	andeq	r4, r0, r4, lsl #22
    6c14:			; <UNDEFINED> instruction: 0x4604b530
    6c18:	addlt	r4, r3, pc, lsl r8
    6c1c:	ldrbtmi	r4, [r8], #-2847	; 0xfffff4e1
    6c20:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    6c24:			; <UNDEFINED> instruction: 0xf04f9301
    6c28:	stmdbcs	r0, {r8, r9}
    6c2c:	blmi	73b0f0 <g_option_context_set_help_enabled@plt+0x737240>
    6c30:			; <UNDEFINED> instruction: 0x4611447b
    6c34:	bmi	718ca8 <g_option_context_set_help_enabled@plt+0x714df8>
    6c38:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    6c3c:	ldcl	7, cr15, [r8], #-1008	; 0xfffffc10
    6c40:	movwcs	r4, #2330	; 0x91a
    6c44:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6c48:	movwls	r4, #1642	; 0x66a
    6c4c:	mcr	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    6c50:	stmdavs	r1!, {sl, fp, ip, pc}
    6c54:	ldfmid	f3, [r6, #-260]	; 0xfffffefc
    6c58:			; <UNDEFINED> instruction: 0x4628447d
    6c5c:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    6c60:	svcne	0x0004f854
    6c64:	mvnsle	r2, r0, lsl #18
    6c68:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    6c6c:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    6c70:			; <UNDEFINED> instruction: 0xf7fd9800
    6c74:	bmi	440d6c <g_option_context_set_help_enabled@plt+0x43cebc>
    6c78:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    6c7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c80:	subsmi	r9, sl, r1, lsl #22
    6c84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6c88:	andlt	sp, r3, r4, lsl #2
    6c8c:	blmi	2f6154 <g_option_context_set_help_enabled@plt+0x2f22a4>
    6c90:			; <UNDEFINED> instruction: 0xe7ce447b
    6c94:	svc	0x0036f7fc
    6c98:	andeq	r7, r1, sl, lsl r0
    6c9c:			; <UNDEFINED> instruction: 0x000003b0
    6ca0:	andeq	r4, r0, r8, asr ip
    6ca4:	andeq	r4, r0, r0, ror #22
    6ca8:	andeq	r4, r0, lr, lsr #27
    6cac:	andeq	r4, r0, r6, ror #22
    6cb0:	andeq	r4, r0, ip, asr fp
    6cb4:	muleq	r0, r6, r8
    6cb8:			; <UNDEFINED> instruction: 0x00016fbe
    6cbc:	strdeq	r4, [r0], -ip
    6cc0:	svcmi	0x00f0e92d
    6cc4:	blhi	142180 <g_option_context_set_help_enabled@plt+0x13e2d0>
    6cc8:	stmib	sp, {r0, r3, r7, ip, sp, pc}^
    6ccc:	stmdacs	r0, {r0, r1, r9, ip}
    6cd0:	rscshi	pc, r9, r0
    6cd4:	strmi	r4, [r5], -pc, lsl #23
    6cd8:			; <UNDEFINED> instruction: 0xf04f4e8f
    6cdc:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    6ce0:	mcr	4, 0, r4, cr8, cr14, {3}
    6ce4:	blmi	fe35572c <g_option_context_set_help_enabled@plt+0xfe35187c>
    6ce8:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
    6cec:	bcc	442518 <g_option_context_set_help_enabled@plt+0x43e668>
    6cf0:	cdp	0, 1, cr14, cr8, cr15, {0}
    6cf4:			; <UNDEFINED> instruction: 0xf1080a10
    6cf8:			; <UNDEFINED> instruction: 0xf7fc0801
    6cfc:			; <UNDEFINED> instruction: 0x4638ec50
    6d00:	bl	fe2c4cf8 <g_option_context_set_help_enabled@plt+0xfe2c0e48>
    6d04:			; <UNDEFINED> instruction: 0xf7fc4630
    6d08:	stmdavs	sp!, {r3, r7, r8, r9, fp, sp, lr, pc}^
    6d0c:			; <UNDEFINED> instruction: 0xf0002d00
    6d10:	blls	127080 <g_option_context_set_help_enabled@plt+0x1231d0>
    6d14:			; <UNDEFINED> instruction: 0xb12b682c
    6d18:			; <UNDEFINED> instruction: 0xf7fc4620
    6d1c:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    6d20:	sbchi	pc, r9, r0, asr #32
    6d24:	strtmi	r9, [r0], -r3, lsl #22
    6d28:	beq	c313c <g_option_context_set_help_enabled@plt+0xbf28c>
    6d2c:	stc	7, cr15, [ip, #1008]!	; 0x3f0
    6d30:	strtmi	r4, [r0], -r7, lsl #12
    6d34:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    6d38:	beq	442560 <g_option_context_set_help_enabled@plt+0x43e6b0>
    6d3c:	mrc	7, 3, APSR_nzcv, cr12, cr12, {7}
    6d40:	strbmi	r9, [r3], -r3, lsl #18
    6d44:	strls	r4, [r0, -sl, asr #12]
    6d48:	strmi	r9, [r6], -r1
    6d4c:	beq	fe4425b4 <g_option_context_set_help_enabled@plt+0xfe43e704>
    6d50:	bl	ffbc4d48 <g_option_context_set_help_enabled@plt+0xffbc0e98>
    6d54:			; <UNDEFINED> instruction: 0xf7ff4620
    6d58:			; <UNDEFINED> instruction: 0x4651fedf
    6d5c:	strmi	r4, [r3], -sl, asr #12
    6d60:	cfmsub32	mvax4, mvfx4, mvfx9, mvfx3
    6d64:			; <UNDEFINED> instruction: 0xf7fc0a10
    6d68:	ldrbmi	lr, [r8], -r4, ror #23
    6d6c:	bl	1544d64 <g_option_context_set_help_enabled@plt+0x1540eb4>
    6d70:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    6d74:	blcs	20ee8 <g_option_context_set_help_enabled@plt+0x1d038>
    6d78:			; <UNDEFINED> instruction: 0x4620d0bb
    6d7c:	bl	1dc4d74 <g_option_context_set_help_enabled@plt+0x1dc0ec4>
    6d80:	andls	r4, r5, r3, lsl #12
    6d84:	stmdami	r7!, {r3, r5, r8, ip, sp, pc}^
    6d88:	ldrbmi	r4, [r1], -sl, asr #12
    6d8c:			; <UNDEFINED> instruction: 0xf7fc4478
    6d90:			; <UNDEFINED> instruction: 0x4620ebd0
    6d94:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d98:	orrlt	r4, r8, r3, lsl #13
    6d9c:	mcr	7, 2, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    6da0:	ldrbmi	r4, [r1], -r1, ror #20
    6da4:			; <UNDEFINED> instruction: 0x4603447a
    6da8:	stmdami	r0!, {r1, r2, ip, pc}^
    6dac:			; <UNDEFINED> instruction: 0xf7fc4478
    6db0:	blls	1c1cb8 <g_option_context_set_help_enabled@plt+0x1bde08>
    6db4:			; <UNDEFINED> instruction: 0xf7fc4618
    6db8:			; <UNDEFINED> instruction: 0x4658eb30
    6dbc:	bl	ffbc4db4 <g_option_context_set_help_enabled@plt+0xffbc0f04>
    6dc0:			; <UNDEFINED> instruction: 0xf7fd4620
    6dc4:			; <UNDEFINED> instruction: 0x4683e834
    6dc8:			; <UNDEFINED> instruction: 0xf7fcb1c0
    6dcc:			; <UNDEFINED> instruction: 0xf8dbee1e
    6dd0:	strmi	r3, [r1], -r0
    6dd4:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6dd8:	andle	r4, r5, r3, lsl #5
    6ddc:	tstls	r6, r8, asr r6
    6de0:	mrc	7, 1, APSR_nzcv, cr6, cr12, {7}
    6de4:	teqlt	r0, r6, lsl #18
    6de8:			; <UNDEFINED> instruction: 0xf7fc4658
    6dec:	ldrbmi	lr, [r2], -r6, lsl #29
    6df0:			; <UNDEFINED> instruction: 0xf7ff2100
    6df4:	ldrbmi	pc, [r8], -pc, lsl #30	; <UNPREDICTABLE>
    6df8:	bl	ff444df0 <g_option_context_set_help_enabled@plt+0xff440f40>
    6dfc:			; <UNDEFINED> instruction: 0xf7fc4620
    6e00:	pkhtbmi	lr, r3, r4, asr #27
    6e04:			; <UNDEFINED> instruction: 0xf7fcb1c0
    6e08:			; <UNDEFINED> instruction: 0xf8dbee00
    6e0c:	strmi	r3, [r1], -r0
    6e10:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6e14:	andle	r4, r5, r3, lsl #5
    6e18:	tstls	r6, r8, asr r6
    6e1c:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    6e20:	teqlt	r0, r6, lsl #18
    6e24:			; <UNDEFINED> instruction: 0xf7fc4658
    6e28:	ldrbmi	lr, [r2], -r8, ror #28
    6e2c:			; <UNDEFINED> instruction: 0xf7ff2101
    6e30:			; <UNDEFINED> instruction: 0x4658fef1
    6e34:	bl	fecc4e2c <g_option_context_set_help_enabled@plt+0xfecc0f7c>
    6e38:	strtmi	r2, [r0], -r0, lsl #6
    6e3c:			; <UNDEFINED> instruction: 0x4619461a
    6e40:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    6e44:	tstlt	r8, r3, lsl #13
    6e48:	ldc	7, cr15, [ip], {252}	; 0xfc
    6e4c:	teqle	pc, r0, lsl #16
    6e50:			; <UNDEFINED> instruction: 0xf8df4658
    6e54:			; <UNDEFINED> instruction: 0xf7fcb0dc
    6e58:	strtmi	lr, [r0], -sl, asr #30
    6e5c:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    6e60:			; <UNDEFINED> instruction: 0x465144fb
    6e64:			; <UNDEFINED> instruction: 0x4603465a
    6e68:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    6e6c:	bl	1844e64 <g_option_context_set_help_enabled@plt+0x1840fb4>
    6e70:			; <UNDEFINED> instruction: 0xf7fc4620
    6e74:	ldrbmi	lr, [sl], -lr, lsr #26
    6e78:			; <UNDEFINED> instruction: 0x46034651
    6e7c:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    6e80:	bl	15c4e78 <g_option_context_set_help_enabled@plt+0x15c0fc8>
    6e84:			; <UNDEFINED> instruction: 0xf7fc4620
    6e88:			; <UNDEFINED> instruction: 0x465aeed6
    6e8c:			; <UNDEFINED> instruction: 0x46034651
    6e90:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    6e94:	bl	1344e8c <g_option_context_set_help_enabled@plt+0x1340fdc>
    6e98:			; <UNDEFINED> instruction: 0xf7fc4620
    6e9c:			; <UNDEFINED> instruction: 0x4603eed2
    6ea0:	stmdami	r7!, {r3, r5, r8, ip, sp, pc}
    6ea4:			; <UNDEFINED> instruction: 0x4651465a
    6ea8:			; <UNDEFINED> instruction: 0xf7fc4478
    6eac:	stmdals	r5, {r1, r6, r8, r9, fp, sp, lr, pc}
    6eb0:	b	fecc4ea8 <g_option_context_set_help_enabled@plt+0xfecc0ff8>
    6eb4:			; <UNDEFINED> instruction: 0xf7fce71d
    6eb8:	stmdavs	sp!, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    6ebc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    6ec0:			; <UNDEFINED> instruction: 0xf47f2d00
    6ec4:	andlt	sl, r9, r6, lsr #30
    6ec8:	blhi	1421c4 <g_option_context_set_help_enabled@plt+0x13e314>
    6ecc:	svchi	0x00f0e8bd
    6ed0:			; <UNDEFINED> instruction: 0x46514a1c
    6ed4:	ldrbtmi	r4, [sl], #-2076	; 0xfffff7e4
    6ed8:			; <UNDEFINED> instruction: 0xf7fc4478
    6edc:			; <UNDEFINED> instruction: 0xf8dbeb2a
    6ee0:	orrlt	r1, r9, r0
    6ee4:			; <UNDEFINED> instruction: 0xf8cd4819
    6ee8:	ssatmi	r8, #17, r8
    6eec:	strls	r4, [r7, #-1144]	; 0xfffffb88
    6ef0:			; <UNDEFINED> instruction: 0x4606465d
    6ef4:			; <UNDEFINED> instruction: 0xf7fc4630
    6ef8:			; <UNDEFINED> instruction: 0xf855eb1c
    6efc:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    6f00:			; <UNDEFINED> instruction: 0x4646d1f8
    6f04:	strhi	lr, [r6, #-2525]	; 0xfffff623
    6f08:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    6f0c:	bl	444f04 <g_option_context_set_help_enabled@plt+0x441054>
    6f10:	svclt	0x0000e79e
    6f14:	ldrdeq	r4, [r0], -lr
    6f18:	andeq	r4, r0, r8, lsr #23
    6f1c:	andeq	r4, r0, sl, ror #21
    6f20:	andeq	r7, r1, lr, lsr #6
    6f24:	andeq	r4, r0, r8, asr sl
    6f28:	andeq	r4, r0, r4, ror #21
    6f2c:	andeq	r4, r0, r4, asr #20
    6f30:	andeq	r4, r0, r8, lsr #20
    6f34:			; <UNDEFINED> instruction: 0x000049b6
    6f38:			; <UNDEFINED> instruction: 0x000049b6
    6f3c:			; <UNDEFINED> instruction: 0x000049b6
    6f40:			; <UNDEFINED> instruction: 0x000049b4
    6f44:			; <UNDEFINED> instruction: 0x000049b2
    6f48:	andeq	r4, r0, r0, lsr r9
    6f4c:	andeq	r4, r0, r0, lsr r9
    6f50:	strdeq	r3, [r0], -r6
    6f54:	svcmi	0x00f0e92d
    6f58:	blhi	c2414 <g_option_context_set_help_enabled@plt+0xbe564>
    6f5c:	stmib	sp, {r0, r1, r2, r7, ip, sp, pc}^
    6f60:	stmdacs	r0, {r1, r9, ip}
    6f64:	rscshi	pc, r0, r0
    6f68:	strmi	r4, [r5], -lr, lsl #23
    6f6c:	eorslt	pc, r8, #14614528	; 0xdf0000
    6f70:	beq	430b4 <g_option_context_set_help_enabled@plt+0x3f204>
    6f74:	ldrbtmi	r4, [fp], #1147	; 0x47b
    6f78:	bcc	4427a0 <g_option_context_set_help_enabled@plt+0x43e8f0>
    6f7c:	ldrbtmi	r4, [fp], #-2955	; 0xfffff475
    6f80:	bcc	fe4427a8 <g_option_context_set_help_enabled@plt+0xfe43e8f8>
    6f84:			; <UNDEFINED> instruction: 0x4620e019
    6f88:	bl	fe444f80 <g_option_context_set_help_enabled@plt+0xfe4410d0>
    6f8c:	cmnlt	r0, r4, lsl #12
    6f90:	andcs	r4, r0, r1, lsl #12
    6f94:	mrc	7, 0, APSR_nzcv, cr14, cr12, {7}
    6f98:	andcs	r4, r0, #51380224	; 0x3100000
    6f9c:			; <UNDEFINED> instruction: 0xf7ff4606
    6fa0:	ldrtmi	pc, [r0], -pc, lsl #29	; <UNPREDICTABLE>
    6fa4:	bl	1344f9c <g_option_context_set_help_enabled@plt+0x13410ec>
    6fa8:			; <UNDEFINED> instruction: 0xf7fc4620
    6fac:	stmdavs	sp!, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    6fb0:	beq	833e0 <g_option_context_set_help_enabled@plt+0x7f530>
    6fb4:			; <UNDEFINED> instruction: 0xf0002d00
    6fb8:	blls	e72dc <g_option_context_set_help_enabled@plt+0xe342c>
    6fbc:			; <UNDEFINED> instruction: 0xb123682c
    6fc0:			; <UNDEFINED> instruction: 0xf7fc4620
    6fc4:	stmdacs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
    6fc8:	blls	bb78c <g_option_context_set_help_enabled@plt+0xb78dc>
    6fcc:	ldcne	6, cr4, [lr], {32}
    6fd0:	bl	4c4fc8 <g_option_context_set_help_enabled@plt+0x4c1118>
    6fd4:	ldrbmi	r9, [r3], -r2, lsl #18
    6fd8:			; <UNDEFINED> instruction: 0x4607465a
    6fdc:	cdp	0, 1, cr9, cr8, cr0, {0}
    6fe0:			; <UNDEFINED> instruction: 0xf7fc0a10
    6fe4:	ldrtmi	lr, [r8], -r6, lsr #21
    6fe8:	b	5c4fe0 <g_option_context_set_help_enabled@plt+0x5c1130>
    6fec:			; <UNDEFINED> instruction: 0xf7ff4620
    6ff0:			; <UNDEFINED> instruction: 0x4631fd93
    6ff4:			; <UNDEFINED> instruction: 0x4603465a
    6ff8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx7
    6ffc:			; <UNDEFINED> instruction: 0xf7fc0a90
    7000:			; <UNDEFINED> instruction: 0x4638ea98
    7004:	b	244ffc <g_option_context_set_help_enabled@plt+0x24114c>
    7008:	ldrbtmi	r4, [fp], #-2921	; 0xfffff497
    700c:	blcs	21180 <g_option_context_set_help_enabled@plt+0x1d2d0>
    7010:			; <UNDEFINED> instruction: 0x4620d0b9
    7014:	stcl	7, cr15, [ip, #1008]	; 0x3f0
    7018:	tstlt	r8, r0, lsl #13
    701c:	blcs	21030 <g_option_context_set_help_enabled@plt+0x1d180>
    7020:	addshi	pc, r7, r0, asr #32
    7024:			; <UNDEFINED> instruction: 0xf7fc4640
    7028:	strtmi	lr, [r0], -r2, ror #28
    702c:	bl	1145024 <g_option_context_set_help_enabled@plt+0x1141174>
    7030:	teqlt	r8, r7, lsl #12
    7034:			; <UNDEFINED> instruction: 0x46034a5f
    7038:			; <UNDEFINED> instruction: 0x4631485f
    703c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7040:	b	1dc5038 <g_option_context_set_help_enabled@plt+0x1dc1188>
    7044:			; <UNDEFINED> instruction: 0xf7fc4620
    7048:			; <UNDEFINED> instruction: 0x4680eb7a
    704c:			; <UNDEFINED> instruction: 0xf7fcb180
    7050:	bmi	16c2428 <g_option_context_set_help_enabled@plt+0x16be578>
    7054:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    7058:	strmi	r4, [r1], r3, lsl #12
    705c:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    7060:	b	19c5058 <g_option_context_set_help_enabled@plt+0x19c11a8>
    7064:			; <UNDEFINED> instruction: 0xf7fc4648
    7068:			; <UNDEFINED> instruction: 0x4640e9d8
    706c:	b	fe5c5064 <g_option_context_set_help_enabled@plt+0xfe5c11b4>
    7070:			; <UNDEFINED> instruction: 0xf7fc4620
    7074:			; <UNDEFINED> instruction: 0x4680ecbe
    7078:			; <UNDEFINED> instruction: 0xf7fcb1c0
    707c:			; <UNDEFINED> instruction: 0xf8d8ecc6
    7080:	strmi	r3, [r1], r0
    7084:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7088:	andle	r4, r4, r3, lsl #5
    708c:	strbmi	r4, [r0], -r9, asr #12
    7090:	ldcl	7, cr15, [lr], {252}	; 0xfc
    7094:			; <UNDEFINED> instruction: 0x4649b138
    7098:			; <UNDEFINED> instruction: 0xf7fc4640
    709c:	ldrtmi	lr, [r2], -lr, lsr #26
    70a0:			; <UNDEFINED> instruction: 0xf7ff2100
    70a4:			; <UNDEFINED> instruction: 0x4640fdb7
    70a8:	b	1e450a0 <g_option_context_set_help_enabled@plt+0x1e411f0>
    70ac:			; <UNDEFINED> instruction: 0xf7fc4620
    70b0:	strmi	lr, [r0], r2, ror #25
    70b4:			; <UNDEFINED> instruction: 0xf7fcb1c0
    70b8:			; <UNDEFINED> instruction: 0xf8d8eca8
    70bc:	strmi	r3, [r1], r0
    70c0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    70c4:	andle	r4, r4, r3, lsl #5
    70c8:	strbmi	r4, [r0], -r9, asr #12
    70cc:	stcl	7, cr15, [r0], {252}	; 0xfc
    70d0:			; <UNDEFINED> instruction: 0x4649b138
    70d4:			; <UNDEFINED> instruction: 0xf7fc4640
    70d8:			; <UNDEFINED> instruction: 0x4632ed10
    70dc:			; <UNDEFINED> instruction: 0xf7ff2101
    70e0:			; <UNDEFINED> instruction: 0x4640fd99
    70e4:	b	16c50dc <g_option_context_set_help_enabled@plt+0x16c122c>
    70e8:			; <UNDEFINED> instruction: 0xf8df4620
    70ec:			; <UNDEFINED> instruction: 0xf7fc80d8
    70f0:	ldrtmi	lr, [r1], -sl, ror #27
    70f4:			; <UNDEFINED> instruction: 0x464244f8
    70f8:	ldmdami	r3!, {r0, r1, r9, sl, lr}
    70fc:			; <UNDEFINED> instruction: 0xf7fc4478
    7100:			; <UNDEFINED> instruction: 0x4620ea18
    7104:	stcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    7108:	ldrtmi	r4, [r1], -r2, asr #12
    710c:	stmdami	pc!, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
    7110:			; <UNDEFINED> instruction: 0xf7fc4478
    7114:	strtmi	lr, [r0], -lr, lsl #20
    7118:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    711c:	ldrtmi	r4, [r1], -r2, asr #12
    7120:	stmdami	fp!, {r0, r1, r9, sl, lr}
    7124:			; <UNDEFINED> instruction: 0xf7fc4478
    7128:	strtmi	lr, [r0], -r4, lsl #20
    712c:	mrc	7, 4, APSR_nzcv, cr0, cr12, {7}
    7130:			; <UNDEFINED> instruction: 0xb1284603
    7134:	strbmi	r4, [r2], -r7, lsr #16
    7138:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    713c:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7140:			; <UNDEFINED> instruction: 0xf7fc4638
    7144:	ldr	lr, [lr, -sl, ror #18]
    7148:	ldc	0, cr11, [sp], #28
    714c:	pop	{r1, r8, r9, fp, pc}
    7150:	stmdami	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7154:			; <UNDEFINED> instruction: 0x465a4631
    7158:			; <UNDEFINED> instruction: 0xf7fc4478
    715c:			; <UNDEFINED> instruction: 0xf8d8e9ea
    7160:	stmdbcs	r0, {ip}
    7164:	svcge	0x005ef43f
    7168:			; <UNDEFINED> instruction: 0x46c14b1c
    716c:	strhi	lr, [r4, #-2509]	; 0xfffff633
    7170:	ldrbtmi	r4, [fp], #-1752	; 0xfffff928
    7174:			; <UNDEFINED> instruction: 0x4620461d
    7178:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    717c:	ldrdcc	pc, [r0], -r9
    7180:			; <UNDEFINED> instruction: 0x46424631
    7184:	andls	r4, r0, r7, lsl #12
    7188:			; <UNDEFINED> instruction: 0xf7fc4628
    718c:			; <UNDEFINED> instruction: 0x4638e9d2
    7190:	stmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7194:	svcne	0x0004f859
    7198:	mvnle	r2, r0, lsl #18
    719c:	strhi	lr, [r4, #-2525]	; 0xfffff623
    71a0:	svclt	0x0000e740
    71a4:	strdeq	r4, [r0], -r8
    71a8:	andeq	r4, r0, r2, lsl r9
    71ac:	andeq	r4, r0, r6, asr r8
    71b0:	muleq	r1, r6, r0
    71b4:	andeq	r4, r0, ip, asr #16
    71b8:	andeq	r4, r0, r6, lsr #15
    71bc:	andeq	r4, r0, r2, lsr r8
    71c0:	andeq	r4, r0, lr, lsr r8
    71c4:	muleq	r0, r4, r7
    71c8:			; <UNDEFINED> instruction: 0x000047b8
    71cc:	andeq	r4, r0, r4, lsr #14
    71d0:	andeq	r4, r0, r4, lsr #15
    71d4:	andeq	r4, r0, r2, lsr #14
    71d8:	andeq	r4, r0, r8, lsr #14
    71dc:	andeq	r4, r0, sl, lsl r7
    71e0:	ldrbtmi	r4, [sl], #-2723	; 0xfffff55d
    71e4:			; <UNDEFINED> instruction: 0xf0002800
    71e8:	push	{r1, r6, r8, pc}
    71ec:	stcne	15, cr4, [sp], {240}	; 0xf0
    71f0:	blhi	1426ac <g_option_context_set_help_enabled@plt+0x13e7fc>
    71f4:	blmi	fe7d8c24 <g_option_context_set_help_enabled@plt+0xfe7d4d74>
    71f8:	ldmibmi	pc, {r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    71fc:	bleq	43340 <g_option_context_set_help_enabled@plt+0x3f490>
    7200:	rsbsls	pc, r8, #14614528	; 0xdf0000
    7204:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    7208:	ldrbtmi	fp, [r9], #135	; 0x87
    720c:	bne	442a34 <g_option_context_set_help_enabled@plt+0x43eb84>
    7210:	bcc	442a3c <g_option_context_set_help_enabled@plt+0x43eb8c>
    7214:	ldrbtmi	r4, [fp], #-2970	; 0xfffff466
    7218:	bcc	fe442a40 <g_option_context_set_help_enabled@plt+0xfe43eb90>
    721c:			; <UNDEFINED> instruction: 0x4620e012
    7220:	bleq	83654 <g_option_context_set_help_enabled@plt+0x7f7a4>
    7224:	b	16c521c <g_option_context_set_help_enabled@plt+0x16c136c>
    7228:	strtmi	r2, [r9], -r0, lsl #4
    722c:			; <UNDEFINED> instruction: 0xf7ff4604
    7230:	mrc	14, 0, APSR_nzcv, cr9, cr1, {4}
    7234:			; <UNDEFINED> instruction: 0x46201a10
    7238:	b	b45230 <g_option_context_set_help_enabled@plt+0xb41380>
    723c:	mcrcs	8, 0, r6, cr0, cr6, {3}
    7240:	rschi	pc, r4, r0
    7244:			; <UNDEFINED> instruction: 0x46206834
    7248:	stc	7, cr15, [r6], #-1008	; 0xfffffc10
    724c:			; <UNDEFINED> instruction: 0x464a465b
    7250:			; <UNDEFINED> instruction: 0x46074651
    7254:	cdp	0, 1, cr9, cr8, cr0, {0}
    7258:			; <UNDEFINED> instruction: 0xf7fc0a10
    725c:	ldrtmi	lr, [r8], -sl, ror #18
    7260:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7264:			; <UNDEFINED> instruction: 0xf7ff4620
    7268:			; <UNDEFINED> instruction: 0x464afc57
    726c:	strmi	r4, [r3], -r9, lsr #12
    7270:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx7
    7274:			; <UNDEFINED> instruction: 0xf7fc0a90
    7278:			; <UNDEFINED> instruction: 0x4638e95c
    727c:	stmia	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7280:	ldrbtmi	r4, [fp], #-2944	; 0xfffff480
    7284:	blcs	213f8 <g_option_context_set_help_enabled@plt+0x1d548>
    7288:	strtmi	sp, [r0], -r9, asr #1
    728c:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    7290:	tstlt	r8, r0, lsl #13
    7294:	blcs	212a8 <g_option_context_set_help_enabled@plt+0x1d3f8>
    7298:	adcshi	pc, sp, r0, asr #32
    729c:			; <UNDEFINED> instruction: 0xf7fc4640
    72a0:	strtmi	lr, [r0], -r6, lsr #26
    72a4:	ldc	7, cr15, [r0, #1008]	; 0x3f0
    72a8:			; <UNDEFINED> instruction: 0xb1b84607
    72ac:	bl	feb452a4 <g_option_context_set_help_enabled@plt+0xfeb413f4>
    72b0:			; <UNDEFINED> instruction: 0x4680683b
    72b4:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    72b8:	andle	r4, r4, r3, lsl #5
    72bc:	ldrtmi	r4, [r8], -r1, asr #12
    72c0:	bl	ff1c52b8 <g_option_context_set_help_enabled@plt+0xff1c1408>
    72c4:			; <UNDEFINED> instruction: 0x4641b138
    72c8:			; <UNDEFINED> instruction: 0xf7fc4638
    72cc:			; <UNDEFINED> instruction: 0x462aec16
    72d0:			; <UNDEFINED> instruction: 0xf7ff2100
    72d4:			; <UNDEFINED> instruction: 0x4638fc9f
    72d8:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72dc:			; <UNDEFINED> instruction: 0xf7fc4620
    72e0:	strmi	lr, [r7], -sl, lsr #19
    72e4:			; <UNDEFINED> instruction: 0xf7fcb1b8
    72e8:	ldmdavs	fp!, {r4, r7, r8, r9, fp, sp, lr, pc}
    72ec:	tstlt	r3, r0, lsl #13
    72f0:	addmi	r6, r3, #1769472	; 0x1b0000
    72f4:	strbmi	sp, [r1], -r4
    72f8:			; <UNDEFINED> instruction: 0xf7fc4638
    72fc:	teqlt	r8, sl, lsr #23
    7300:	ldrtmi	r4, [r8], -r1, asr #12
    7304:	bl	ffe452fc <g_option_context_set_help_enabled@plt+0xffe4144c>
    7308:	tstcs	r1, sl, lsr #12
    730c:	stc2	7, cr15, [r2], {255}	; 0xff
    7310:			; <UNDEFINED> instruction: 0xf7fc4638
    7314:	strtmi	lr, [r0], -r4, asr #18
    7318:			; <UNDEFINED> instruction: 0xf7fc4f5b
    731c:	strtmi	lr, [r9], -r6, lsl #24
    7320:			; <UNDEFINED> instruction: 0x463a447f
    7324:	ldmdami	r9, {r0, r1, r9, sl, lr}^
    7328:			; <UNDEFINED> instruction: 0xf7fc4478
    732c:	strtmi	lr, [r0], -r2, lsl #18
    7330:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7334:			; <UNDEFINED> instruction: 0x4629463a
    7338:	ldmdami	r5, {r0, r1, r9, sl, lr}^
    733c:			; <UNDEFINED> instruction: 0xf7fc4478
    7340:			; <UNDEFINED> instruction: 0x4620e8f8
    7344:	b	4533c <g_option_context_set_help_enabled@plt+0x4148c>
    7348:			; <UNDEFINED> instruction: 0x4629463a
    734c:	ldmdami	r1, {r0, r1, r9, sl, lr}^
    7350:			; <UNDEFINED> instruction: 0xf7fc4478
    7354:	strtmi	lr, [r0], -lr, ror #17
    7358:	b	ff945350 <g_option_context_set_help_enabled@plt+0xff9414a0>
    735c:			; <UNDEFINED> instruction: 0x4629463a
    7360:	stmdami	sp, {r0, r1, r9, sl, lr}^
    7364:			; <UNDEFINED> instruction: 0xf7fc4478
    7368:	strtmi	lr, [r0], -r4, ror #17
    736c:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7370:			; <UNDEFINED> instruction: 0x4629463a
    7374:	stmdami	r9, {r0, r1, r9, sl, lr}^
    7378:			; <UNDEFINED> instruction: 0xf7fc4478
    737c:			; <UNDEFINED> instruction: 0x4620e8da
    7380:	bl	1545378 <g_option_context_set_help_enabled@plt+0x15414c8>
    7384:			; <UNDEFINED> instruction: 0x4629463a
    7388:	stmdami	r5, {r0, r1, r9, sl, lr}^
    738c:			; <UNDEFINED> instruction: 0xf7fc4478
    7390:			; <UNDEFINED> instruction: 0x4620e8d0
    7394:	b	fe44538c <g_option_context_set_help_enabled@plt+0xfe4414dc>
    7398:			; <UNDEFINED> instruction: 0x4629463a
    739c:	stmdami	r1, {r0, r1, r9, sl, lr}^
    73a0:			; <UNDEFINED> instruction: 0xf7fc4478
    73a4:	strtmi	lr, [r0], -r6, asr #17
    73a8:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73ac:			; <UNDEFINED> instruction: 0x4629463a
    73b0:	ldmdami	sp!, {r0, r1, r9, sl, lr}
    73b4:			; <UNDEFINED> instruction: 0xf7fc4478
    73b8:			; <UNDEFINED> instruction: 0xf7fce8bc
    73bc:			; <UNDEFINED> instruction: 0xf7fceafc
    73c0:			; <UNDEFINED> instruction: 0x4607ec7c
    73c4:			; <UNDEFINED> instruction: 0x4620b198
    73c8:	ldcl	7, cr15, [r2], #1008	; 0x3f0
    73cc:	ldrtmi	r4, [r8], -r1, lsl #12
    73d0:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73d4:	suble	r2, r7, r0, lsl #16
    73d8:	bmi	d215ec <g_option_context_set_help_enabled@plt+0xd1d73c>
    73dc:	ldmdami	r4!, {r0, r3, r5, r9, sl, lr}
    73e0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    73e4:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    73e8:			; <UNDEFINED> instruction: 0xf7fc4638
    73ec:			; <UNDEFINED> instruction: 0x4620ebd0
    73f0:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    73f4:	stmdacs	r0, {r0, r1, r9, sl, lr}
    73f8:	svcge	0x0011f43f
    73fc:	strtmi	r4, [r9], -sp, lsr #20
    7400:	ldrbtmi	r4, [sl], #-2093	; 0xfffff7d3
    7404:			; <UNDEFINED> instruction: 0xf7fc4478
    7408:			; <UNDEFINED> instruction: 0xe708e894
    740c:	ldc	0, cr11, [sp], #28
    7410:	pop	{r2, r8, r9, fp, pc}
    7414:	stmdami	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7418:	strbmi	r4, [sl], -r9, lsr #12
    741c:			; <UNDEFINED> instruction: 0xf7fc4478
    7420:			; <UNDEFINED> instruction: 0xf8d8e888
    7424:	stmdbcs	r0, {ip}
    7428:	svcge	0x0038f43f
    742c:	stmib	sp, {r2, r5, r8, r9, fp, lr}^
    7430:	ldrbtmi	r8, [fp], #-2819	; 0xfffff4fd
    7434:	strbmi	r9, [lr], -r5, lsl #12
    7438:			; <UNDEFINED> instruction: 0x4620469b
    743c:	b	fe145434 <g_option_context_set_help_enabled@plt+0xfe141584>
    7440:	ldrdcc	pc, [r0], -r8
    7444:	ldrtmi	r4, [r2], -r9, lsr #12
    7448:	andls	r4, r0, r7, lsl #12
    744c:			; <UNDEFINED> instruction: 0xf7fc4658
    7450:			; <UNDEFINED> instruction: 0x4638e870
    7454:	svc	0x00e0f7fb
    7458:	svcne	0x0004f858
    745c:	mvnle	r2, r0, lsl #18
    7460:	blhi	101bdc <g_option_context_set_help_enabled@plt+0xfdd2c>
    7464:	ldr	r9, [r9, -r5, lsl #28]
    7468:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
    746c:			; <UNDEFINED> instruction: 0x4770e7b5
    7470:	andeq	r6, r1, r6, asr sl
    7474:	muleq	r0, ip, r3
    7478:	andeq	r4, r0, r2, ror #13
    747c:	andeq	r4, r0, lr, ror r6
    7480:			; <UNDEFINED> instruction: 0x000045be
    7484:	andeq	r6, r1, lr, lsl lr
    7488:	andeq	r4, r0, r8, ror #10
    748c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    7490:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    7494:	ldrdeq	r4, [r0], -ip
    7498:	ldrdeq	r4, [r0], -ip
    749c:	andeq	r4, r0, r8, ror #11
    74a0:	andeq	r4, r0, r8, lsr #9
    74a4:	ldrdeq	r4, [r0], -ip
    74a8:	ldrdeq	r4, [r0], -ip
    74ac:	andeq	r4, r0, r8, lsr #9
    74b0:			; <UNDEFINED> instruction: 0x000045be
    74b4:	andeq	r4, r0, r6, lsl #9
    74b8:	andeq	r4, r0, r8, asr r4
    74bc:	andeq	r4, r0, r4, ror #8
    74c0:	andeq	r4, r0, sl, asr r4
    74c4:	andeq	r4, r0, r6, ror r4
    74c8:	addlt	fp, r3, r0, lsr r5
    74cc:	ldc	7, cr15, [r8], #-1008	; 0xfffffc10
    74d0:	strcs	r2, [r0], #-336	; 0xfffffeb0
    74d4:			; <UNDEFINED> instruction: 0xf7fc4605
    74d8:	stmdbmi	lr, {r4, r8, r9, fp, sp, lr, pc}
    74dc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    74e0:	b	5454d8 <g_option_context_set_help_enabled@plt+0x541628>
    74e4:	stmdbmi	sp, {r2, r3, r9, fp, lr}
    74e8:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    74ec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    74f0:	strls	r9, [r0], #-1025	; 0xfffffbff
    74f4:	b	ffa454ec <g_option_context_set_help_enabled@plt+0xffa4163c>
    74f8:	stmdbmi	sl, {r0, r3, r9, fp, lr}
    74fc:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    7500:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7504:	strmi	lr, [r0], #-2509	; 0xfffff633
    7508:	b	ff7c5500 <g_option_context_set_help_enabled@plt+0xff7c1650>
    750c:	andlt	r4, r3, r8, lsr #12
    7510:	svclt	0x0000bd30
    7514:	ldrdeq	r4, [r0], -sl
    7518:	andeq	r0, r0, r3, lsl r2
    751c:	ldrdeq	r4, [r0], -r2
    7520:	andeq	r0, r0, r7, ror #2
    7524:	andeq	r4, r0, lr, asr #9
    7528:	mvnsmi	lr, #737280	; 0xb4000
    752c:	bmi	1118d90 <g_option_context_set_help_enabled@plt+0x1114ee0>
    7530:	blmi	113387c <g_option_context_set_help_enabled@plt+0x112f9cc>
    7534:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    7538:	ldmpl	r3, {r0, r1, r6, sl, fp, lr}^
    753c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    7540:			; <UNDEFINED> instruction: 0xf04f934f
    7544:	tstlt	r1, r0, lsl #6
    7548:	blcs	2557c <g_option_context_set_help_enabled@plt+0x216cc>
    754c:			; <UNDEFINED> instruction: 0x4601d15f
    7550:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    7554:	svc	0x00ecf7fb
    7558:	movwcs	sl, #3343	; 0xd0f
    755c:	svccs	0x0000702b
    7560:	blmi	efb620 <g_option_context_set_help_enabled@plt+0xef7770>
    7564:	orrvc	pc, r0, pc, asr #8
    7568:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    756c:			; <UNDEFINED> instruction: 0xf7fc681a
    7570:			; <UNDEFINED> instruction: 0x4628e850
    7574:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7578:	stmdacs	r0, {r2, r9, sl, lr}
    757c:	mcrne	0, 2, sp, cr4, cr2, {2}
    7580:	blcs	29ea34 <g_option_context_set_help_enabled@plt+0x29ab84>
    7584:	movwcs	fp, #3844	; 0xf04
    7588:	svccs	0x0000552b
    758c:	mrcne	0, 1, sp, cr3, cr10, {1}
    7590:	svclt	0x0018782a
    7594:	bcs	101a0 <g_option_context_set_help_enabled@plt+0xc2f0>
    7598:	movwcs	fp, #3864	; 0xf18
    759c:	teqle	sp, r0, lsl #22
    75a0:			; <UNDEFINED> instruction: 0xf7fc4628
    75a4:	bmi	b0163c <g_option_context_set_help_enabled@plt+0xafd78c>
    75a8:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    75ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    75b0:	subsmi	r9, sl, pc, asr #22
    75b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    75b8:	subslt	sp, r1, pc, lsr r1
    75bc:	mvnshi	lr, #12386304	; 0xbd0000
    75c0:	ldrtmi	r4, [r8], -r8, ror #13
    75c4:			; <UNDEFINED> instruction: 0xf7fc4641
    75c8:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
    75cc:			; <UNDEFINED> instruction: 0xf8d8d1c9
    75d0:	strbmi	r9, [r2], -ip
    75d4:			; <UNDEFINED> instruction: 0xf0292102
    75d8:			; <UNDEFINED> instruction: 0xf8c80308
    75dc:			; <UNDEFINED> instruction: 0xf7fc300c
    75e0:	bllt	a42218 <g_option_context_set_help_enabled@plt+0xa3e368>
    75e4:			; <UNDEFINED> instruction: 0xf44f4b1a
    75e8:	strtmi	r7, [r8], -r0, lsl #3
    75ec:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    75f0:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75f4:	tstcs	r2, r2, asr #12
    75f8:			; <UNDEFINED> instruction: 0xf8c82000
    75fc:			; <UNDEFINED> instruction: 0xf7fc900c
    7600:			; <UNDEFINED> instruction: 0xe7b6eafc
    7604:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    7608:	svc	0x0092f7fb
    760c:			; <UNDEFINED> instruction: 0x4601e7bf
    7610:			; <UNDEFINED> instruction: 0x46324812
    7614:			; <UNDEFINED> instruction: 0xf7fb4478
    7618:	ldr	lr, [sp, ip, lsl #31]
    761c:			; <UNDEFINED> instruction: 0xf7fb4630
    7620:	strb	lr, [r0, r6, ror #31]
    7624:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    7628:	svc	0x0082f7fb
    762c:	ldr	r4, [sl, r0, lsr #12]!
    7630:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    7634:	svc	0x007cf7fb
    7638:			; <UNDEFINED> instruction: 0xf7fce7d4
    763c:	svclt	0x0000ea64
    7640:	andeq	r6, r1, r2, lsl #14
    7644:			; <UNDEFINED> instruction: 0x000003b0
    7648:	strdeq	r6, [r1], -ip
    764c:	andeq	r3, r0, lr, asr #29
    7650:			; <UNDEFINED> instruction: 0x000003b8
    7654:	andeq	r6, r1, lr, lsl #13
    7658:	strdeq	r2, [r0], -sl
    765c:	andeq	r4, r0, ip, asr #7
    7660:	ldrdeq	r2, [r0], -sl
    7664:			; <UNDEFINED> instruction: 0x000043ba
    7668:			; <UNDEFINED> instruction: 0x4607b5f8
    766c:	ldrmi	r4, [r5], -r1, lsr #16
    7670:			; <UNDEFINED> instruction: 0xf7fb4478
    7674:	stmdavs	sl!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    7678:	mrcmi	3, 0, fp, cr15, cr10, {4}
    767c:	ldrbtmi	r2, [lr], #-1025	; 0xfffffbff
    7680:	ldrtmi	r4, [r0], -r1, lsr #12
    7684:	svc	0x0054f7fb
    7688:	svccs	0x0004f855
    768c:	bcs	14698 <g_option_context_set_help_enabled@plt+0x107e8>
    7690:	ldmdami	sl, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7694:	tstcs	r0, r1, lsl #4
    7698:			; <UNDEFINED> instruction: 0xf7ff4478
    769c:	strmi	pc, [r5], -r5, asr #30
    76a0:	andcs	fp, sl, #8, 6	; 0x20000000
    76a4:			; <UNDEFINED> instruction: 0xf7fc2100
    76a8:	stmdacs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    76ac:	movwcs	fp, #8140	; 0x1fcc
    76b0:	adcmi	r2, r0, #0, 6
    76b4:	strcs	fp, [r0], #-4012	; 0xfffff054
    76b8:	streq	pc, [r1], #-3
    76bc:	strtmi	fp, [r8], -r4, lsr #18
    76c0:	ldrhtmi	lr, [r8], #141	; 0x8d
    76c4:	mcrlt	7, 5, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    76c8:	ldrtmi	r1, [r8], -r1, asr #28
    76cc:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76d0:	tstcs	r0, r8, lsr r6
    76d4:	b	15456cc <g_option_context_set_help_enabled@plt+0x154181c>
    76d8:	pop	{r3, r5, r9, sl, lr}
    76dc:			; <UNDEFINED> instruction: 0xf7fb40f8
    76e0:	strcs	fp, [r1], #-3737	; 0xfffff167
    76e4:			; <UNDEFINED> instruction: 0x4638e7d5
    76e8:	pop	{r0, r8, sp}
    76ec:			; <UNDEFINED> instruction: 0xf7fc40f8
    76f0:	svclt	0x0000ba45
    76f4:	muleq	r0, ip, r6
    76f8:	muleq	r0, r2, r3
    76fc:	andeq	r4, r0, r4, lsl #7
    7700:			; <UNDEFINED> instruction: 0x461eb5f8
    7704:	ldrmi	r9, [r7], -r6, lsl #26
    7708:	strbteq	r4, [fp], r4, lsl #12
    770c:	blmi	133cb24 <g_option_context_set_help_enabled@plt+0x1338c74>
    7710:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7714:	teqle	r9, r0, lsl #22
    7718:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    771c:	svc	0x0008f7fb
    7720:	ldrtle	r0, [r7], #-1960	; 0xfffff858
    7724:	strble	r0, [r7], #-1897	; 0xfffff897
    7728:	ldrble	r0, [r6], #-2026	; 0xfffff816
    772c:	strle	r0, [lr, #-1707]	; 0xfffff955
    7730:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    7734:	stmdbcs	r0, {r0, r3, r4, r6, r7, fp, sp, lr}
    7738:	blmi	113bd1c <g_option_context_set_help_enabled@plt+0x1137e6c>
    773c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7740:	cmnle	sp, r0, lsl #22
    7744:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    7748:	blcs	21cbc <g_option_context_set_help_enabled@plt+0x1de0c>
    774c:	blmi	107bca8 <g_option_context_set_help_enabled@plt+0x1077df8>
    7750:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7754:	mcrmi	1, 2, fp, cr0, cr11, {2}
    7758:			; <UNDEFINED> instruction: 0x46202150
    775c:			; <UNDEFINED> instruction: 0xf7fc447e
    7760:	ldrtmi	lr, [r1], -ip, asr #19
    7764:	mrc	7, 6, APSR_nzcv, cr12, cr11, {7}
    7768:	strmi	r2, [r5], -r1, lsl #16
    776c:	cmpcs	r0, sl, asr #32
    7770:			; <UNDEFINED> instruction: 0xf7fc4620
    7774:	ldmdbmi	r9!, {r1, r6, r7, r8, fp, sp, lr, pc}
    7778:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    777c:	stmia	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7780:	tstcs	r0, r0, lsr #12
    7784:	ldrhtmi	lr, [r8], #141	; 0x8d
    7788:	ldmiblt	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    778c:			; <UNDEFINED> instruction: 0xf7fc2101
    7790:			; <UNDEFINED> instruction: 0xe7cbe850
    7794:			; <UNDEFINED> instruction: 0x46394832
    7798:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    779c:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    77a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    77a4:	strmi	sp, [r1], -r5, asr #32
    77a8:			; <UNDEFINED> instruction: 0xf7fc4620
    77ac:			; <UNDEFINED> instruction: 0x4638ea50
    77b0:	mrc	7, 1, APSR_nzcv, cr2, cr11, {7}
    77b4:	ldrle	r0, [r7, #1897]!	; 0x769
    77b8:	ldrtmi	r4, [r1], -sl, lsr #16
    77bc:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    77c0:	mrc2	7, 5, pc, cr2, cr15, {7}
    77c4:	movlt	r4, #6291456	; 0x600000
    77c8:	strtmi	r4, [r0], -r1, lsl #12
    77cc:	mcr	7, 3, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    77d0:			; <UNDEFINED> instruction: 0xf7fb4630
    77d4:	strbeq	lr, [sl, r2, lsr #28]!
    77d8:	stmdami	r3!, {r3, r5, r7, r8, sl, ip, lr, pc}
    77dc:	ldrmi	r2, [r1], -r0, lsl #4
    77e0:			; <UNDEFINED> instruction: 0xf7ff4478
    77e4:	strmi	pc, [r6], -r1, lsr #29
    77e8:			; <UNDEFINED> instruction: 0x4601b318
    77ec:			; <UNDEFINED> instruction: 0xf7fc4620
    77f0:	ldrtmi	lr, [r0], -r0, asr #19
    77f4:	mrc	7, 0, APSR_nzcv, cr0, cr11, {7}
    77f8:			; <UNDEFINED> instruction: 0x2101e798
    77fc:			; <UNDEFINED> instruction: 0xf7fc4620
    7800:	sbfx	lr, r8, #18, #5
    7804:			; <UNDEFINED> instruction: 0x46202150
    7808:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    780c:	andcs	r4, r2, #51380224	; 0x3100000
    7810:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7814:	strtmi	r4, [r0], -r9, lsr #12
    7818:	ldrhtmi	lr, [r8], #141	; 0x8d
    781c:	stmiblt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7820:	strtmi	r2, [r0], -r1, lsl #2
    7824:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7828:	strtmi	lr, [r0], -ip, lsl #15
    782c:	mrc	7, 7, APSR_nzcv, cr6, cr11, {7}
    7830:	strtmi	lr, [r0], -r3, lsl #15
    7834:	pop	{r0, r8, sp}
    7838:			; <UNDEFINED> instruction: 0xf7fc40f8
    783c:	svclt	0x0000b99f
    7840:	muleq	r1, r0, r9
    7844:	strdeq	r3, [r0], -r2
    7848:	andeq	r6, r1, lr, ror #18
    784c:	andeq	r6, r1, r4, ror #18
    7850:	andeq	r6, r1, sl, asr r9
    7854:	andeq	r6, r1, r0, asr r9
    7858:	andeq	r4, r0, ip, asr r2
    785c:	andeq	r4, r0, lr, lsr r2
    7860:	andeq	r4, r0, sl, lsl #5
    7864:	andeq	r4, r0, lr, ror #4
    7868:	andeq	r4, r0, r4, asr r2
    786c:	blmi	9da10c <g_option_context_set_help_enabled@plt+0x9d625c>
    7870:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7874:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    7878:	ldmdavs	fp, {r9, sl, sp}
    787c:			; <UNDEFINED> instruction: 0xf04f9305
    7880:	strls	r0, [r4], -r0, lsl #6
    7884:	bge	13454c <g_option_context_set_help_enabled@plt+0x13069c>
    7888:			; <UNDEFINED> instruction: 0x46044631
    788c:	mcr	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    7890:	cmplt	r8, #5242880	; 0x500000
    7894:	mrc2	7, 0, pc, cr8, cr15, {7}
    7898:	ldrbtmi	r4, [pc], #-3869	; 78a0 <g_option_context_set_help_enabled@plt+0x39f0>
    789c:	stmdbcc	r0, {r0, r3, r4, r5, r7, r8, fp, sp, lr}
    78a0:	tstcs	r1, r8, lsl pc
    78a4:	strmi	r9, [r2], -r3, lsl #2
    78a8:	ldrmi	r4, [r4], -r0, lsr #12
    78ac:	svc	0x009af7fb
    78b0:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    78b4:	stmdbls	r3, {r0, r1, r4, r5, r9, sl, lr}
    78b8:	ldrbtmi	r4, [ip], #1570	; 0x622
    78bc:	andgt	pc, r0, sp, asr #17
    78c0:	strtmi	r9, [r8], -r1
    78c4:	svc	0x0028f7fb
    78c8:			; <UNDEFINED> instruction: 0xf7fb4620
    78cc:	ldmibvs	fp!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    78d0:	mvnsvs	r3, r1, lsl #6
    78d4:	blmi	35a11c <g_option_context_set_help_enabled@plt+0x35626c>
    78d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    78dc:	blls	16194c <g_option_context_set_help_enabled@plt+0x15da9c>
    78e0:			; <UNDEFINED> instruction: 0xf04f405a
    78e4:	mrsle	r0, SP_mon
    78e8:	ldcllt	0, cr11, [r0, #28]!
    78ec:	strtmi	r9, [r0], -r4, lsl #22
    78f0:			; <UNDEFINED> instruction: 0xf7fc6899
    78f4:	blmi	2874e0 <g_option_context_set_help_enabled@plt+0x283630>
    78f8:	ldrbtmi	r9, [fp], #-2052	; 0xfffff7fc
    78fc:			; <UNDEFINED> instruction: 0xf7fc601d
    7900:	strb	lr, [r7, r8, ror #19]!
    7904:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7908:	andeq	r6, r1, r8, asr #7
    790c:			; <UNDEFINED> instruction: 0x000003b0
    7910:	andeq	r6, r1, r6, lsl #16
    7914:	andeq	r0, r0, r3, rrx
    7918:	andeq	r6, r1, r0, ror #6
    791c:	andeq	r6, r1, sl, lsl r7
    7920:			; <UNDEFINED> instruction: 0x4615b5f0
    7924:	addlt	r4, r5, r7, lsr #20
    7928:	strmi	r4, [r4], -r7, lsr #22
    792c:			; <UNDEFINED> instruction: 0x460f447a
    7930:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7934:			; <UNDEFINED> instruction: 0xf04f9303
    7938:	movwcs	r0, #768	; 0x300
    793c:			; <UNDEFINED> instruction: 0xf7fc9302
    7940:			; <UNDEFINED> instruction: 0x4601e912
    7944:			; <UNDEFINED> instruction: 0xf7fc4628
    7948:			; <UNDEFINED> instruction: 0x4606e8d8
    794c:	ldmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7950:	strtmi	r4, [r0], -r5, lsl #12
    7954:			; <UNDEFINED> instruction: 0xf7fc4629
    7958:	bge	c1ca0 <g_option_context_set_help_enabled@plt+0xbddf0>
    795c:			; <UNDEFINED> instruction: 0xf7fb4639
    7960:	strtmi	lr, [r9], -r2, ror #30
    7964:	strtmi	r9, [r0], -r1
    7968:			; <UNDEFINED> instruction: 0xf7fc9c01
    796c:			; <UNDEFINED> instruction: 0xf7fbe8c6
    7970:			; <UNDEFINED> instruction: 0xb1a4ee16
    7974:			; <UNDEFINED> instruction: 0xf7fb4630
    7978:	bmi	5431c8 <g_option_context_set_help_enabled@plt+0x53f318>
    797c:	ldmibvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7980:	bicsvs	r3, r3, r1, lsl #22
    7984:	bmi	4b4078 <g_option_context_set_help_enabled@plt+0x4b01c8>
    7988:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    798c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7990:	subsmi	r9, sl, r3, lsl #22
    7994:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7998:	andlt	sp, r5, r1, lsl r1
    799c:	blls	b7164 <g_option_context_set_help_enabled@plt+0xb32b4>
    79a0:	ldmvs	r9, {r4, r5, r9, sl, lr}
    79a4:	mcr2	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    79a8:	stmdals	r2, {r1, r3, r8, r9, fp, lr}
    79ac:	andsvs	r4, ip, fp, ror r4
    79b0:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79b4:	ldmdavs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    79b8:	stc	7, cr15, [r6, #1004]!	; 0x3ec
    79bc:			; <UNDEFINED> instruction: 0xf7fce7e3
    79c0:	svclt	0x0000e8a2
    79c4:	andeq	r6, r1, ip, lsl #6
    79c8:			; <UNDEFINED> instruction: 0x000003b0
    79cc:	andeq	r6, r1, r4, lsr #14
    79d0:	andeq	r6, r1, lr, lsr #5
    79d4:	andeq	r6, r1, r8, ror #12
    79d8:			; <UNDEFINED> instruction: 0x4615b5f0
    79dc:	addlt	r4, r3, r7, lsr #20
    79e0:	strmi	r4, [r4], -r7, lsr #22
    79e4:			; <UNDEFINED> instruction: 0x460f447a
    79e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    79ec:			; <UNDEFINED> instruction: 0xf04f9301
    79f0:	movwcs	r0, #768	; 0x300
    79f4:			; <UNDEFINED> instruction: 0xf7fc9300
    79f8:			; <UNDEFINED> instruction: 0x4601e8b6
    79fc:			; <UNDEFINED> instruction: 0xf7fc4628
    7a00:			; <UNDEFINED> instruction: 0x4606e87c
    7a04:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a08:	strtmi	r4, [r0], -r5, lsl #12
    7a0c:			; <UNDEFINED> instruction: 0xf7fc4629
    7a10:			; <UNDEFINED> instruction: 0x4639e874
    7a14:			; <UNDEFINED> instruction: 0xf7fb466a
    7a18:	strtmi	lr, [r9], -r6, lsl #29
    7a1c:	strtmi	r4, [r0], -r3, lsl #12
    7a20:			; <UNDEFINED> instruction: 0xf7fc461c
    7a24:			; <UNDEFINED> instruction: 0xf7fbe86a
    7a28:			; <UNDEFINED> instruction: 0xb1a4edba
    7a2c:			; <UNDEFINED> instruction: 0xf7fb4630
    7a30:	bmi	543110 <g_option_context_set_help_enabled@plt+0x53f260>
    7a34:	ldmibvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7a38:	bicsvs	r3, r3, r1, lsl #22
    7a3c:	bmi	4b4130 <g_option_context_set_help_enabled@plt+0x4b0280>
    7a40:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    7a44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a48:	subsmi	r9, sl, r1, lsl #22
    7a4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a50:	andlt	sp, r3, r1, lsl r1
    7a54:	blls	3721c <g_option_context_set_help_enabled@plt+0x3336c>
    7a58:	ldmvs	r9, {r4, r5, r9, sl, lr}
    7a5c:	mcr2	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    7a60:	stmdals	r0, {r1, r3, r8, r9, fp, lr}
    7a64:	andsvs	r4, ip, fp, ror r4
    7a68:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a6c:	ldmdavs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7a70:	stcl	7, cr15, [sl, #-1004]	; 0xfffffc14
    7a74:			; <UNDEFINED> instruction: 0xf7fce7e3
    7a78:	svclt	0x0000e846
    7a7c:	andeq	r6, r1, r4, asr r2
    7a80:			; <UNDEFINED> instruction: 0x000003b0
    7a84:	andeq	r6, r1, ip, ror #12
    7a88:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    7a8c:			; <UNDEFINED> instruction: 0x000165b0
    7a90:			; <UNDEFINED> instruction: 0x4615b5f0
    7a94:	addlt	r4, r3, r3, lsr sl
    7a98:			; <UNDEFINED> instruction: 0x460c4b33
    7a9c:			; <UNDEFINED> instruction: 0x4606447a
    7aa0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7aa4:			; <UNDEFINED> instruction: 0xf04f9301
    7aa8:	movwcs	r0, #768	; 0x300
    7aac:			; <UNDEFINED> instruction: 0xf7fc9300
    7ab0:			; <UNDEFINED> instruction: 0x4607e85a
    7ab4:			; <UNDEFINED> instruction: 0x46394630
    7ab8:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7abc:	strbtmi	r4, [sl], -r1, lsr #12
    7ac0:	ldcl	7, cr15, [sl], {251}	; 0xfb
    7ac4:	strtmi	fp, [r8], -r0, lsr #3
    7ac8:	stcl	7, cr15, [r8, #-1004]!	; 0xfffffc14
    7acc:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    7ad0:	blcc	62224 <g_option_context_set_help_enabled@plt+0x5e374>
    7ad4:	teqlt	r3, #-1073741772	; 0xc0000034
    7ad8:	blmi	8da374 <g_option_context_set_help_enabled@plt+0x8d64c4>
    7adc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ae0:	blls	61b50 <g_option_context_set_help_enabled@plt+0x5dca0>
    7ae4:			; <UNDEFINED> instruction: 0xf04f405a
    7ae8:	teqle	r9, r0, lsl #6
    7aec:	ldcllt	0, cr11, [r0, #12]!
    7af0:	strmi	r4, [r4], -r0, lsr #22
    7af4:			; <UNDEFINED> instruction: 0x46282150
    7af8:	andsvs	r4, ip, fp, ror r4
    7afc:	svc	0x00fcf7fb
    7b00:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
    7b04:	stc	7, cr15, [ip, #-1004]	; 0xfffffc14
    7b08:	andsle	r2, r9, r2, lsl #16
    7b0c:			; <UNDEFINED> instruction: 0xf7fb9c00
    7b10:	andscs	lr, lr, #232, 30	; 0x3a0
    7b14:	strtmi	r4, [r0], -r1, lsl #12
    7b18:	svc	0x007cf7fb
    7b1c:	stmdals	r0, {r3, r4, r5, r8, ip, sp, pc}
    7b20:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b24:	ldmdavs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7b28:	stcl	7, cr15, [lr], #1004	; 0x3ec
    7b2c:			; <UNDEFINED> instruction: 0x4639e7d4
    7b30:			; <UNDEFINED> instruction: 0xf7fb4630
    7b34:	blls	43ac4 <g_option_context_set_help_enabled@plt+0x3fc14>
    7b38:			; <UNDEFINED> instruction: 0xf7fc6899
    7b3c:	ubfx	pc, r5, #27, #15
    7b40:			; <UNDEFINED> instruction: 0x46304639
    7b44:	svc	0x00d8f7fb
    7b48:	andcs	r4, r5, #12, 18	; 0x30000
    7b4c:			; <UNDEFINED> instruction: 0x46064479
    7b50:			; <UNDEFINED> instruction: 0xf7fb4620
    7b54:	strmi	lr, [r1], -lr, asr #28
    7b58:			; <UNDEFINED> instruction: 0xf7fc4630
    7b5c:	ldrb	pc, [lr, r5, asr #27]	; <UNPREDICTABLE>
    7b60:	svc	0x00d0f7fb
    7b64:	muleq	r1, ip, r1
    7b68:			; <UNDEFINED> instruction: 0x000003b0
    7b6c:	ldrdeq	r6, [r1], -r2
    7b70:	andeq	r6, r1, ip, asr r1
    7b74:	andeq	r6, r1, ip, lsl r5
    7b78:			; <UNDEFINED> instruction: 0x00003eb6
    7b7c:	strdeq	r3, [r0], -r4
    7b80:			; <UNDEFINED> instruction: 0x4615b5f0
    7b84:	addlt	r4, r3, r4, lsr sl
    7b88:			; <UNDEFINED> instruction: 0x460c4b34
    7b8c:			; <UNDEFINED> instruction: 0x4606447a
    7b90:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b94:			; <UNDEFINED> instruction: 0xf04f9301
    7b98:	movwcs	r0, #768	; 0x300
    7b9c:			; <UNDEFINED> instruction: 0xf7fb9300
    7ba0:	strmi	lr, [r7], -r2, ror #31
    7ba4:			; <UNDEFINED> instruction: 0x46394630
    7ba8:	svc	0x00a6f7fb
    7bac:	strbtmi	r4, [sl], -r1, lsr #12
    7bb0:	stmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bb4:			; <UNDEFINED> instruction: 0xf7fbb1d0
    7bb8:			; <UNDEFINED> instruction: 0x4628ecf2
    7bbc:	stcl	7, cr15, [lr], #1004	; 0x3ec
    7bc0:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    7bc4:	blcc	62318 <g_option_context_set_help_enabled@plt+0x5e468>
    7bc8:	ldrsblt	r6, [fp, #-19]	; 0xffffffed
    7bcc:	blmi	8da468 <g_option_context_set_help_enabled@plt+0x8d65b8>
    7bd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7bd4:	blls	61c44 <g_option_context_set_help_enabled@plt+0x5dd94>
    7bd8:			; <UNDEFINED> instruction: 0xf04f405a
    7bdc:	teqle	r9, r0, lsl #6
    7be0:	ldcllt	0, cr11, [r0, #12]!
    7be4:			; <UNDEFINED> instruction: 0xf7fb6810
    7be8:			; <UNDEFINED> instruction: 0xe7efec90
    7bec:			; <UNDEFINED> instruction: 0x46044b1e
    7bf0:			; <UNDEFINED> instruction: 0x46282150
    7bf4:	andsvs	r4, ip, fp, ror r4
    7bf8:	svc	0x007ef7fb
    7bfc:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    7c00:	stc	7, cr15, [lr], {251}	; 0xfb
    7c04:	andsle	r2, r5, r2, lsl #16
    7c08:			; <UNDEFINED> instruction: 0xf7fb9c00
    7c0c:	andscs	lr, lr, #424	; 0x1a8
    7c10:	strtmi	r4, [r0], -r1, lsl #12
    7c14:	mrc	7, 7, APSR_nzcv, cr14, cr11, {7}
    7c18:	stmdals	r0, {r3, r4, r8, ip, sp, pc}
    7c1c:	ldmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c20:	ldrtmi	lr, [r9], -fp, asr #15
    7c24:			; <UNDEFINED> instruction: 0xf7fb4630
    7c28:	blls	439d0 <g_option_context_set_help_enabled@plt+0x3fb20>
    7c2c:			; <UNDEFINED> instruction: 0xf7fc6899
    7c30:	ubfx	pc, fp, #26, #19
    7c34:			; <UNDEFINED> instruction: 0x46304639
    7c38:	svc	0x005ef7fb
    7c3c:	andcs	r4, r5, #12, 18	; 0x30000
    7c40:			; <UNDEFINED> instruction: 0x46064479
    7c44:			; <UNDEFINED> instruction: 0xf7fb4620
    7c48:			; <UNDEFINED> instruction: 0x4601edd4
    7c4c:			; <UNDEFINED> instruction: 0xf7fc4630
    7c50:	strb	pc, [r2, fp, asr #26]!	; <UNPREDICTABLE>
    7c54:	svc	0x0056f7fb
    7c58:	andeq	r6, r1, ip, lsr #1
    7c5c:			; <UNDEFINED> instruction: 0x000003b0
    7c60:	ldrdeq	r6, [r1], -lr
    7c64:	andeq	r6, r1, r8, rrx
    7c68:	andeq	r6, r1, r0, lsr #8
    7c6c:			; <UNDEFINED> instruction: 0x00003dba
    7c70:	andeq	r3, r0, r0, lsl #28
    7c74:			; <UNDEFINED> instruction: 0x4601b510
    7c78:			; <UNDEFINED> instruction: 0xf7fb2000
    7c7c:	smlatbcs	r2, ip, pc, lr	; <UNPREDICTABLE>
    7c80:			; <UNDEFINED> instruction: 0xf7ff4604
    7c84:	strtmi	pc, [r0], -sp, lsr #21
    7c88:	ldcl	7, cr15, [sl], {251}	; 0xfb
    7c8c:	pop	{r1, fp, lr}
    7c90:	ldrbtmi	r4, [r8], #-16
    7c94:	mcrrlt	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    7c98:	andeq	r2, r0, lr, ror #16
    7c9c:			; <UNDEFINED> instruction: 0x4608b538
    7ca0:			; <UNDEFINED> instruction: 0xf7fb460d
    7ca4:			; <UNDEFINED> instruction: 0x4604eefa
    7ca8:	strtmi	r4, [r1], -r8, lsl #16
    7cac:			; <UNDEFINED> instruction: 0xf7fb4478
    7cb0:	strtmi	lr, [r0], -r0, asr #24
    7cb4:	bl	fec45ca8 <g_option_context_set_help_enabled@plt+0xfec41df8>
    7cb8:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7cbc:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7cc0:			; <UNDEFINED> instruction: 0x4628bd38
    7cc4:	ldrhtmi	lr, [r8], -sp
    7cc8:	svclt	0x0000e7d4
    7ccc:	andeq	r3, r0, ip, lsr #27
    7cd0:	andeq	r6, r1, r6, ror #7
    7cd4:			; <UNDEFINED> instruction: 0x4608b538
    7cd8:			; <UNDEFINED> instruction: 0xf7fb460d
    7cdc:			; <UNDEFINED> instruction: 0x4604eede
    7ce0:	strtmi	r4, [r1], -r8, lsl #16
    7ce4:			; <UNDEFINED> instruction: 0xf7fb4478
    7ce8:	strtmi	lr, [r0], -r4, lsr #24
    7cec:	bl	fe545ce0 <g_option_context_set_help_enabled@plt+0xfe541e30>
    7cf0:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7cf4:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7cf8:			; <UNDEFINED> instruction: 0x4628bd38
    7cfc:	ldrhtmi	lr, [r8], -sp
    7d00:	svclt	0x0000e7b8
    7d04:	muleq	r0, r0, sp
    7d08:	andeq	r6, r1, lr, lsr #7
    7d0c:			; <UNDEFINED> instruction: 0x4608b538
    7d10:			; <UNDEFINED> instruction: 0xf7fb460d
    7d14:	strmi	lr, [r4], -r2, asr #29
    7d18:	strtmi	r4, [r1], -r8, lsl #16
    7d1c:			; <UNDEFINED> instruction: 0xf7fb4478
    7d20:	strtmi	lr, [r0], -r8, lsl #24
    7d24:	bl	1e45d18 <g_option_context_set_help_enabled@plt+0x1e41e68>
    7d28:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7d2c:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7d30:			; <UNDEFINED> instruction: 0x4628bd38
    7d34:	ldrhtmi	lr, [r8], -sp
    7d38:	svclt	0x0000e79c
    7d3c:	andeq	r3, r0, r4, ror sp
    7d40:	andeq	r6, r1, r6, ror r3
    7d44:			; <UNDEFINED> instruction: 0x4601b510
    7d48:			; <UNDEFINED> instruction: 0xf7fb2000
    7d4c:	andcs	lr, r0, #68, 30	; 0x110
    7d50:	strmi	r2, [r4], -r2, lsl #2
    7d54:			; <UNDEFINED> instruction: 0xf8fef7ff
    7d58:			; <UNDEFINED> instruction: 0xf7fb4620
    7d5c:	stmdami	r3, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    7d60:			; <UNDEFINED> instruction: 0x4010e8bd
    7d64:			; <UNDEFINED> instruction: 0xf7fb4478
    7d68:	svclt	0x0000bbe1
    7d6c:	muleq	r0, ip, r7
    7d70:			; <UNDEFINED> instruction: 0x4608b538
    7d74:			; <UNDEFINED> instruction: 0xf7fb460d
    7d78:	strmi	lr, [r4], -r0, asr #24
    7d7c:	strtmi	r4, [r1], -r8, lsl #16
    7d80:			; <UNDEFINED> instruction: 0xf7fb4478
    7d84:			; <UNDEFINED> instruction: 0x4620ebd6
    7d88:	bl	11c5d7c <g_option_context_set_help_enabled@plt+0x11c1ecc>
    7d8c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7d90:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7d94:			; <UNDEFINED> instruction: 0x4628bd38
    7d98:	ldrhtmi	lr, [r8], -sp
    7d9c:	svclt	0x0000e7d2
    7da0:	andeq	r3, r0, ip, lsr #26
    7da4:	andeq	r6, r1, r2, lsl r3
    7da8:			; <UNDEFINED> instruction: 0x4608b538
    7dac:			; <UNDEFINED> instruction: 0xf7fb460d
    7db0:	strmi	lr, [r4], -r4, lsr #24
    7db4:	strtmi	r4, [r1], -r8, lsl #16
    7db8:			; <UNDEFINED> instruction: 0xf7fb4478
    7dbc:			; <UNDEFINED> instruction: 0x4620ebba
    7dc0:	bl	ac5db4 <g_option_context_set_help_enabled@plt+0xac1f04>
    7dc4:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7dc8:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7dcc:			; <UNDEFINED> instruction: 0x4628bd38
    7dd0:	ldrhtmi	lr, [r8], -sp
    7dd4:	svclt	0x0000e7b6
    7dd8:	andeq	r3, r0, r0, lsl sp
    7ddc:	ldrdeq	r6, [r1], -sl
    7de0:			; <UNDEFINED> instruction: 0x4608b538
    7de4:			; <UNDEFINED> instruction: 0xf7fb460d
    7de8:	strmi	lr, [r4], -r8, lsl #24
    7dec:	strtmi	r4, [r1], -r8, lsl #16
    7df0:			; <UNDEFINED> instruction: 0xf7fb4478
    7df4:			; <UNDEFINED> instruction: 0x4620eb9e
    7df8:	bl	3c5dec <g_option_context_set_help_enabled@plt+0x3c1f3c>
    7dfc:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7e00:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7e04:			; <UNDEFINED> instruction: 0x4628bd38
    7e08:	ldrhtmi	lr, [r8], -sp
    7e0c:	svclt	0x0000e79a
    7e10:	strdeq	r3, [r0], -r4
    7e14:	andeq	r6, r1, r2, lsr #5
    7e18:			; <UNDEFINED> instruction: 0x4601b510
    7e1c:			; <UNDEFINED> instruction: 0xf7fb2000
    7e20:	andcs	lr, r0, #3488	; 0xda0
    7e24:	strmi	r2, [r4], -r2, lsl #2
    7e28:			; <UNDEFINED> instruction: 0xff4af7fe
    7e2c:			; <UNDEFINED> instruction: 0xf7fb4620
    7e30:	stmdami	r3, {r3, sl, fp, sp, lr, pc}
    7e34:			; <UNDEFINED> instruction: 0x4010e8bd
    7e38:			; <UNDEFINED> instruction: 0xf7fb4478
    7e3c:	svclt	0x0000bb77
    7e40:	andeq	r2, r0, r8, asr #13
    7e44:			; <UNDEFINED> instruction: 0x4608b538
    7e48:			; <UNDEFINED> instruction: 0xf7fb460d
    7e4c:			; <UNDEFINED> instruction: 0x4604ed1e
    7e50:	strtmi	r4, [r1], -r8, lsl #16
    7e54:			; <UNDEFINED> instruction: 0xf7fb4478
    7e58:	strtmi	lr, [r0], -ip, ror #22
    7e5c:	b	ff745e50 <g_option_context_set_help_enabled@plt+0xff741fa0>
    7e60:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7e64:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7e68:			; <UNDEFINED> instruction: 0x4628bd38
    7e6c:	ldrhtmi	lr, [r8], -sp
    7e70:	svclt	0x0000e7d2
    7e74:	andeq	r3, r0, ip, lsr #25
    7e78:	andeq	r6, r1, lr, lsr r2
    7e7c:			; <UNDEFINED> instruction: 0x4608b538
    7e80:			; <UNDEFINED> instruction: 0xf7fb460d
    7e84:	strmi	lr, [r4], -r2, lsl #26
    7e88:	strtmi	r4, [r1], -r8, lsl #16
    7e8c:			; <UNDEFINED> instruction: 0xf7fb4478
    7e90:			; <UNDEFINED> instruction: 0x4620eb50
    7e94:	b	ff045e88 <g_option_context_set_help_enabled@plt+0xff041fd8>
    7e98:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7e9c:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7ea0:			; <UNDEFINED> instruction: 0x4628bd38
    7ea4:	ldrhtmi	lr, [r8], -sp
    7ea8:	svclt	0x0000e7b6
    7eac:	muleq	r0, r0, ip
    7eb0:	andeq	r6, r1, r6, lsl #4
    7eb4:			; <UNDEFINED> instruction: 0x4608b538
    7eb8:			; <UNDEFINED> instruction: 0xf7fb460d
    7ebc:	strmi	lr, [r4], -r6, ror #25
    7ec0:	strtmi	r4, [r1], -r8, lsl #16
    7ec4:			; <UNDEFINED> instruction: 0xf7fb4478
    7ec8:			; <UNDEFINED> instruction: 0x4620eb34
    7ecc:	b	fe945ec0 <g_option_context_set_help_enabled@plt+0xfe942010>
    7ed0:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7ed4:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7ed8:			; <UNDEFINED> instruction: 0x4628bd38
    7edc:	ldrhtmi	lr, [r8], -sp
    7ee0:	svclt	0x0000e79a
    7ee4:	andeq	r3, r0, r4, ror ip
    7ee8:	andeq	r6, r1, lr, asr #3
    7eec:			; <UNDEFINED> instruction: 0x4608b538
    7ef0:			; <UNDEFINED> instruction: 0xf7fb460d
    7ef4:	strmi	lr, [r4], -sl, asr #25
    7ef8:	strtmi	r4, [r1], -r8, lsl #16
    7efc:			; <UNDEFINED> instruction: 0xf7fb4478
    7f00:			; <UNDEFINED> instruction: 0x4620eb18
    7f04:	b	fe245ef8 <g_option_context_set_help_enabled@plt+0xfe242048>
    7f08:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    7f0c:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    7f10:			; <UNDEFINED> instruction: 0x4628bd38
    7f14:	ldrhtmi	lr, [r8], -sp
    7f18:	svclt	0x0000e77e
    7f1c:	andeq	r3, r0, r8, asr ip
    7f20:	muleq	r1, r6, r1
    7f24:			; <UNDEFINED> instruction: 0x4614b570
    7f28:	addlt	r4, r2, r0, lsr #20
    7f2c:	strmi	r4, [sp], -r0, lsr #22
    7f30:			; <UNDEFINED> instruction: 0x4606447a
    7f34:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f38:			; <UNDEFINED> instruction: 0xf04f9301
    7f3c:	movwcs	r0, #768	; 0x300
    7f40:			; <UNDEFINED> instruction: 0xf7fb9300
    7f44:	strmi	lr, [r1], -ip, asr #25
    7f48:			; <UNDEFINED> instruction: 0xf7fb4630
    7f4c:			; <UNDEFINED> instruction: 0x4629edd6
    7f50:			; <UNDEFINED> instruction: 0xf7fb466a
    7f54:	rorlt	lr, r2, #24
    7f58:			; <UNDEFINED> instruction: 0xf7fb4620
    7f5c:	bmi	5828dc <g_option_context_set_help_enabled@plt+0x57ea2c>
    7f60:	ldmibvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7f64:	bicsvs	r3, r3, r1, lsl #22
    7f68:	bmi	4f46bc <g_option_context_set_help_enabled@plt+0x4f080c>
    7f6c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    7f70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f74:	subsmi	r9, sl, r1, lsl #22
    7f78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f7c:	andlt	sp, r2, r4, lsl r1
    7f80:	blls	37548 <g_option_context_set_help_enabled@plt+0x33698>
    7f84:	stmdami	sp, {r0, r2, r9, sl, lr}
    7f88:	ldmvs	sl, {r0, r5, r9, sl, lr}
    7f8c:			; <UNDEFINED> instruction: 0xf7fc4478
    7f90:	stmdals	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7f94:	mrc	7, 4, APSR_nzcv, cr12, cr11, {7}
    7f98:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    7f9c:	bfi	r6, sp, #0, #28
    7fa0:			; <UNDEFINED> instruction: 0xf7fb6810
    7fa4:			; <UNDEFINED> instruction: 0xe7e0eab2
    7fa8:	stc	7, cr15, [ip, #1004]!	; 0x3ec
    7fac:	andeq	r5, r1, r8, lsl #26
    7fb0:			; <UNDEFINED> instruction: 0x000003b0
    7fb4:	andeq	r6, r1, r0, asr #2
    7fb8:	andeq	r5, r1, sl, asr #25
    7fbc:	andeq	r2, r0, r4, ror #10
    7fc0:	andeq	r6, r1, sl, ror r0
    7fc4:			; <UNDEFINED> instruction: 0x4614b570
    7fc8:	addlt	r4, r2, r0, lsr #20
    7fcc:	strmi	r4, [sp], -r0, lsr #22
    7fd0:			; <UNDEFINED> instruction: 0x4606447a
    7fd4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7fd8:			; <UNDEFINED> instruction: 0xf04f9301
    7fdc:	movwcs	r0, #768	; 0x300
    7fe0:			; <UNDEFINED> instruction: 0xf7fb9300
    7fe4:	strmi	lr, [r1], -r4, ror #24
    7fe8:			; <UNDEFINED> instruction: 0xf7fb4630
    7fec:	strtmi	lr, [r9], -r6, lsl #27
    7ff0:			; <UNDEFINED> instruction: 0xf7fb466a
    7ff4:	lsrlt	lr, ip, #29
    7ff8:			; <UNDEFINED> instruction: 0xf7fb4620
    7ffc:	bmi	58283c <g_option_context_set_help_enabled@plt+0x57e98c>
    8000:	ldmibvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8004:	bicsvs	r3, r3, r1, lsl #22
    8008:	bmi	4f475c <g_option_context_set_help_enabled@plt+0x4f08ac>
    800c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    8010:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8014:	subsmi	r9, sl, r1, lsl #22
    8018:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    801c:	andlt	sp, r2, r4, lsl r1
    8020:	blls	375e8 <g_option_context_set_help_enabled@plt+0x33738>
    8024:	stmdami	sp, {r0, r2, r9, sl, lr}
    8028:	ldmvs	sl, {r0, r5, r9, sl, lr}
    802c:			; <UNDEFINED> instruction: 0xf7fc4478
    8030:	stmdals	r0, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    8034:	mcr	7, 2, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    8038:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    803c:	bfi	r6, sp, #0, #28
    8040:			; <UNDEFINED> instruction: 0xf7fb6810
    8044:	strb	lr, [r0, r2, ror #20]!
    8048:	ldcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    804c:	andeq	r5, r1, r8, ror #24
    8050:			; <UNDEFINED> instruction: 0x000003b0
    8054:	andeq	r6, r1, r0, lsr #1
    8058:	andeq	r5, r1, sl, lsr #24
    805c:	andeq	r2, r0, r4, asr #9
    8060:	ldrdeq	r5, [r1], -sl
    8064:	svcmi	0x00f0e92d
    8068:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    806c:	strcs	r8, [r0, #-2818]	; 0xfffff4fe
    8070:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8074:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    8078:	addlt	r4, sp, sl, ror r4
    807c:			; <UNDEFINED> instruction: 0xf8df9007
    8080:	smlabtls	r6, r4, r5, r0
    8084:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    8088:	movwls	r6, #47131	; 0xb81b
    808c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8090:			; <UNDEFINED> instruction: 0xf7fb9509
    8094:			; <UNDEFINED> instruction: 0xf8dfeeb2
    8098:	andcs	r1, r5, #176, 10	; 0x2c000000
    809c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    80a0:	bl	fe9c6094 <g_option_context_set_help_enabled@plt+0xfe9c21e4>
    80a4:			; <UNDEFINED> instruction: 0xf8df4601
    80a8:	ldrbtmi	r0, [r8], #-1444	; 0xfffffa5c
    80ac:	bl	febc60a0 <g_option_context_set_help_enabled@plt+0xfebc21f0>
    80b0:			; <UNDEFINED> instruction: 0xf7fb4607
    80b4:			; <UNDEFINED> instruction: 0xf8dfedea
    80b8:	ldrbtmi	r3, [fp], #-1432	; 0xfffffa68
    80bc:	strmi	r9, [r4], -r2, lsl #6
    80c0:			; <UNDEFINED> instruction: 0x461f4638
    80c4:	stmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80c8:	strtmi	r4, [r0], -r9, lsr #12
    80cc:	mrc	7, 7, APSR_nzcv, cr0, cr11, {7}
    80d0:	strne	pc, [r0, #2271]	; 0x8df
    80d4:	strtmi	r2, [r8], -r5, lsl #4
    80d8:			; <UNDEFINED> instruction: 0xf7fb4479
    80dc:	strmi	lr, [r1], -sl, lsl #23
    80e0:			; <UNDEFINED> instruction: 0xf7fb4620
    80e4:			; <UNDEFINED> instruction: 0xf8dfebd8
    80e8:			; <UNDEFINED> instruction: 0xf8df2570
    80ec:			; <UNDEFINED> instruction: 0x46201570
    80f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    80f4:	b	fffc60e8 <g_option_context_set_help_enabled@plt+0xfffc2238>
    80f8:			; <UNDEFINED> instruction: 0xf0402e00
    80fc:	blge	2683f0 <g_option_context_set_help_enabled@plt+0x264540>
    8100:	stmdbge	r7, {r1, r2, r9, fp, sp, pc}
    8104:			; <UNDEFINED> instruction: 0xf7fb4620
    8108:	stmdacs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
    810c:	addshi	pc, r5, r0
    8110:			; <UNDEFINED> instruction: 0x46304631
    8114:	bl	946108 <g_option_context_set_help_enabled@plt+0x942258>
    8118:	strbpl	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    811c:	eorvs	r4, r8, sp, ror r4
    8120:	bl	1246114 <g_option_context_set_help_enabled@plt+0x1242264>
    8124:	eorvs	r6, r8, #438272	; 0x6b000
    8128:			; <UNDEFINED> instruction: 0xf0402b00
    812c:			; <UNDEFINED> instruction: 0xf8d580f7
    8130:			; <UNDEFINED> instruction: 0xf1b99028
    8134:			; <UNDEFINED> instruction: 0xf0000f00
    8138:			; <UNDEFINED> instruction: 0xf7fb80a6
    813c:	strmi	lr, [r5], -lr, lsl #28
    8140:	stmdacs	r0, {r2, ip, pc}
    8144:			; <UNDEFINED> instruction: 0xf7fbd050
    8148:			; <UNDEFINED> instruction: 0xf8dfebb2
    814c:			; <UNDEFINED> instruction: 0xf8df3518
    8150:	mcr	5, 0, fp, cr8, cr8, {0}
    8154:	ldrbtmi	r4, [fp], #-2704	; 0xfffff570
    8158:	ldrbtmi	r4, [fp], #1704	; 0x6a8
    815c:	bcc	443984 <g_option_context_set_help_enabled@plt+0x43fad4>
    8160:	strcc	pc, [r8, #-2271]	; 0xfffff721
    8164:	movwls	r4, #13435	; 0x347b
    8168:	ldrbmi	r4, [r1], -r2, lsl #13
    816c:	ldrdeq	pc, [r0], -r8
    8170:	stcl	7, cr15, [r2], {251}	; 0xfb
    8174:			; <UNDEFINED> instruction: 0x46064659
    8178:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    817c:	bne	4439e4 <g_option_context_set_help_enabled@plt+0x43fb34>
    8180:	ldrtmi	r4, [r0], -r5, lsl #12
    8184:	ldmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8188:	strmi	r4, [r7], -r9, asr #12
    818c:			; <UNDEFINED> instruction: 0xf7fb4628
    8190:			; <UNDEFINED> instruction: 0xb120ea12
    8194:	ldrtmi	r4, [r8], -r9, asr #12
    8198:	b	34618c <g_option_context_set_help_enabled@plt+0x3422dc>
    819c:			; <UNDEFINED> instruction: 0xf7ffb9b8
    81a0:			; <UNDEFINED> instruction: 0x4604f993
    81a4:			; <UNDEFINED> instruction: 0xf7fb4648
    81a8:	bls	102a38 <g_option_context_set_help_enabled@plt+0xfeb88>
    81ac:	ldrmi	r2, [r9], -r0, lsl #6
    81b0:	strtmi	r9, [r2], -r0, lsl #4
    81b4:	ldrtmi	r9, [r0], -r1
    81b8:	stc	7, cr15, [r0, #-1004]	; 0xfffffc14
    81bc:			; <UNDEFINED> instruction: 0xf7fb4620
    81c0:			; <UNDEFINED> instruction: 0xf8dfe9ee
    81c4:	ldrbtmi	r2, [sl], #-1196	; 0xfffffb54
    81c8:	movwcc	r6, #6611	; 0x19d3
    81cc:			; <UNDEFINED> instruction: 0x462861d3
    81d0:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81d4:			; <UNDEFINED> instruction: 0xf7fb4638
    81d8:			; <UNDEFINED> instruction: 0xf8d8e920
    81dc:			; <UNDEFINED> instruction: 0xf1b88004
    81e0:	bicle	r0, r2, r0, lsl #30
    81e4:	bmi	fe443a4c <g_option_context_set_help_enabled@plt+0xfe43fb9c>
    81e8:	strcc	pc, [r8], #2271	; 0x8df
    81ec:	stmdals	r4, {r1, r9, fp, ip, pc}
    81f0:			; <UNDEFINED> instruction: 0xf7fb58d1
    81f4:			; <UNDEFINED> instruction: 0xf8dfea50
    81f8:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
    81fc:	vstrcs.16	s12, [r0, #-442]	; 0xfffffe46	; <UNPREDICTABLE>
    8200:	rscshi	pc, sl, r0
    8204:			; <UNDEFINED> instruction: 0xf7fb4620
    8208:			; <UNDEFINED> instruction: 0xf8dfe9a0
    820c:	ldrbtmi	r3, [fp], #-1136	; 0xfffffb90
    8210:	bcs	22980 <g_option_context_set_help_enabled@plt+0x1ead0>
    8214:	ldmdavs	r8, {r1, r8, sl, fp, ip, lr, pc}
    8218:	ldc	7, cr15, [r8, #1004]!	; 0x3ec
    821c:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8220:	bvs	619414 <g_option_context_set_help_enabled@plt+0x615564>
    8224:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8228:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    822c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8230:	svclt	0x00142b00
    8234:	andcs	r2, r2, r0
    8238:	blls	28026c <g_option_context_set_help_enabled@plt+0x27c3bc>
    823c:	ldmvs	r9, {r5, r9, sl, lr}
    8240:	blx	19c6238 <g_option_context_set_help_enabled@plt+0x19c2388>
    8244:			; <UNDEFINED> instruction: 0xf7fb9809
    8248:	strtmi	lr, [r0], -r4, asr #26
    824c:	ldmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8250:			; <UNDEFINED> instruction: 0xf8df2001
    8254:	blmi	ffe9132c <g_option_context_set_help_enabled@plt+0xffe8d47c>
    8258:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    825c:	blls	2e22cc <g_option_context_set_help_enabled@plt+0x2de41c>
    8260:			; <UNDEFINED> instruction: 0xf04f405a
    8264:			; <UNDEFINED> instruction: 0xf0400300
    8268:	andlt	r8, sp, r6, ror #3
    826c:	blhi	c3568 <g_option_context_set_help_enabled@plt+0xbf6b8>
    8270:	svchi	0x00f0e8bd
    8274:	strtmi	r4, [r0], -r9, lsr #12
    8278:	blx	12c6270 <g_option_context_set_help_enabled@plt+0x12c23c0>
    827c:			; <UNDEFINED> instruction: 0xf7fb4620
    8280:	strtmi	lr, [r8], -r4, ror #18
    8284:			; <UNDEFINED> instruction: 0xf8d5e7e5
    8288:			; <UNDEFINED> instruction: 0xf1b9902c
    828c:			; <UNDEFINED> instruction: 0xf0000f00
    8290:			; <UNDEFINED> instruction: 0xf7fb808c
    8294:	strmi	lr, [r7], -sl, asr #19
    8298:	stmdacs	r0, {r0, r2, ip, pc}
    829c:			; <UNDEFINED> instruction: 0xf7fbd069
    82a0:			; <UNDEFINED> instruction: 0xf8dfeb1e
    82a4:			; <UNDEFINED> instruction: 0xf8dfb3e8
    82a8:	cdp	3, 0, cr8, cr8, cr8, {7}
    82ac:	blmi	ffe5aaf4 <g_option_context_set_help_enabled@plt+0xffe56c44>
    82b0:	ldrbtmi	r4, [r8], #1275	; 0x4fb
    82b4:	movwls	r4, #17531	; 0x447b
    82b8:	and	r4, r5, r2, lsl #13
    82bc:			; <UNDEFINED> instruction: 0xf7fb4628
    82c0:	ldmdavs	pc!, {r2, r3, r5, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    82c4:	subsle	r2, r2, r0, lsl #30
    82c8:	ldmdavs	r8!, {r0, r4, r6, r9, sl, lr}
    82cc:	ldc	7, cr15, [r4], {251}	; 0xfb
    82d0:			; <UNDEFINED> instruction: 0x46064659
    82d4:	bl	e462c8 <g_option_context_set_help_enabled@plt+0xe42418>
    82d8:	strmi	r4, [r5], -r9, asr #12
    82dc:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82e0:	stmdacs	r0, {r2, r9, sl, lr}
    82e4:			; <UNDEFINED> instruction: 0xf7ffd1ea
    82e8:			; <UNDEFINED> instruction: 0xf8d8f8ef
    82ec:	blls	10c354 <g_option_context_set_help_enabled@plt+0x1084a4>
    82f0:	strls	r3, [r1, #-2304]	; 0xfffff700
    82f4:	svclt	0x00184625
    82f8:	movwls	r2, #257	; 0x101
    82fc:	strmi	r4, [r2], -r3, lsr #12
    8300:	andls	r4, r3, #48, 12	; 0x3000000
    8304:	b	18c62f8 <g_option_context_set_help_enabled@plt+0x18c2448>
    8308:	ldrmi	r9, [r0], -r3, lsl #20
    830c:	stmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8310:			; <UNDEFINED> instruction: 0x301cf8d8
    8314:			; <UNDEFINED> instruction: 0xf8c83301
    8318:	bfi	r3, ip, #0, #16
    831c:	blx	ff34631e <g_option_context_set_help_enabled@plt+0xff34246e>
    8320:			; <UNDEFINED> instruction: 0xf7fb6a28
    8324:	ldrtmi	lr, [r1], -r2, lsl #19
    8328:			; <UNDEFINED> instruction: 0xf7fe4607
    832c:	blmi	ff488098 <g_option_context_set_help_enabled@plt+0xff4841e8>
    8330:	bls	99c18 <g_option_context_set_help_enabled@plt+0x95d68>
    8334:			; <UNDEFINED> instruction: 0x463958d7
    8338:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    833c:			; <UNDEFINED> instruction: 0xf7fb6a28
    8340:	andcs	lr, r1, #12, 26	; 0x300
    8344:			; <UNDEFINED> instruction: 0x46804631
    8348:	mcr2	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    834c:			; <UNDEFINED> instruction: 0x46404639
    8350:	stmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8354:			; <UNDEFINED> instruction: 0xf7fb6a28
    8358:			; <UNDEFINED> instruction: 0x4631ebbe
    835c:	strmi	r2, [r5], -r1, lsl #4
    8360:	stc2	7, cr15, [lr], #1016	; 0x3f8
    8364:			; <UNDEFINED> instruction: 0x46284639
    8368:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    836c:	cdp	7, 1, cr14, cr8, cr10, {2}
    8370:	blmi	ff01abb8 <g_option_context_set_help_enabled@plt+0xff016d08>
    8374:	stmdals	r5, {r1, r9, fp, ip, pc}
    8378:			; <UNDEFINED> instruction: 0xf7fb58d1
    837c:	blmi	ff1c29b4 <g_option_context_set_help_enabled@plt+0xff1beb04>
    8380:	ldmibvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8384:			; <UNDEFINED> instruction: 0xf47f2d00
    8388:	stmibmi	r4, {r0, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
    838c:	strtmi	r2, [r8], -r5, lsl #4
    8390:			; <UNDEFINED> instruction: 0xf7fb4479
    8394:	strbmi	lr, [r9], -lr, lsr #20
    8398:	stmiami	r1, {r1, r9, sl, lr}^
    839c:			; <UNDEFINED> instruction: 0xf7fc4478
    83a0:	blmi	ff046964 <g_option_context_set_help_enabled@plt+0xff042ab4>
    83a4:	andsvs	r4, sp, fp, ror r4
    83a8:	blvs	c02060 <g_option_context_set_help_enabled@plt+0xbfe1b0>
    83ac:			; <UNDEFINED> instruction: 0xf7feb3a7
    83b0:	bvs	a471c4 <g_option_context_set_help_enabled@plt+0xa43314>
    83b4:	bl	fe3c63a8 <g_option_context_set_help_enabled@plt+0xfe3c24f8>
    83b8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    83bc:	addshi	pc, r6, r0
    83c0:	mrrc	7, 15, pc, ip, cr11	; <UNPREDICTABLE>
    83c4:	strmi	r4, [r0], lr, asr #12
    83c8:	strtmi	lr, [r8], -r6
    83cc:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83d0:	mcrcs	8, 0, r6, cr0, cr6, {3}
    83d4:	addhi	pc, sl, r0
    83d8:	ldmdavs	r0!, {r0, r6, r9, sl, lr}
    83dc:	bl	fe3463d0 <g_option_context_set_help_enabled@plt+0xfe342520>
    83e0:	b	17c63d4 <g_option_context_set_help_enabled@plt+0x17c2524>
    83e4:			; <UNDEFINED> instruction: 0x46054639
    83e8:	ldc	7, cr15, [r8], {251}	; 0xfb
    83ec:	rscle	r2, ip, r0, lsl #16
    83f0:			; <UNDEFINED> instruction: 0xf7ff4628
    83f4:			; <UNDEFINED> instruction: 0xe7e8fa3b
    83f8:	andcs	r4, r5, #2801664	; 0x2ac000
    83fc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8400:	ldmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8404:	strmi	r4, [r2], -r9, asr #12
    8408:	ldrbtmi	r4, [r8], #-2216	; 0xfffff758
    840c:			; <UNDEFINED> instruction: 0xf938f7fc
    8410:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
    8414:	usat	r6, #21, sp
    8418:	blcs	231cc <g_option_context_set_help_enabled@plt+0x1f31c>
    841c:	bls	1fca04 <g_option_context_set_help_enabled@plt+0x1f8b54>
    8420:	vpmax.u8	d18, d0, d1
    8424:	blmi	fe8e8804 <g_option_context_set_help_enabled@plt+0xfe8e4954>
    8428:	bmi	443c50 <g_option_context_set_help_enabled@plt+0x43fda0>
    842c:	addhi	pc, r8, #14614528	; 0xdf0000
    8430:	ldrbtmi	r2, [fp], #-1793	; 0xfffff8ff
    8434:	ldrbtmi	r4, [r8], #1705	; 0x6a9
    8438:	mlas	r0, sl, r6, r4
    843c:	teqlt	r8, #41943040	; 0x2800000
    8440:	strtmi	sl, [r9], -sl, lsl #20
    8444:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8448:	stmdacs	r0, {r2, r9, sl, lr}
    844c:	sbcshi	pc, r5, r0
    8450:			; <UNDEFINED> instruction: 0xf83af7ff
    8454:			; <UNDEFINED> instruction: 0x1018f8d9
    8458:	svclt	0x00183900
    845c:	tstls	r2, r1, lsl #2
    8460:	ldrtmi	r4, [r0], -r3, lsl #13
    8464:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8468:	subsgt	pc, r0, #14614528	; 0xdf0000
    846c:	stmdbls	r2, {r0, r1, r3, r5, r9, sl, lr}
    8470:			; <UNDEFINED> instruction: 0x465a44fc
    8474:	andgt	pc, r0, sp, asr #17
    8478:	strtmi	r9, [r0], -r1
    847c:	b	feb46470 <g_option_context_set_help_enabled@plt+0xfeb425c0>
    8480:			; <UNDEFINED> instruction: 0xf7fb4658
    8484:			; <UNDEFINED> instruction: 0xf8d9e88c
    8488:	movwcc	r3, #4124	; 0x101c
    848c:	andscc	pc, ip, r9, asr #17
    8490:	smladxcc	r1, r0, r6, r4
    8494:	stm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8498:	adcsmi	r9, fp, #7168	; 0x1c00
    849c:	blls	1bf978 <g_option_context_set_help_enabled@plt+0x1bbac8>
    84a0:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    84a4:	b	fef46498 <g_option_context_set_help_enabled@plt+0xfef425e8>
    84a8:	ldrsbtpl	pc, [r8], -r9	; <UNPREDICTABLE>
    84ac:	ldmiblt	r5, {r1, r2, r9, sl, lr}^
    84b0:	ldrsbtmi	pc, [ip], -r9	; <UNPREDICTABLE>
    84b4:	bicle	r2, r1, r0, lsl #24
    84b8:	rscle	r2, r9, r0, lsl #16
    84bc:			; <UNDEFINED> instruction: 0xf804f7ff
    84c0:	ldrdcc	pc, [r0], #-137	; 0xffffff77
    84c4:	biclt	r4, r3, r2, lsl #12
    84c8:			; <UNDEFINED> instruction: 0x46234d7d
    84cc:	strtmi	r9, [r1], -r1
    84d0:			; <UNDEFINED> instruction: 0x4630447d
    84d4:			; <UNDEFINED> instruction: 0xf7fb9500
    84d8:			; <UNDEFINED> instruction: 0xf8d8e8d8
    84dc:	movwcc	r3, #4124	; 0x101c
    84e0:	andscc	pc, ip, r8, asr #17
    84e4:			; <UNDEFINED> instruction: 0xf7ffe7d4
    84e8:	ldrb	pc, [r1, r1, asr #19]	; <UNPREDICTABLE>
    84ec:	strbmi	r4, [r8], -r1, ror #22
    84f0:	ldmpl	r1, {r1, r9, fp, ip, pc}^
    84f4:	stmia	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84f8:	andls	lr, r1, r4, lsl #13
    84fc:			; <UNDEFINED> instruction: 0x46304619
    8500:	andge	pc, r0, sp, asr #17
    8504:	ldc	7, cr15, [sl], #-1004	; 0xfffffc14
    8508:	cdp	7, 1, cr14, cr8, cr7, {7}
    850c:			; <UNDEFINED> instruction: 0xe6794a10
    8510:	ldrtmi	r4, [fp], -ip, ror #20
    8514:	ldrbtmi	r4, [sl], #-2412	; 0xfffff694
    8518:	ldrbtmi	r9, [r9], #-1793	; 0xfffff8ff
    851c:			; <UNDEFINED> instruction: 0xf7fb9700
    8520:	bmi	1ac3078 <g_option_context_set_help_enabled@plt+0x1abf1c8>
    8524:	ldrtmi	r4, [fp], -sl, ror #18
    8528:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    852c:	smlsdxls	r1, r9, r4, r4
    8530:			; <UNDEFINED> instruction: 0xf7fb9700
    8534:	bmi	1a03064 <g_option_context_set_help_enabled@plt+0x19ff1b4>
    8538:	ldrtmi	r4, [fp], -r7, ror #18
    853c:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    8540:	smlsdxls	r1, r9, r4, r4
    8544:			; <UNDEFINED> instruction: 0xf7fb9700
    8548:	bmi	1943050 <g_option_context_set_help_enabled@plt+0x193f1a0>
    854c:	ldrtmi	r4, [fp], -r4, ror #18
    8550:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    8554:	smlsdxls	r1, r9, r4, r4
    8558:			; <UNDEFINED> instruction: 0xf7fb9700
    855c:	bmi	188303c <g_option_context_set_help_enabled@plt+0x187f18c>
    8560:	ldrtmi	r4, [fp], -r1, ror #18
    8564:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    8568:	smlsdxls	r1, r9, r4, r4
    856c:			; <UNDEFINED> instruction: 0xf7fb9700
    8570:	bmi	17c3028 <g_option_context_set_help_enabled@plt+0x17bf178>
    8574:			; <UNDEFINED> instruction: 0x463b495e
    8578:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    857c:	smlsdxls	r1, r9, r4, r4
    8580:			; <UNDEFINED> instruction: 0xf7fb9700
    8584:	bmi	1703014 <g_option_context_set_help_enabled@plt+0x16ff164>
    8588:			; <UNDEFINED> instruction: 0x463b495b
    858c:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    8590:	smlsdxls	r1, r9, r4, r4
    8594:			; <UNDEFINED> instruction: 0xf7fb9700
    8598:	bmi	1643000 <g_option_context_set_help_enabled@plt+0x163f150>
    859c:			; <UNDEFINED> instruction: 0x463b4958
    85a0:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    85a4:	smlsdxls	r1, r9, r4, r4
    85a8:			; <UNDEFINED> instruction: 0xf7fb9700
    85ac:	bmi	1582fec <g_option_context_set_help_enabled@plt+0x157f13c>
    85b0:			; <UNDEFINED> instruction: 0x463b4955
    85b4:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    85b8:	smlsdxls	r1, r9, r4, r4
    85bc:			; <UNDEFINED> instruction: 0xf7fb9700
    85c0:	bmi	14c2fd8 <g_option_context_set_help_enabled@plt+0x14bf128>
    85c4:			; <UNDEFINED> instruction: 0x463b4952
    85c8:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    85cc:	smlsdxls	r1, r9, r4, r4
    85d0:			; <UNDEFINED> instruction: 0xf7fb9700
    85d4:	bmi	1402fc4 <g_option_context_set_help_enabled@plt+0x13ff114>
    85d8:	ldrtmi	r4, [fp], -pc, asr #18
    85dc:	ldrbtmi	r6, [sl], #-2600	; 0xfffff5d8
    85e0:	smlsdxls	r1, r9, r4, r4
    85e4:			; <UNDEFINED> instruction: 0xf7fb9700
    85e8:	stmdami	ip, {r4, r5, r6, r9, fp, sp, lr, pc}^
    85ec:			; <UNDEFINED> instruction: 0xf7fa4478
    85f0:	stmdavs	r8!, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    85f4:	bl	ff2c65e8 <g_option_context_set_help_enabled@plt+0xff2c2738>
    85f8:	blls	2c1e10 <g_option_context_set_help_enabled@plt+0x2bdf60>
    85fc:	ldmvs	r9, {r4, r5, r9, sl, lr}
    8600:			; <UNDEFINED> instruction: 0xf872f7fc
    8604:	stmdals	sl, {r1, r2, r6, r8, r9, fp, lr}
    8608:	andsvs	r4, ip, fp, ror r4
    860c:	bl	1846600 <g_option_context_set_help_enabled@plt+0x1842750>
    8610:	stmdbmi	r4, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    8614:	andcs	r4, r5, #24, 12	; 0x1800000
    8618:			; <UNDEFINED> instruction: 0xf7fb4479
    861c:	strmi	lr, [r1], -sl, ror #17
    8620:			; <UNDEFINED> instruction: 0xf7fc4620
    8624:			; <UNDEFINED> instruction: 0x4620f875
    8628:	svc	0x008ef7fa
    862c:			; <UNDEFINED> instruction: 0xf7fa6a28
    8630:			; <UNDEFINED> instruction: 0x2001efb6
    8634:			; <UNDEFINED> instruction: 0xf7fbe60d
    8638:	svclt	0x0000ea66
    863c:	andeq	r5, r1, r0, asr #23
    8640:			; <UNDEFINED> instruction: 0x000003b0
    8644:	andeq	r3, r0, sl, ror #21
    8648:	ldrdeq	r2, [r0], -sl
    864c:	andeq	r2, r0, r2, asr #27
    8650:	andeq	r5, r1, lr, ror fp
    8654:	andeq	r3, r0, r4, lsr #21
    8658:	ldrdeq	r2, [r0], -ip
    865c:			; <UNDEFINED> instruction: 0x000155b6
    8660:	andeq	r5, r1, r4, lsl #31
    8664:	andeq	r3, r0, r2, asr sl
    8668:	andeq	r3, r0, r2, asr #20
    866c:			; <UNDEFINED> instruction: 0xfffffe5d
    8670:	ldrdeq	r5, [r1], -sl
    8674:	muleq	r0, ip, r3
    8678:	andeq	r5, r1, r6, lsr #29
    867c:	muleq	r1, r2, lr
    8680:	andeq	r5, r1, r0, lsl #29
    8684:	andeq	r5, r1, r8, ror #27
    8688:	andeq	r5, r1, r0, ror #19
    868c:	andeq	r3, r0, ip, ror #17
    8690:	andeq	r5, r1, lr, ror #27
    8694:			; <UNDEFINED> instruction: 0xfffffc6d
    8698:	andeq	r5, r1, r0, lsr #26
    869c:	andeq	r3, r0, r8, lsr r8
    86a0:	andeq	r2, r0, r4, asr r1
    86a4:	andeq	r5, r1, r0, ror ip
    86a8:			; <UNDEFINED> instruction: 0x000037b2
    86ac:	andeq	r2, r0, r6, ror #1
    86b0:	andeq	r5, r1, r2, lsl #24
    86b4:			; <UNDEFINED> instruction: 0xfffff65b
    86b8:	andeq	r5, r1, sl, ror #24
    86bc:			; <UNDEFINED> instruction: 0xfffff565
    86c0:			; <UNDEFINED> instruction: 0xfffff6ad
    86c4:			; <UNDEFINED> instruction: 0xfffff9d3
    86c8:	andeq	r3, r0, sl, asr #13
    86cc:			; <UNDEFINED> instruction: 0xfffff987
    86d0:	andeq	r3, r0, r4, asr #13
    86d4:			; <UNDEFINED> instruction: 0xfffff93b
    86d8:	andeq	r3, r0, r0, asr #13
    86dc:			; <UNDEFINED> instruction: 0xfffff8ef
    86e0:			; <UNDEFINED> instruction: 0x000036bc
    86e4:			; <UNDEFINED> instruction: 0xfffff877
    86e8:			; <UNDEFINED> instruction: 0x000036bc
    86ec:			; <UNDEFINED> instruction: 0xfffff82b
    86f0:			; <UNDEFINED> instruction: 0x000036b8
    86f4:			; <UNDEFINED> instruction: 0xfffff7df
    86f8:			; <UNDEFINED> instruction: 0x000036b4
    86fc:			; <UNDEFINED> instruction: 0xfffff767
    8700:			; <UNDEFINED> instruction: 0x000036b0
    8704:			; <UNDEFINED> instruction: 0xfffff71b
    8708:	andeq	r3, r0, ip, lsr #13
    870c:			; <UNDEFINED> instruction: 0xfffff6cf
    8710:	andeq	r3, r0, ip, lsr #13
    8714:			; <UNDEFINED> instruction: 0xffffe513
    8718:	andeq	r3, r0, r8, lsr #13
    871c:			; <UNDEFINED> instruction: 0x000036b0
    8720:	andeq	r5, r1, ip, lsl #20
    8724:	andeq	r2, r0, r0, ror #2
    8728:	svcmi	0x00f0e92d
    872c:	ldrmi	fp, [r0], r5, lsl #1
    8730:			; <UNDEFINED> instruction: 0x46064699
    8734:			; <UNDEFINED> instruction: 0xf7fb460f
    8738:			; <UNDEFINED> instruction: 0xf8dfea5a
    873c:	ldrbtmi	sl, [sl], #240	; 0xf0
    8740:	ldrdcc	pc, [r0], -sl
    8744:	ldrdcs	pc, [r4], -sl
    8748:	strmi	r1, [sp], -r3, asr #21
    874c:	bl	196d354 <g_option_context_set_help_enabled@plt+0x19694a4>
    8750:	movwls	r0, #4866	; 0x1302
    8754:	ldmib	sp, {r2, r9, sl, lr}^
    8758:			; <UNDEFINED> instruction: 0xf6402300
    875c:	vmvn.i32	d21, #15	; 0x0000000f
    8760:	tstcs	r0, r3
    8764:	bl	1c591ac <g_option_context_set_help_enabled@plt+0x1c552fc>
    8768:	svclt	0x00ac0303
    876c:	movwcs	r2, #769	; 0x301
    8770:	svclt	0x0004454f
    8774:	movwcs	r4, #1350	; 0x546
    8778:	cmple	r4, r0, lsl #22
    877c:			; <UNDEFINED> instruction: 0x463946b3
    8780:			; <UNDEFINED> instruction: 0x463e4658
    8784:	b	ffd46778 <g_option_context_set_help_enabled@plt+0xffd428c8>
    8788:	strmi	r4, [r7], -r9, asr #12
    878c:			; <UNDEFINED> instruction: 0xf7fb4640
    8790:			; <UNDEFINED> instruction: 0xf8daeaf0
    8794:			; <UNDEFINED> instruction: 0xf8da3008
    8798:	vhadd.s8	d28, d8, d12
    879c:	bne	ff8d8da0 <g_option_context_set_help_enabled@plt+0xff8d4ef0>
    87a0:	bl	196d3b0 <g_option_context_set_help_enabled@plt+0x1969500>
    87a4:	movwls	r0, #13068	; 0x330c
    87a8:	bls	c2f24 <g_option_context_set_help_enabled@plt+0xbf074>
    87ac:	tsteq	lr, r0, asr #5	; <UNPREDICTABLE>
    87b0:	strbmi	r2, [r9, #-512]	; 0xfffffe00
    87b4:	movweq	lr, #43890	; 0xab72
    87b8:	ble	41a1c0 <g_option_context_set_help_enabled@plt+0x416310>
    87bc:	strbmi	r2, [r8], -r0, lsl #6
    87c0:	vmin.s8	q10, q2, <illegal reg q0.5>
    87c4:	vmlal.s<illegal width 8>	q9, d0, d0[0]
    87c8:			; <UNDEFINED> instruction: 0xf001020f
    87cc:			; <UNDEFINED> instruction: 0x4602fb91
    87d0:	ldrbmi	r4, [r8], -fp, lsl #12
    87d4:			; <UNDEFINED> instruction: 0xf0014631
    87d8:	strmi	pc, [r3], fp, lsl #23
    87dc:	ldrtmi	r4, [r1], -lr, lsl #12
    87e0:			; <UNDEFINED> instruction: 0xf7fb4658
    87e4:	strmi	lr, [r6], -r6, asr #21
    87e8:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    87ec:	mcr	7, 5, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    87f0:	andcs	r4, r5, #16, 18	; 0x40000
    87f4:	ldrbtmi	r2, [r9], #-0
    87f8:	svc	0x00faf7fa
    87fc:	ldrtmi	r4, [r9], -r2, asr #12
    8800:			; <UNDEFINED> instruction: 0xf7fa4633
    8804:	blmi	344264 <g_option_context_set_help_enabled@plt+0x3403b4>
    8808:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    880c:	strmi	lr, [r0, #-2499]	; 0xfffff63d
    8810:	mcr	7, 0, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    8814:			; <UNDEFINED> instruction: 0xf7fa4640
    8818:	ldrtmi	lr, [r0], -r0, lsl #28
    881c:	pop	{r0, r2, ip, sp, pc}
    8820:			; <UNDEFINED> instruction: 0xf7fa4ff0
    8824:	strdlt	fp, [r5], -r7
    8828:	svchi	0x00f0e8bd
    882c:	andeq	r5, r1, r6, lsr #19
    8830:	ldrdeq	r1, [r0], -r6
    8834:	ldrdeq	r1, [r0], -r2
    8838:	ldrdeq	r5, [r1], -sl
    883c:	svcmi	0x00f0e92d
    8840:			; <UNDEFINED> instruction: 0x4617b095
    8844:	andls	r4, r5, #214016	; 0x34400
    8848:	bmi	ff451850 <g_option_context_set_help_enabled@plt+0xff44d9a0>
    884c:	ldrbtmi	r9, [sl], #-13
    8850:	ldrdls	r4, [ip, -r0]
    8854:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    8858:	tstls	r3, #1769472	; 0x1b0000
    885c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8860:			; <UNDEFINED> instruction: 0xf7fb940e
    8864:	stmibmi	ip, {r1, r3, r6, r7, r9, fp, sp, lr, pc}^
    8868:	strtmi	r2, [r0], -r5, lsl #4
    886c:			; <UNDEFINED> instruction: 0xf7fa4479
    8870:	stmibmi	sl, {r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    8874:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8878:	strtmi	r4, [r0], -r5, lsl #12
    887c:	svc	0x00b8f7fa
    8880:	strmi	r4, [r2], -r9, lsr #12
    8884:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
    8888:	svc	0x00c0f7fa
    888c:			; <UNDEFINED> instruction: 0xf7fb4606
    8890:	blmi	ff143088 <g_option_context_set_help_enabled@plt+0xff13f1d8>
    8894:	movwls	r4, #46203	; 0xb47b
    8898:	ldrtmi	r4, [r0], -r5, lsl #12
    889c:			; <UNDEFINED> instruction: 0xf7fa461e
    88a0:			; <UNDEFINED> instruction: 0x4621edbc
    88a4:			; <UNDEFINED> instruction: 0xf7fb4628
    88a8:	ldmibmi	pc!, {r2, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    88ac:	strtmi	r2, [r0], -r5, lsl #4
    88b0:			; <UNDEFINED> instruction: 0xf7fa4479
    88b4:			; <UNDEFINED> instruction: 0x4601ef9e
    88b8:			; <UNDEFINED> instruction: 0xf7fa4628
    88bc:	ldmibmi	fp!, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    88c0:	strtmi	r2, [r0], -r5, lsl #4
    88c4:			; <UNDEFINED> instruction: 0xf7fa4479
    88c8:			; <UNDEFINED> instruction: 0x4601ef94
    88cc:			; <UNDEFINED> instruction: 0xf7fb4628
    88d0:	bmi	fee03158 <g_option_context_set_help_enabled@plt+0xfedff2a8>
    88d4:			; <UNDEFINED> instruction: 0x462849b7
    88d8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    88dc:	svc	0x000af7fa
    88e0:			; <UNDEFINED> instruction: 0xf0402f00
    88e4:	blge	3a8bc4 <g_option_context_set_help_enabled@plt+0x3a4d14>
    88e8:	stmdbge	sp, {r2, r3, r9, fp, sp, pc}
    88ec:	movwls	r4, #30248	; 0x7628
    88f0:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88f4:			; <UNDEFINED> instruction: 0xf0002800
    88f8:	blls	368d58 <g_option_context_set_help_enabled@plt+0x364ea8>
    88fc:	vqrdmulh.s<illegal width 8>	d18, d0, d2
    8900:	bls	328c14 <g_option_context_set_help_enabled@plt+0x324d64>
    8904:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    8908:			; <UNDEFINED> instruction: 0xf8523b01
    890c:			; <UNDEFINED> instruction: 0xf7fb0023
    8910:	blmi	fea82b38 <g_option_context_set_help_enabled@plt+0xfea7ec88>
    8914:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8918:	tstlt	fp, r1, lsl #13
    891c:	blcs	ef558 <g_option_context_set_help_enabled@plt+0xeb6a8>
    8920:	mrshi	pc, ELR_hyp	; <UNPREDICTABLE>
    8924:			; <UNDEFINED> instruction: 0xf7fc4648
    8928:	andls	pc, r9, r7, lsr r8	; <UNPREDICTABLE>
    892c:	blls	376d94 <g_option_context_set_help_enabled@plt+0x372ee4>
    8930:	vqrdmulh.s<illegal width 8>	d2, d0, d3
    8934:			; <UNDEFINED> instruction: 0x46288111
    8938:	mcr	7, 0, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    893c:	blcs	af578 <g_option_context_set_help_enabled@plt+0xab6c8>
    8940:	addshi	pc, sp, r0, asr #6
    8944:	rsbslt	pc, r4, #14614528	; 0xdf0000
    8948:	blmi	fe752554 <g_option_context_set_help_enabled@plt+0xfe74e6a4>
    894c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    8950:	ldrbmi	r9, [sl], sl, lsl #6
    8954:			; <UNDEFINED> instruction: 0xf8dfe029
    8958:	blls	3a9310 <g_option_context_set_help_enabled@plt+0x3a5460>
    895c:			; <UNDEFINED> instruction: 0xf8d844f8
    8960:	movwls	r2, #24600	; 0x6018
    8964:			; <UNDEFINED> instruction: 0xf7fbb162
    8968:	andcs	lr, r2, #188, 16	; 0xbc0000
    896c:	stmdals	r6, {r0, r9, sl, lr}
    8970:	ldmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8974:	stmdacs	r0, {r3, r8, r9, fp, ip, pc}
    8978:	addhi	pc, pc, r0, asr #32
    897c:	movwls	r9, #27406	; 0x6b0e
    8980:	strtmi	r9, [r0], -r6, lsl #22
    8984:			; <UNDEFINED> instruction: 0xf7fb6899
    8988:	stmdals	lr, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    898c:	stmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8990:	movwls	r2, #21249	; 0x5301
    8994:	strcc	r4, [r1, -r0, lsr #12]
    8998:	mcr	7, 0, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    899c:			; <UNDEFINED> instruction: 0xf7fa4628
    89a0:	blls	3841a0 <g_option_context_set_help_enabled@plt+0x3802f0>
    89a4:	adcsmi	r3, fp, #1024	; 0x400
    89a8:	blls	33ff54 <g_option_context_set_help_enabled@plt+0x33c0a4>
    89ac:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    89b0:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89b4:	strmi	r9, [r4], -r9, lsl #22
    89b8:	blls	2b4e2c <g_option_context_set_help_enabled@plt+0x2b0f7c>
    89bc:	blcs	22e30 <g_option_context_set_help_enabled@plt+0x1ef80>
    89c0:			; <UNDEFINED> instruction: 0x4648d03b
    89c4:	svc	0x000ef7fa
    89c8:			; <UNDEFINED> instruction: 0xf8db4605
    89cc:			; <UNDEFINED> instruction: 0xf8da2014
    89d0:	bcs	14a38 <g_option_context_set_help_enabled@plt+0x10b88>
    89d4:	strcs	fp, [r0], -ip, lsl #30
    89d8:	stmdblt	fp, {r1, r9, sl, sp}
    89dc:	streq	pc, [r1], -r6, asr #32
    89e0:	ldrbtmi	r4, [fp], #-2937	; 0xfffff487
    89e4:	ldrdlt	r6, [fp, -fp]
    89e8:	ldreq	pc, [r0], -r6, asr #32
    89ec:	movwls	r2, #58112	; 0xe300
    89f0:	ldm	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89f4:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
    89f8:	stmib	r2, {r0, r1, r4, r9, fp, sp, lr}^
    89fc:	ldrmi	r0, [sl], -r2, lsl #2
    8a00:	bmi	1cf4e34 <g_option_context_set_help_enabled@plt+0x1cf0f84>
    8a04:	stmdbls	r7, {r1, r3, r4, r5, r6, sl, lr}
    8a08:	strtmi	r2, [r0], -r0, lsl #6
    8a0c:	movwcs	lr, #2509	; 0x9cd
    8a10:	tstls	r2, r2, lsr r6
    8a14:			; <UNDEFINED> instruction: 0xf7fa4629
    8a18:	strdls	lr, [r8], -r2
    8a1c:	addsle	r2, sl, r0, lsl #16
    8a20:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
    8a24:	blcs	23298 <g_option_context_set_help_enabled@plt+0x1f3e8>
    8a28:	blls	17cd00 <g_option_context_set_help_enabled@plt+0x178e50>
    8a2c:			; <UNDEFINED> instruction: 0xd1b12b00
    8a30:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    8a34:	ldcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    8a38:			; <UNDEFINED> instruction: 0xf7fae7ac
    8a3c:			; <UNDEFINED> instruction: 0x4606ed9e
    8a40:	ldrtmi	r4, [r1], -r8, asr #12
    8a44:	mrc	7, 2, APSR_nzcv, cr0, cr10, {7}
    8a48:	ldrtmi	r4, [r0], -r5, lsl #12
    8a4c:	stcl	7, cr15, [r4], #1000	; 0x3e8
    8a50:			; <UNDEFINED> instruction: 0x4621e7bb
    8a54:			; <UNDEFINED> instruction: 0xf7fb4628
    8a58:			; <UNDEFINED> instruction: 0x4628fe5b
    8a5c:	ldcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
    8a60:	bmi	179a2e8 <g_option_context_set_help_enabled@plt+0x1796438>
    8a64:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    8a68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a6c:	subsmi	r9, sl, r3, lsl fp
    8a70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a74:	addhi	pc, r7, r0, asr #32
    8a78:	pop	{r0, r2, r4, ip, sp, pc}
    8a7c:			; <UNDEFINED> instruction: 0x46488ff0
    8a80:	stc	7, cr15, [ip, #1000]	; 0x3e8
    8a84:	strb	r9, [ip, r5, lsl #16]!
    8a88:	strtmi	r9, [r8], -r5, lsl #18
    8a8c:	mcr2	7, 2, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    8a90:			; <UNDEFINED> instruction: 0xf7fa4628
    8a94:	andcs	lr, r1, sl, asr sp
    8a98:	stmdals	lr, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8a9c:			; <UNDEFINED> instruction: 0xf7fb9306
    8aa0:	blls	1c2f08 <g_option_context_set_help_enabled@plt+0x1bf058>
    8aa4:	movwls	r4, #58920	; 0xe628
    8aa8:	svc	0x00c6f7fa
    8aac:	andcs	r9, r5, #6144	; 0x1800
    8ab0:	ldrbtmi	r4, [r9], #-2379	; 0xfffff6b5
    8ab4:	ldrmi	r4, [r8], -r4, lsl #13
    8ab8:	andsgt	pc, r8, sp, asr #17
    8abc:	mrc	7, 4, APSR_nzcv, cr8, cr10, {7}
    8ac0:	stmdbls	ip, {r1, r2, r8, r9, fp, ip, pc}
    8ac4:	stmdavs	r9, {r1, r3, r4, r9, sl, lr}
    8ac8:	ldc	7, cr15, [r2, #-1000]!	; 0xfffffc18
    8acc:	ldrmi	r9, [r8], -r6, lsl #22
    8ad0:	stc	7, cr15, [r2], #1000	; 0x3e8
    8ad4:	blmi	10ef308 <g_option_context_set_help_enabled@plt+0x10eb458>
    8ad8:	tstcs	r0, pc, lsl #16
    8adc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ae0:	ldc	7, cr15, [r6, #1000]	; 0x3e8
    8ae4:	addsle	r2, fp, r0, lsl #16
    8ae8:	mlascc	ip, sp, r8, pc	; <UNPREDICTABLE>
    8aec:	bicseq	pc, pc, #3
    8af0:	orrsle	r2, r5, r9, asr fp
    8af4:	ldmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8af8:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
    8afc:	andeq	pc, r1, #70	; 0x46
    8b00:	smlabteq	r2, r8, r9, lr
    8b04:	tstlt	fp, r9, lsl r6
    8b08:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
    8b0c:	movwcs	r9, #2055	; 0x807
    8b10:	movwne	lr, #2509	; 0x9cd
    8b14:	andls	r4, r2, r9, lsr #12
    8b18:			; <UNDEFINED> instruction: 0xf7fa4620
    8b1c:	stmdacs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    8b20:	svcge	0x007ef47f
    8b24:	blls	3c27d4 <g_option_context_set_help_enabled@plt+0x3be924>
    8b28:	ldmvs	r9, {r3, r5, r9, sl, lr}
    8b2c:	ldc2l	7, cr15, [r0, #1004]!	; 0x3ec
    8b30:			; <UNDEFINED> instruction: 0xf7fb980e
    8b34:	strtmi	lr, [r8], -lr, asr #17
    8b38:	stc	7, cr15, [r6, #-1000]	; 0xfffffc18
    8b3c:	ldr	r2, [r0, r1]
    8b40:	strtmi	r9, [r8], -r5, lsl #18
    8b44:	stc2l	7, cr15, [r4, #1004]!	; 0x3ec
    8b48:			; <UNDEFINED> instruction: 0xf7fa4648
    8b4c:	strtmi	lr, [r8], -r8, lsr #26
    8b50:	ldcl	7, cr15, [sl], #1000	; 0x3e8
    8b54:	str	r2, [r4, r1]
    8b58:	andcs	r4, r5, #36, 18	; 0x90000
    8b5c:			; <UNDEFINED> instruction: 0xf7fa4479
    8b60:	ldmib	sp, {r3, r6, r9, sl, fp, sp, lr, pc}^
    8b64:			; <UNDEFINED> instruction: 0xf103230c
    8b68:	blcc	59970 <g_option_context_set_help_enabled@plt+0x55ac0>
    8b6c:	eorne	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    8b70:	mcr	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    8b74:	strtmi	r4, [r8], -r4, lsl #12
    8b78:			; <UNDEFINED> instruction: 0xf7fb4621
    8b7c:	strtmi	pc, [r0], -r9, asr #27
    8b80:	mcrr	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    8b84:			; <UNDEFINED> instruction: 0xf7fae7e0
    8b88:	svclt	0x0000efbe
    8b8c:			; <UNDEFINED> instruction: 0x000003b0
    8b90:	andeq	r5, r1, sl, ror #7
    8b94:	andeq	r3, r0, r6, lsr #13
    8b98:	andeq	r1, r0, r8, lsl #31
    8b9c:	andeq	r1, r0, r6, lsl #31
    8ba0:	andeq	r1, r0, r2, lsl #31
    8ba4:	andeq	r5, r1, r4, lsr #7
    8ba8:	andeq	r3, r0, r8, asr r6
    8bac:	andeq	r3, r0, r0, ror r6
    8bb0:	strdeq	r1, [r0], -r4
    8bb4:	andeq	r4, r1, r2, ror pc
    8bb8:	ldrdeq	r5, [r1], -r0
    8bbc:	muleq	r1, r8, r7
    8bc0:	muleq	r1, r6, r7
    8bc4:	andeq	r5, r1, r8, lsl #15
    8bc8:	andeq	r5, r1, r2, lsl #14
    8bcc:	andeq	r5, r1, lr, ror #13
    8bd0:			; <UNDEFINED> instruction: 0xfffffd21
    8bd4:	andeq	r5, r1, r2, asr #13
    8bd8:	andeq	r1, r0, lr, asr #21
    8bdc:	ldrdeq	r5, [r1], -r2
    8be0:	andeq	r1, r0, r2, ror lr
    8be4:			; <UNDEFINED> instruction: 0x000003b8
    8be8:			; <UNDEFINED> instruction: 0xfffffc1b
    8bec:	muleq	r0, r0, r4
    8bf0:			; <UNDEFINED> instruction: 0x4614b570
    8bf4:	addlt	r4, r2, sl, lsl sl
    8bf8:			; <UNDEFINED> instruction: 0x46084b1a
    8bfc:			; <UNDEFINED> instruction: 0x466e447a
    8c00:	ldmpl	r3, {r0, r4, r5, r9, sl, lr}^
    8c04:	movwls	r6, #6171	; 0x181b
    8c08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c0c:	movwls	r2, #768	; 0x300
    8c10:	svc	0x00c2f7fa
    8c14:	bmi	53527c <g_option_context_set_help_enabled@plt+0x5313cc>
    8c18:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    8c1c:	blcc	62c70 <g_option_context_set_help_enabled@plt+0x5edc0>
    8c20:			; <UNDEFINED> instruction: 0xf7fa6013
    8c24:	bmi	483c14 <g_option_context_set_help_enabled@plt+0x47fd64>
    8c28:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    8c2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8c30:	subsmi	r9, sl, r1, lsl #22
    8c34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c38:	andlt	sp, r2, r0, lsl r1
    8c3c:	blls	38204 <g_option_context_set_help_enabled@plt+0x34354>
    8c40:	stmdami	fp, {r0, r2, r9, sl, lr}
    8c44:	ldmvs	sl, {r0, r5, r9, sl, lr}
    8c48:			; <UNDEFINED> instruction: 0xf7fb4478
    8c4c:			; <UNDEFINED> instruction: 0x4630fd19
    8c50:	ldcl	7, cr15, [r8], {250}	; 0xfa
    8c54:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    8c58:	bfi	r6, sp, #0, #29
    8c5c:	svc	0x0052f7fa
    8c60:	andeq	r5, r1, ip, lsr r0
    8c64:			; <UNDEFINED> instruction: 0x000003b0
    8c68:	andeq	r5, r1, lr, ror #9
    8c6c:	andeq	r5, r1, lr
    8c70:	andeq	r1, r0, r8, lsr #17
    8c74:	andeq	r5, r1, r2, asr #7
    8c78:	mvnsmi	lr, #737280	; 0xb4000
    8c7c:	bmi	19da4dc <g_option_context_set_help_enabled@plt+0x19d662c>
    8c80:	blmi	19f4ea4 <g_option_context_set_help_enabled@plt+0x19f0ff4>
    8c84:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
    8c88:	stmdami	r6!, {r0, r1, ip, pc}^
    8c8c:	ldmpl	r3, {r1, r8, ip, pc}^
    8c90:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    8c94:			; <UNDEFINED> instruction: 0xf04f9305
    8c98:	strls	r0, [r4, #-768]	; 0xfffffd00
    8c9c:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ca0:	andcs	r4, r5, #1589248	; 0x184000
    8ca4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8ca8:	stc	7, cr15, [r2, #1000]!	; 0x3e8
    8cac:	ldmdami	pc, {r0, r9, sl, lr}^	; <UNPREDICTABLE>
    8cb0:			; <UNDEFINED> instruction: 0xf7fa4478
    8cb4:	strmi	lr, [r7], -ip, lsr #27
    8cb8:	svc	0x00e6f7fa
    8cbc:	ldrtmi	r4, [r8], -r4, lsl #12
    8cc0:	bl	feac6cb0 <g_option_context_set_help_enabled@plt+0xfeac2e00>
    8cc4:	strtmi	r4, [r0], -r9, lsr #12
    8cc8:	ldm	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ccc:	andcs	r4, r5, #88, 18	; 0x160000
    8cd0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8cd4:	stc	7, cr15, [ip, #1000]	; 0x3e8
    8cd8:	strtmi	r4, [r0], -r1, lsl #12
    8cdc:	ldcl	7, cr15, [sl, #1000]	; 0x3e8
    8ce0:	ldmdbmi	r5, {r2, r4, r6, r9, fp, lr}^
    8ce4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    8ce8:			; <UNDEFINED> instruction: 0xf7fa4479
    8cec:	cdpcs	13, 0, cr14, cr0, cr4, {0}
    8cf0:	blge	13d2a8 <g_option_context_set_help_enabled@plt+0x1393f8>
    8cf4:	stmdbge	r3, {r1, r9, fp, sp, pc}
    8cf8:			; <UNDEFINED> instruction: 0xf7fa4620
    8cfc:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    8d00:	blls	fcef8 <g_option_context_set_help_enabled@plt+0xf9048>
    8d04:	fstmdbxle	sl!, {d18-d17}	;@ Deprecated
    8d08:			; <UNDEFINED> instruction: 0xf7fa4620
    8d0c:	blls	103d8c <g_option_context_set_help_enabled@plt+0xffedc>
    8d10:	fldmdbxle	fp!, {d2-d1}	;@ Deprecated
    8d14:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    8d18:	svcmi	0x00492601
    8d1c:	ldrbtmi	r4, [pc], #-1272	; 8d24 <g_option_context_set_help_enabled@plt+0x4e74>
    8d20:			; <UNDEFINED> instruction: 0xf7fae01f
    8d24:			; <UNDEFINED> instruction: 0x4681ee7e
    8d28:	mcr	7, 4, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    8d2c:	strbmi	r4, [r8], -r4, lsl #12
    8d30:	ldc	7, cr15, [r4], #-1000	; 0xfffffc18
    8d34:	strcc	r4, [r1], -r8, lsr #12
    8d38:	bl	1bc6d28 <g_option_context_set_help_enabled@plt+0x1bc2e78>
    8d3c:			; <UNDEFINED> instruction: 0xf7fa4620
    8d40:	andcs	lr, r0, #22016	; 0x5600
    8d44:			; <UNDEFINED> instruction: 0x46434611
    8d48:	strtmi	r9, [r0], -r0
    8d4c:	ldcl	7, cr15, [r0], #1000	; 0x3e8
    8d50:			; <UNDEFINED> instruction: 0x4620683b
    8d54:	eorsvs	r3, fp, r1, lsl #6
    8d58:	bl	17c6d48 <g_option_context_set_help_enabled@plt+0x17c2e98>
    8d5c:	adcsmi	r9, r3, #3072	; 0xc00
    8d60:	blls	c01b8 <g_option_context_set_help_enabled@plt+0xbc308>
    8d64:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    8d68:	ldc	7, cr15, [lr, #1000]!	; 0x3e8
    8d6c:	cmplt	r8, r5, lsl #12
    8d70:	stmdavc	r3, {r1, r9, fp, ip, pc}
    8d74:	eoreq	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    8d78:	sbcsle	r2, r2, r0, lsl #22
    8d7c:	ldc	7, cr15, [r6], #-1000	; 0xfffffc18
    8d80:	ldrb	r4, [r7, r4, lsl #12]
    8d84:			; <UNDEFINED> instruction: 0xf8539b02
    8d88:	strb	r0, [sl, r6, lsr #32]
    8d8c:	ldrbtmi	r4, [ip], #-3117	; 0xfffff3d3
    8d90:	blcs	22e24 <g_option_context_set_help_enabled@plt+0x1ef74>
    8d94:	tstcs	r1, r6, lsl #26
    8d98:			; <UNDEFINED> instruction: 0xf7fa2000
    8d9c:	stmdavs	r3!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    8da0:	vldmiale	r8!, {d18-d17}
    8da4:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    8da8:	blcs	22e1c <g_option_context_set_help_enabled@plt+0x1ef6c>
    8dac:	andcs	fp, r0, r4, lsl pc
    8db0:	bmi	990dc0 <g_option_context_set_help_enabled@plt+0x98cf10>
    8db4:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    8db8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8dbc:	subsmi	r9, sl, r5, lsl #22
    8dc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8dc4:	andlt	sp, r7, r7, lsr #2
    8dc8:	mvnshi	lr, #12386304	; 0xbd0000
    8dcc:	strtmi	r4, [r0], -r9, lsr #12
    8dd0:	ldc2	7, cr15, [lr], {251}	; 0xfb
    8dd4:			; <UNDEFINED> instruction: 0xf7fa4620
    8dd8:			; <UNDEFINED> instruction: 0x4628ebb8
    8ddc:	ldmdbmi	ip, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8de0:	ldrtmi	r2, [r0], -r5, lsl #4
    8de4:			; <UNDEFINED> instruction: 0xf7fa4479
    8de8:	strmi	lr, [r1], -r4, lsl #26
    8dec:			; <UNDEFINED> instruction: 0xf7fb4620
    8df0:	strtmi	pc, [r0], -pc, lsl #25
    8df4:	bl	fea46de4 <g_option_context_set_help_enabled@plt+0xfea42f34>
    8df8:	ldrb	r2, [sl, r1]
    8dfc:	strtmi	r9, [r0], -r4, lsl #22
    8e00:			; <UNDEFINED> instruction: 0xf7fb6899
    8e04:	stmdals	r4, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
    8e08:	svc	0x0062f7fa
    8e0c:			; <UNDEFINED> instruction: 0xf7fa4620
    8e10:	mulcs	r1, ip, fp
    8e14:			; <UNDEFINED> instruction: 0xf7fae7cd
    8e18:	svclt	0x0000ee76
    8e1c:			; <UNDEFINED> instruction: 0x00014fb2
    8e20:			; <UNDEFINED> instruction: 0x000003b0
    8e24:			; <UNDEFINED> instruction: 0x000033b8
    8e28:	ldrdeq	r1, [r0], -r2
    8e2c:	ldrdeq	r1, [r0], -r4
    8e30:	andeq	r3, r0, r2, lsl #7
    8e34:	andeq	r1, r0, r6, ror #17
    8e38:	andeq	r3, r0, r8, asr #7
    8e3c:			; <UNDEFINED> instruction: 0xfffffed1
    8e40:	andeq	r5, r1, sl, ror #7
    8e44:	andeq	r5, r1, sl, ror r3
    8e48:	andeq	r5, r1, r2, ror r2
    8e4c:	andeq	r4, r1, r2, lsl #29
    8e50:	muleq	r0, r4, r9
    8e54:			; <UNDEFINED> instruction: 0x4616b5f0
    8e58:	addlt	r4, r5, fp, asr sl
    8e5c:	strcs	r4, [r0], #-2907	; 0xfffff4a5
    8e60:	andls	r4, r1, sl, ror r4
    8e64:	tstls	r0, sl, asr r8
    8e68:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    8e6c:	movwls	r6, #14363	; 0x381b
    8e70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e74:			; <UNDEFINED> instruction: 0xf7fa9402
    8e78:	ldmdbmi	r6, {r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    8e7c:	strtmi	r2, [r0], -r5, lsl #4
    8e80:			; <UNDEFINED> instruction: 0xf7fa4479
    8e84:	ldmdbmi	r4, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    8e88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8e8c:	strtmi	r4, [r0], -r5, lsl #12
    8e90:	stc	7, cr15, [lr], #1000	; 0x3e8
    8e94:	strmi	r4, [r2], -r9, lsr #12
    8e98:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    8e9c:	ldc	7, cr15, [r6], #1000	; 0x3e8
    8ea0:			; <UNDEFINED> instruction: 0xf7fa4607
    8ea4:			; <UNDEFINED> instruction: 0x4605eef2
    8ea8:			; <UNDEFINED> instruction: 0xf7fa4638
    8eac:			; <UNDEFINED> instruction: 0x4621eab6
    8eb0:			; <UNDEFINED> instruction: 0xf7fa4628
    8eb4:	stmdbmi	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    8eb8:	strtmi	r2, [r0], -r5, lsl #4
    8ebc:			; <UNDEFINED> instruction: 0xf7fa4479
    8ec0:			; <UNDEFINED> instruction: 0x4601ec98
    8ec4:			; <UNDEFINED> instruction: 0xf7fa4628
    8ec8:	bmi	11c4268 <g_option_context_set_help_enabled@plt+0x11c03b8>
    8ecc:	strtmi	r4, [r8], -r6, asr #18
    8ed0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8ed4:	stc	7, cr15, [lr], {250}	; 0xfa
    8ed8:			; <UNDEFINED> instruction: 0xac02bb46
    8edc:	strbtmi	sl, [sl], -r1, lsl #18
    8ee0:	strtmi	r4, [r3], -r8, lsr #12
    8ee4:	ldc	7, cr15, [r6, #-1000]!	; 0xfffffc18
    8ee8:	subsle	r2, lr, r0, lsl #16
    8eec:	blcs	afaf8 <g_option_context_set_help_enabled@plt+0xabc48>
    8ef0:	blcs	100424 <g_option_context_set_help_enabled@plt+0xfc574>
    8ef4:	ldmdbmi	sp!, {r1, r5, ip, lr, pc}
    8ef8:	andcs	r4, r5, #48, 12	; 0x3000000
    8efc:			; <UNDEFINED> instruction: 0xf7fa4479
    8f00:	strcs	lr, [r1], #-3192	; 0xfffff388
    8f04:	strtmi	r4, [r8], -r1, lsl #12
    8f08:	stc2	7, cr15, [r2], {251}	; 0xfb
    8f0c:			; <UNDEFINED> instruction: 0xf7fa4628
    8f10:	bmi	e03b88 <g_option_context_set_help_enabled@plt+0xdffcd8>
    8f14:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    8f18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f1c:	subsmi	r9, sl, r3, lsl #22
    8f20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8f24:	strtmi	sp, [r0], -lr, asr #2
    8f28:	ldcllt	0, cr11, [r0, #20]!
    8f2c:	strtmi	r4, [r1], -r8, lsr #12
    8f30:	blx	ffbc6f26 <g_option_context_set_help_enabled@plt+0xffbc3076>
    8f34:			; <UNDEFINED> instruction: 0xf7fa4628
    8f38:	strb	lr, [sl, r8, lsl #22]!
    8f3c:			; <UNDEFINED> instruction: 0xf7fa4628
    8f40:	blls	43b58 <g_option_context_set_help_enabled@plt+0x3fca8>
    8f44:			; <UNDEFINED> instruction: 0xf7fa6858
    8f48:	stmdbls	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    8f4c:	ldrtmi	r4, [r2], -r3, lsr #12
    8f50:	strmi	r6, [r5], -r9, lsl #17
    8f54:	b	1fc6f44 <g_option_context_set_help_enabled@plt+0x1fc3094>
    8f58:	bicslt	r4, r8, r4, lsl #12
    8f5c:	stcl	7, cr15, [ip, #-1000]!	; 0xfffffc18
    8f60:	andcs	r4, r5, #36, 18	; 0x90000
    8f64:			; <UNDEFINED> instruction: 0x46074479
    8f68:			; <UNDEFINED> instruction: 0xf7fa4630
    8f6c:	ldrtmi	lr, [r9], -r2, asr #24
    8f70:	b	ff7c6f60 <g_option_context_set_help_enabled@plt+0xff7c30b0>
    8f74:			; <UNDEFINED> instruction: 0xf7fa4620
    8f78:			; <UNDEFINED> instruction: 0x4638eb12
    8f7c:	b	1346f6c <g_option_context_set_help_enabled@plt+0x13430bc>
    8f80:			; <UNDEFINED> instruction: 0x46284634
    8f84:	bl	2c6f74 <g_option_context_set_help_enabled@plt+0x2c30c4>
    8f88:	ldmdbmi	fp, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    8f8c:	andcs	r4, r5, #48, 12	; 0x3000000
    8f90:			; <UNDEFINED> instruction: 0xe7b44479
    8f94:	strcs	r9, [r1], #-2818	; 0xfffff4fe
    8f98:	ldmvs	r9, {r3, r4, fp, lr}
    8f9c:			; <UNDEFINED> instruction: 0xf7fb4478
    8fa0:	stmdals	r2, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    8fa4:	mrc	7, 4, APSR_nzcv, cr4, cr10, {7}
    8fa8:	blls	c2f5c <g_option_context_set_help_enabled@plt+0xbf0ac>
    8fac:	strcs	r4, [r1], #-1576	; 0xfffff9d8
    8fb0:			; <UNDEFINED> instruction: 0xf7fb6899
    8fb4:	stmdals	r2, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    8fb8:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8fbc:			; <UNDEFINED> instruction: 0xf7fa4628
    8fc0:	str	lr, [r6, r4, asr #21]!
    8fc4:	ldc	7, cr15, [lr, #1000]	; 0x3e8
    8fc8:	ldrdeq	r4, [r1], -r8
    8fcc:			; <UNDEFINED> instruction: 0x000003b0
    8fd0:	andeq	r3, r0, r2, ror #4
    8fd4:	strdeq	r1, [r0], -r8
    8fd8:	andeq	r3, r0, lr, asr #4
    8fdc:	andeq	r3, r0, r6, asr #4
    8fe0:	andeq	r3, r0, ip, lsr #4
    8fe4:	strdeq	r1, [r0], -ip
    8fe8:	andeq	r3, r0, lr, ror #4
    8fec:	andeq	r3, r0, r0, lsl r2
    8ff0:	andeq	r4, r1, r2, lsr #26
    8ff4:			; <UNDEFINED> instruction: 0x000031bc
    8ff8:	andeq	r3, r0, r8, ror #2
    8ffc:			; <UNDEFINED> instruction: 0x000035b4
    9000:	mvnsmi	lr, #737280	; 0xb4000
    9004:	bmi	161a860 <g_option_context_set_help_enabled@plt+0x16169b0>
    9008:	blmi	1635224 <g_option_context_set_help_enabled@plt+0x1631374>
    900c:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
    9010:	ldmdami	r7, {r0, ip, pc}^
    9014:	ldmpl	r3, {r8, ip, pc}^
    9018:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    901c:			; <UNDEFINED> instruction: 0xf04f9303
    9020:	strls	r0, [r2], -r0, lsl #6
    9024:	mcr	7, 7, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    9028:	andcs	r4, r5, #1343488	; 0x148000
    902c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9030:	bl	ff7c7020 <g_option_context_set_help_enabled@plt+0xff7c3170>
    9034:	ldmdami	r0, {r0, r9, sl, lr}^
    9038:			; <UNDEFINED> instruction: 0xf7fa4478
    903c:	strmi	lr, [r7], -r8, ror #23
    9040:	mcr	7, 1, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    9044:	ldrtmi	r4, [r8], -r4, lsl #12
    9048:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    904c:			; <UNDEFINED> instruction: 0x46204631
    9050:	svc	0x002ef7fa
    9054:	andcs	r4, r5, #1196032	; 0x124000
    9058:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    905c:	bl	ff24704c <g_option_context_set_help_enabled@plt+0xff24319c>
    9060:	strtmi	r4, [r0], -r1, lsl #12
    9064:	ldc	7, cr15, [r6], {250}	; 0xfa
    9068:	stmdbmi	r6, {r0, r2, r6, r9, fp, lr}^
    906c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    9070:			; <UNDEFINED> instruction: 0xf7fa4479
    9074:	vstrcs	d14, [r0, #-256]	; 0xffffff00
    9078:	svcge	0x0002d14e
    907c:	strbtmi	sl, [sl], -r1, lsl #18
    9080:	ldrtmi	r4, [fp], -r0, lsr #12
    9084:	stcl	7, cr15, [r6], #-1000	; 0xfffffc18
    9088:	subsle	r2, fp, r0, lsl #16
    908c:	cdpcs	14, 0, cr9, cr1, cr1, {0}
    9090:	strtmi	sp, [r0], -sl, asr #32
    9094:	b	1647084 <g_option_context_set_help_enabled@plt+0x16431d4>
    9098:	blcs	6fca4 <g_option_context_set_help_enabled@plt+0x6bdf4>
    909c:			; <UNDEFINED> instruction: 0xf8dfdd5f
    90a0:	strtmi	r8, [lr], -r8, ror #1
    90a4:	ldrbtmi	r2, [r8], #1281	; 0x501
    90a8:			; <UNDEFINED> instruction: 0xf8539b00
    90ac:			; <UNDEFINED> instruction: 0xf7fa0025
    90b0:			; <UNDEFINED> instruction: 0x463aecb8
    90b4:	strmi	r2, [r4], -r0, lsl #2
    90b8:	b	fe2c70a8 <g_option_context_set_help_enabled@plt+0xfe2c31f8>
    90bc:			; <UNDEFINED> instruction: 0xf8d8b9b8
    90c0:			; <UNDEFINED> instruction: 0xf8dd3000
    90c4:	cmplt	fp, r8
    90c8:	stc	7, cr15, [sl, #-1000]	; 0xfffffc18
    90cc:	strmi	r2, [r1], -r1, lsl #4
    90d0:			; <UNDEFINED> instruction: 0xf7fa4648
    90d4:	ldmdblt	r8!, {r5, r7, sl, fp, sp, lr, pc}
    90d8:	ldrdls	pc, [r8], -sp
    90dc:	ldrdne	pc, [r8], -r9
    90e0:			; <UNDEFINED> instruction: 0xf7fb4620
    90e4:	strcs	pc, [r1], -r1, lsl #22
    90e8:			; <UNDEFINED> instruction: 0xf7fa4638
    90ec:	strtmi	lr, [r0], -ip, lsl #21
    90f0:			; <UNDEFINED> instruction: 0xf7fa3501
    90f4:	blls	83a4c <g_option_context_set_help_enabled@plt+0x7fb9c>
    90f8:	lfmle	f4, 2, [r5], {171}	; 0xab
    90fc:	blmi	6db990 <g_option_context_set_help_enabled@plt+0x6d7ae0>
    9100:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9104:	blls	e3174 <g_option_context_set_help_enabled@plt+0xdf2c4>
    9108:			; <UNDEFINED> instruction: 0xf04f405a
    910c:			; <UNDEFINED> instruction: 0xd1280300
    9110:	andlt	r4, r5, r0, lsr r6
    9114:	mvnshi	lr, #12386304	; 0xbd0000
    9118:	ldrtmi	r4, [r1], -r0, lsr #12
    911c:	blx	ffe47110 <g_option_context_set_help_enabled@plt+0xffe43260>
    9120:			; <UNDEFINED> instruction: 0xf7fa4620
    9124:			; <UNDEFINED> instruction: 0xe7e9ea12
    9128:	andcs	r4, r5, #409600	; 0x64000
    912c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9130:	bl	17c7120 <g_option_context_set_help_enabled@plt+0x17c3270>
    9134:	strtmi	r4, [r0], -r1, lsl #12
    9138:	blx	ffac712c <g_option_context_set_help_enabled@plt+0xffac327c>
    913c:			; <UNDEFINED> instruction: 0xf7fa4620
    9140:	ldrb	lr, [fp, r4, lsl #20]
    9144:	strtmi	r9, [r0], -r2, lsl #22
    9148:	ldmvs	r9, {r0, r9, sl, sp}
    914c:	blx	ff847140 <g_option_context_set_help_enabled@plt+0xff843290>
    9150:			; <UNDEFINED> instruction: 0xf7fa9802
    9154:			; <UNDEFINED> instruction: 0x4620edbe
    9158:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    915c:	strtmi	lr, [lr], -lr, asr #15
    9160:			; <UNDEFINED> instruction: 0xf7fae7cc
    9164:	svclt	0x0000ecd0
    9168:	andeq	r4, r1, sl, lsr #24
    916c:			; <UNDEFINED> instruction: 0x000003b0
    9170:	andeq	r3, r0, r4, asr #2
    9174:	andeq	r1, r0, sl, asr #12
    9178:	andeq	r1, r0, ip, asr #12
    917c:	andeq	r3, r0, lr, lsl #2
    9180:	andeq	r1, r0, lr, asr r5
    9184:	andeq	r4, r1, r4, lsl #17
    9188:	andeq	r5, r1, r6, rrx
    918c:	andeq	r4, r1, r8, lsr fp
    9190:	andeq	r1, r0, sl, asr #12
    9194:	ldrbmi	lr, [r0, sp, lsr #18]!
    9198:	bmi	fe75a9f8 <g_option_context_set_help_enabled@plt+0xfe756b48>
    919c:	blmi	fe7753c4 <g_option_context_set_help_enabled@plt+0xfe771514>
    91a0:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
    91a4:	ldmmi	ip, {r0, r1, ip, pc}
    91a8:	ldmpl	r3, {r1, r8, ip, pc}^
    91ac:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    91b0:			; <UNDEFINED> instruction: 0xf04f9307
    91b4:	strls	r0, [r5, #-768]	; 0xfffffd00
    91b8:	mrc	7, 0, APSR_nzcv, cr14, cr10, {7}
    91bc:	andcs	r4, r5, #2473984	; 0x25c000
    91c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    91c4:	bl	5471b4 <g_option_context_set_help_enabled@plt+0x543304>
    91c8:	ldcl	7, cr15, [lr, #-1000]	; 0xfffffc18
    91cc:	strmi	r4, [r4], -r9, lsr #12
    91d0:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    91d4:	andcs	r4, r5, #2392064	; 0x248000
    91d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    91dc:	bl	2471cc <g_option_context_set_help_enabled@plt+0x24331c>
    91e0:	strtmi	r4, [r0], -r1, lsl #12
    91e4:	bl	15c71d4 <g_option_context_set_help_enabled@plt+0x15c3324>
    91e8:	stmibmi	pc, {r1, r2, r3, r7, r9, fp, lr}	; <UNPREDICTABLE>
    91ec:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    91f0:			; <UNDEFINED> instruction: 0xf7fa4479
    91f4:	bllt	17c3bfc <g_option_context_set_help_enabled@plt+0x17bfd4c>
    91f8:	bge	b3e14 <g_option_context_set_help_enabled@plt+0xaff64>
    91fc:	strtmi	sl, [r0], -r3, lsl #18
    9200:	bl	fea471f0 <g_option_context_set_help_enabled@plt+0xfea43340>
    9204:			; <UNDEFINED> instruction: 0xf0002800
    9208:	stcls	0, cr8, [r3, #-608]	; 0xfffffda0
    920c:	vpadd.f32	d18, d0, d1
    9210:	stccs	0, cr8, [r2, #-540]	; 0xfffffde4
    9214:	stmibmi	r5, {r2, r5, ip, lr, pc}
    9218:	andcs	r4, r5, #48, 12	; 0x3000000
    921c:			; <UNDEFINED> instruction: 0xf7fa4479
    9220:	strcs	lr, [r1, #-2792]	; 0xfffff518
    9224:	strtmi	r4, [r0], -r1, lsl #12
    9228:	blx	1cc721c <g_option_context_set_help_enabled@plt+0x1cc336c>
    922c:			; <UNDEFINED> instruction: 0xf7fa4620
    9230:	bmi	2003868 <g_option_context_set_help_enabled@plt+0x1fff9b8>
    9234:	ldrbtmi	r4, [sl], #-2935	; 0xfffff489
    9238:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    923c:	subsmi	r9, sl, r7, lsl #22
    9240:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9244:	rschi	pc, r1, r0, asr #32
    9248:	andlt	r4, r8, r8, lsr #12
    924c:			; <UNDEFINED> instruction: 0x87f0e8bd
    9250:	strtmi	r4, [r9], -r0, lsr #12
    9254:	blx	1747248 <g_option_context_set_help_enabled@plt+0x1743398>
    9258:			; <UNDEFINED> instruction: 0xf7fa4620
    925c:			; <UNDEFINED> instruction: 0xe7e8e976
    9260:			; <UNDEFINED> instruction: 0xf7fa4620
    9264:	blls	c3834 <g_option_context_set_help_enabled@plt+0xbf984>
    9268:			; <UNDEFINED> instruction: 0xf7fa6858
    926c:	blmi	1c841dc <g_option_context_set_help_enabled@plt+0x1c8032c>
    9270:	ldrbtmi	r9, [fp], #-1542	; 0xfffff9fa
    9274:	andne	lr, r0, #3457024	; 0x34c000
    9278:	svclt	0x00183900
    927c:	strmi	r2, [r1], r1, lsl #2
    9280:			; <UNDEFINED> instruction: 0xf041b10a
    9284:	stmdami	ip!, {r1, r8}^
    9288:	stmvs	r2, {r3, r4, r5, r6, sl, lr}
    928c:	cmple	ip, r0, lsl #20
    9290:	stccs	8, cr6, [r0], {196}	; 0xc4
    9294:	svcge	0x0006d068
    9298:	ldrtmi	r4, [fp], -r8, asr #12
    929c:	ldmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92a0:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    92a4:			; <UNDEFINED> instruction: 0xf64fd07d
    92a8:	vshr.s64	<illegal reg q11.5>, q12, #64
    92ac:			; <UNDEFINED> instruction: 0xf7fa0003
    92b0:			; <UNDEFINED> instruction: 0xf64fea10
    92b4:			; <UNDEFINED> instruction: 0xf04f78f8
    92b8:	vmlsl.s8	q8, d0, d0
    92bc:	strmi	r0, [r4], -r3, lsl #16
    92c0:	movwcs	lr, #9
    92c4:	ldrtmi	r4, [r0], -r1, lsr #12
    92c8:	strge	lr, [r0, -sp, asr #19]
    92cc:	ldcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    92d0:	blcs	2fef0 <g_option_context_set_help_enabled@plt+0x2c040>
    92d4:			; <UNDEFINED> instruction: 0x4642d13e
    92d8:	andcs	r4, r0, r1, lsr #12
    92dc:	b	19472cc <g_option_context_set_help_enabled@plt+0x194341c>
    92e0:	stclle	14, cr1, [lr], #8
    92e4:			; <UNDEFINED> instruction: 0xf04fbf08
    92e8:	cmnle	r6, r1, lsl #16
    92ec:	tstcs	r0, sl, lsr r6
    92f0:			; <UNDEFINED> instruction: 0xf7fa4630
    92f4:	stmdacs	r0, {r4, r5, r8, fp, sp, lr, pc}
    92f8:	blmi	143d404 <g_option_context_set_help_enabled@plt+0x1439554>
    92fc:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9300:	cmnle	r7, r0, lsl #22
    9304:			; <UNDEFINED> instruction: 0xf7fa4630
    9308:	strtmi	lr, [r0], -sl, asr #18
    930c:	stm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9310:			; <UNDEFINED> instruction: 0xf7fa4648
    9314:			; <UNDEFINED> instruction: 0xf1b8e944
    9318:	svclt	0x00180f00
    931c:	str	r2, [r8, r0, lsl #10]
    9320:	ldrtmi	r4, [r0], -r7, asr #18
    9324:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9328:	svcge	0x0006e779
    932c:	strbmi	r2, [r8], -r0, lsl #4
    9330:			; <UNDEFINED> instruction: 0xf7fa463b
    9334:			; <UNDEFINED> instruction: 0x4606edb2
    9338:	blls	18320c <g_option_context_set_help_enabled@plt+0x17f35c>
    933c:	strcs	r4, [r1, #-1568]	; 0xfffff9e0
    9340:			; <UNDEFINED> instruction: 0xf7fb6899
    9344:	stmdals	r5, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    9348:	stcl	7, cr15, [r2], {250}	; 0xfa
    934c:			; <UNDEFINED> instruction: 0xf7fa4620
    9350:			; <UNDEFINED> instruction: 0xe76ee8fc
    9354:			; <UNDEFINED> instruction: 0x46486899
    9358:			; <UNDEFINED> instruction: 0xf9c6f7fb
    935c:			; <UNDEFINED> instruction: 0xf7fa4638
    9360:			; <UNDEFINED> instruction: 0xf04fe952
    9364:	strb	r0, [r1, r0, lsl #16]
    9368:	strmi	r6, [fp], -r2, lsl #18
    936c:	stmdbvs	r1, {r1, r2, r8, r9, sl, fp, sp, pc}^
    9370:	strls	r4, [r0], #-1608	; 0xfffff9b8
    9374:			; <UNDEFINED> instruction: 0xf7fa9701
    9378:			; <UNDEFINED> instruction: 0x4606eadc
    937c:	blls	1c31c8 <g_option_context_set_help_enabled@plt+0x1bf318>
    9380:	ldmvs	r9, {r3, r6, r9, sl, lr}
    9384:			; <UNDEFINED> instruction: 0xf9b0f7fb
    9388:			; <UNDEFINED> instruction: 0xf7fa9806
    938c:	ldrtmi	lr, [r0], -r2, lsr #25
    9390:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9394:			; <UNDEFINED> instruction: 0xf7fa4620
    9398:	strbmi	lr, [r8], -r0, asr #16
    939c:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93a0:	blls	1c30c4 <g_option_context_set_help_enabled@plt+0x1bf214>
    93a4:	ldmvs	r9, {r3, r6, r9, sl, lr}
    93a8:			; <UNDEFINED> instruction: 0xf99ef7fb
    93ac:			; <UNDEFINED> instruction: 0xf7fa9806
    93b0:			; <UNDEFINED> instruction: 0x4648ec90
    93b4:	ldm	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93b8:	stmdbmi	r2!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    93bc:	andcs	r2, r0, r5, lsl #4
    93c0:	sxtab16mi	r4, r0, r9, ror #8
    93c4:	b	5473b4 <g_option_context_set_help_enabled@plt+0x543504>
    93c8:	ldmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    93cc:			; <UNDEFINED> instruction: 0xf7fb4478
    93d0:			; <UNDEFINED> instruction: 0xe78bf957
    93d4:	ldcl	7, cr15, [lr], #1000	; 0x3e8
    93d8:	ldrtmi	r4, [r0], -r1, lsl #12
    93dc:	bl	fe3473cc <g_option_context_set_help_enabled@plt+0xfe34351c>
    93e0:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93e4:	cmplt	r0, r7, lsl #12
    93e8:	ldmdami	r8, {r0, r9, sl, lr}
    93ec:			; <UNDEFINED> instruction: 0xf7fa4478
    93f0:	ldrtmi	lr, [r8], -r0, lsr #17
    93f4:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93f8:	ldmdbmi	r5, {r2, r7, r8, r9, sl, sp, lr, pc}
    93fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9400:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9404:	ldm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9408:			; <UNDEFINED> instruction: 0xf7fae7f3
    940c:	svclt	0x0000eb7c
    9410:	muleq	r1, r6, sl
    9414:			; <UNDEFINED> instruction: 0x000003b0
    9418:	strdeq	r2, [r0], -ip
    941c:	andeq	r1, r0, sl, lsr r6
    9420:	ldrdeq	r2, [r0], -sl
    9424:	ldrdeq	r1, [r0], -lr
    9428:	andeq	r4, r1, ip, lsr r7
    942c:	strdeq	r2, [r0], -r0
    9430:	andeq	r4, r1, r2, lsl #20
    9434:	muleq	r1, lr, lr
    9438:	andeq	r4, r1, r8, lsl #29
    943c:	andeq	r4, r1, r4, lsl lr
    9440:			; <UNDEFINED> instruction: 0x00002eba
    9444:	andeq	r2, r0, r8, lsr lr
    9448:	andeq	r3, r0, r4, lsl #3
    944c:	andeq	r2, r0, r0, lsr lr
    9450:	andeq	r2, r0, sl, lsr #28
    9454:	svcmi	0x00f0e92d
    9458:	bmi	ff0dacb8 <g_option_context_set_help_enabled@plt+0xff0d6e08>
    945c:	blmi	ff0f56b0 <g_option_context_set_help_enabled@plt+0xff0f1800>
    9460:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    9464:	stmiami	r2, {r0, r1, r2, ip, pc}^
    9468:	ldmpl	r3, {r1, r2, r8, ip, pc}^
    946c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    9470:			; <UNDEFINED> instruction: 0xf04f9311
    9474:	strls	r0, [r8], #-768	; 0xfffffd00
    9478:	ldc	7, cr15, [lr], #1000	; 0x3e8
    947c:	andcs	r4, r5, #3096576	; 0x2f4000
    9480:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9484:	ldmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9488:	andcs	r4, r5, #3063808	; 0x2ec000
    948c:			; <UNDEFINED> instruction: 0x46054479
    9490:			; <UNDEFINED> instruction: 0xf7fa4620
    9494:	ldmibmi	r9!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    9498:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    949c:	strtmi	r4, [r0], -r7, lsl #12
    94a0:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94a4:			; <UNDEFINED> instruction: 0x4629463a
    94a8:	ldmmi	r5!, {r0, r1, r9, sl, lr}
    94ac:			; <UNDEFINED> instruction: 0xf7fa4478
    94b0:	strmi	lr, [r7], -lr, lsr #19
    94b4:	bl	ffa474a4 <g_option_context_set_help_enabled@plt+0xffa435f4>
    94b8:	ldrtmi	r4, [r8], -r5, lsl #12
    94bc:	svc	0x00acf7f9
    94c0:	strtmi	r4, [r8], -r1, lsr #12
    94c4:	ldcl	7, cr15, [r4], #1000	; 0x3e8
    94c8:	andcs	r4, r5, #2850816	; 0x2b8000
    94cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    94d0:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94d4:	strtmi	r4, [r8], -r1, lsl #12
    94d8:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94dc:	stmibmi	fp!, {r1, r3, r5, r7, r9, fp, lr}
    94e0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    94e4:			; <UNDEFINED> instruction: 0xf7fa4479
    94e8:	vmlacs.f16	s28, s0, s12	; <UNPREDICTABLE>
    94ec:			; <UNDEFINED> instruction: 0xf10dd14a
    94f0:	bge	18b578 <g_option_context_set_help_enabled@plt+0x1876c8>
    94f4:	strtmi	sl, [r8], -r7, lsl #18
    94f8:			; <UNDEFINED> instruction: 0xf7fa4643
    94fc:	stmdacs	r0, {r2, r3, r5, r9, fp, sp, lr, pc}
    9500:	addhi	pc, sl, r0
    9504:	blcs	70128 <g_option_context_set_help_enabled@plt+0x6c278>
    9508:	blcs	c0a58 <g_option_context_set_help_enabled@plt+0xbcba8>
    950c:	addshi	pc, r1, r0
    9510:	bls	19c394 <g_option_context_set_help_enabled@plt+0x1984e4>
    9514:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9518:	ldrdls	pc, [r8], -r2
    951c:			; <UNDEFINED> instruction: 0xf980f7fb
    9520:	blcs	f0144 <g_option_context_set_help_enabled@plt+0xec294>
    9524:	stcle	6, cr4, [r2], #-28	; 0xffffffe4
    9528:			; <UNDEFINED> instruction: 0xf0402800
    952c:			; <UNDEFINED> instruction: 0x46288112
    9530:			; <UNDEFINED> instruction: 0xf7fa463e
    9534:	blls	1c3564 <g_option_context_set_help_enabled@plt+0x1bf6b4>
    9538:	strcs	r6, [r0], #-2136	; 0xfffff7a8
    953c:	b	1c4752c <g_option_context_set_help_enabled@plt+0x1c4367c>
    9540:			; <UNDEFINED> instruction: 0x46334d94
    9544:	andhi	pc, r8, sp, asr #17
    9548:	strls	r4, [r1], #-1149	; 0xfffffb83
    954c:			; <UNDEFINED> instruction: 0x4649463a
    9550:	blne	da3610 <g_option_context_set_help_enabled@plt+0xd9f760>
    9554:			; <UNDEFINED> instruction: 0x2601bf18
    9558:	strmi	r9, [r5], -r0, lsl #12
    955c:	b	fe5c754c <g_option_context_set_help_enabled@plt+0xfe5c369c>
    9560:	rsble	r2, fp, r0, lsl #16
    9564:			; <UNDEFINED> instruction: 0xf7fa4628
    9568:			; <UNDEFINED> instruction: 0x4620e81a
    956c:	blcs	1415bc <g_option_context_set_help_enabled@plt+0x13d70c>
    9570:	stmdacs	r9, {r1, r4, r5, ip, lr, pc}
    9574:	strtmi	sp, [r8], -fp, lsr #2
    9578:	svc	0x00e6f7f9
    957c:			; <UNDEFINED> instruction: 0xf1039b06
    9580:	ldrb	r0, [r9, ip, lsl #12]
    9584:	strtmi	r4, [r8], -r1, lsr #12
    9588:			; <UNDEFINED> instruction: 0xf8c2f7fb
    958c:			; <UNDEFINED> instruction: 0xf7f94628
    9590:			; <UNDEFINED> instruction: 0x4620efdc
    9594:	blmi	1d5bf9c <g_option_context_set_help_enabled@plt+0x1d580ec>
    9598:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    959c:	blls	46360c <g_option_context_set_help_enabled@plt+0x45f75c>
    95a0:			; <UNDEFINED> instruction: 0xf04f405a
    95a4:			; <UNDEFINED> instruction: 0xf0400300
    95a8:	ldrsblt	r8, [r3], -sp
    95ac:	svchi	0x00f0e8bd
    95b0:			; <UNDEFINED> instruction: 0x4630497a
    95b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    95b8:	ldmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95bc:	strtmi	r4, [r8], -r1, lsl #12
    95c0:			; <UNDEFINED> instruction: 0xf8a6f7fb
    95c4:			; <UNDEFINED> instruction: 0xf7f94628
    95c8:	andcs	lr, r1, r0, asr #31
    95cc:	ldmdbmi	r4!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    95d0:	andcs	r4, r5, #48, 12	; 0x3000000
    95d4:			; <UNDEFINED> instruction: 0xe7ef4479
    95d8:			; <UNDEFINED> instruction: 0xf7f94628
    95dc:	svccs	0x0009efb6
    95e0:	adchi	pc, sl, r0, lsl #4
    95e4:			; <UNDEFINED> instruction: 0xf853a302
    95e8:	ldrmi	r2, [r3], #-39	; 0xffffffd9
    95ec:	svclt	0x00004718
    95f0:	andeq	r0, r0, r3, asr #2
    95f4:	andeq	r0, r0, sp, lsr r1
    95f8:	ldrdeq	r0, [r0], -r7
    95fc:	strheq	r0, [r0], -sp
    9600:	andeq	r0, r0, r9, lsr #1
    9604:	muleq	r0, r5, r0
    9608:	andeq	r0, r0, pc, ror r0
    960c:	andeq	r0, r0, r9, rrx
    9610:	andeq	r0, r0, r9, asr #2
    9614:			; <UNDEFINED> instruction: 0xffffff8d
    9618:	strtmi	r9, [r8], -r8, lsl #22
    961c:			; <UNDEFINED> instruction: 0xf7fb6899
    9620:	stmdals	r8, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    9624:	bl	1547614 <g_option_context_set_help_enabled@plt+0x1543764>
    9628:			; <UNDEFINED> instruction: 0xf7f94628
    962c:	andcs	lr, r1, lr, lsl #31
    9630:	ldmdbmi	ip, {r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    9634:	andcs	r4, r5, #48, 12	; 0x3000000
    9638:			; <UNDEFINED> instruction: 0xe7bd4479
    963c:	ldmdami	sl, {r3, r8, r9, fp, ip, pc}^
    9640:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    9644:			; <UNDEFINED> instruction: 0xf81cf7fb
    9648:			; <UNDEFINED> instruction: 0xf7fa9808
    964c:	strtmi	lr, [r8], -r2, asr #22
    9650:	svc	0x00a4f7f9
    9654:	ldr	r2, [sp, r1]
    9658:	andcs	r9, sl, #6144	; 0x1800
    965c:	adfgee	f2, f6, f0
    9660:			; <UNDEFINED> instruction: 0xf7f968d8
    9664:	blls	1c539c <g_option_context_set_help_enabled@plt+0x1c14ec>
    9668:	smlabteq	lr, sp, r9, lr
    966c:	blls	1c3404 <g_option_context_set_help_enabled@plt+0x1bf554>
    9670:	tstcs	r0, sl, lsl #4
    9674:	ldmvs	r8, {r2, r3, r9, sl, fp, sp, pc}^
    9678:	stmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    967c:	stmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
    9680:	ldrb	r0, [r9, -ip, lsl #2]
    9684:	andcs	r9, sl, #6144	; 0x1800
    9688:	adfgee	f2, f3, f0
    968c:			; <UNDEFINED> instruction: 0xf7fa68d8
    9690:	blls	1c3d10 <g_option_context_set_help_enabled@plt+0x1bfe60>
    9694:	strb	r9, [pc, -fp]
    9698:	andcs	r9, sl, #6144	; 0x1800
    969c:	adfgee	f2, f2, f0
    96a0:			; <UNDEFINED> instruction: 0xf7fa68d8
    96a4:	blls	1c3cfc <g_option_context_set_help_enabled@plt+0x1bfe4c>
    96a8:	strb	r9, [r5, -sl]
    96ac:	vmlage.f64	d9, d9, d6
    96b0:	ldmvs	r8, {r1, r2, r3, r4, r5, r8, fp, lr}^
    96b4:			; <UNDEFINED> instruction: 0xf7fa4479
    96b8:	blls	1c4668 <g_option_context_set_help_enabled@plt+0x1c07b8>
    96bc:			; <UNDEFINED> instruction: 0xf080fab0
    96c0:	andls	r0, r9, r0, asr #18
    96c4:	blls	1c33ac <g_option_context_set_help_enabled@plt+0x1bf4fc>
    96c8:	ldrdlt	pc, [ip], -r3
    96cc:			; <UNDEFINED> instruction: 0xf7fa4658
    96d0:			; <UNDEFINED> instruction: 0x4682e936
    96d4:			; <UNDEFINED> instruction: 0xf7f93001
    96d8:			; <UNDEFINED> instruction: 0x4606effc
    96dc:			; <UNDEFINED> instruction: 0xf1ba4605
    96e0:	eorsle	r0, fp, r0, lsl #30
    96e4:	and	r2, r4, r0, lsl #8
    96e8:			; <UNDEFINED> instruction: 0xf8053401
    96ec:	strmi	r3, [r2, #3073]!	; 0xc01
    96f0:			; <UNDEFINED> instruction: 0xf81bdd34
    96f4:	strcc	r3, [r1, #-4]
    96f8:	mvnsle	r2, ip, asr fp
    96fc:	andeq	lr, r4, #11264	; 0x2c00
    9700:	ldmdbcs	r8!, {r0, r4, r6, fp, ip, sp, lr}^
    9704:	bl	feabdecc <g_option_context_set_help_enabled@plt+0xfeaba01c>
    9708:	stmdbcs	r3, {r2, r8}
    970c:	ldmvc	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    9710:	andls	r3, r5, #50331648	; 0x3000000
    9714:	b	1dc7704 <g_option_context_set_help_enabled@plt+0x1dc3854>
    9718:	andls	r9, r4, r5, lsl #20
    971c:			; <UNDEFINED> instruction: 0xf7fa78d0
    9720:	blls	1440f0 <g_option_context_set_help_enabled@plt+0x140240>
    9724:	movwne	lr, #14912	; 0x3a40
    9728:			; <UNDEFINED> instruction: 0xe7ddb2db
    972c:	ldmvs	lr, {r1, r2, r8, r9, fp, ip, pc}^
    9730:	blls	1c3340 <g_option_context_set_help_enabled@plt+0x1bf490>
    9734:	ldrbt	r2, [pc], r0, lsl #12
    9738:	andcs	r4, r5, #475136	; 0x74000
    973c:	ldrbtmi	r2, [r9], #-0
    9740:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9744:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    9748:			; <UNDEFINED> instruction: 0xf7fa6819
    974c:	mulcs	r1, r9, pc	; <UNPREDICTABLE>
    9750:	ldmdbmi	r9, {r5, r8, r9, sl, sp, lr, pc}
    9754:	andcs	r4, r5, #48, 12	; 0x3000000
    9758:			; <UNDEFINED> instruction: 0xe72d4479
    975c:	eorvc	r2, fp, r0, lsl #6
    9760:	strbt	r9, [r9], r6, lsl #22
    9764:	stmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9768:	ldrdeq	r4, [r1], -r6
    976c:			; <UNDEFINED> instruction: 0x000003b0
    9770:	strdeq	r2, [r0], -r0
    9774:	strdeq	r1, [r0], -r6
    9778:	ldrdeq	r2, [r0], -r8
    977c:	ldrdeq	r2, [r0], -r6
    9780:	andeq	r2, r0, ip, asr #29
    9784:			; <UNDEFINED> instruction: 0x00002eb6
    9788:	andeq	r1, r0, sl, ror #1
    978c:	andeq	r4, r1, r8, lsr #10
    9790:	andeq	r4, r1, r8, lsl #22
    9794:	andeq	r4, r1, r4, ror #23
    9798:	andeq	r4, r1, r0, lsr #13
    979c:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    97a0:	andeq	r2, r0, r8, lsr fp
    97a4:	andeq	r2, r0, r8, lsl #27
    97a8:	andeq	r2, r0, lr, lsl #30
    97ac:	andeq	r2, r0, r8, lsr sp
    97b0:			; <UNDEFINED> instruction: 0x00002cb6
    97b4:	ldrdeq	r4, [r1], -r6
    97b8:	andeq	r2, r0, r0, lsl #25
    97bc:	mvnsmi	lr, sp, lsr #18
    97c0:	addlt	r4, r2, pc, lsl #12
    97c4:	stmdblt	r2!, {r0, r2, r9, sl, lr}
    97c8:	teqle	lr, r0, lsl #30
    97cc:	pop	{r1, ip, sp, pc}
    97d0:	stmdbmi	r2!, {r4, r5, r6, r7, r8, pc}
    97d4:	andcs	r2, r1, #0, 6
    97d8:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    97dc:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97e0:	stmdacs	r0, {r7, r9, sl, lr}
    97e4:	andcs	sp, r0, #240	; 0xf0
    97e8:	ldrmi	r4, [r1], -r0, asr #12
    97ec:	svc	0x0058f7f9
    97f0:	movwlt	r4, #1540	; 0x604
    97f4:	ldmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97f8:	strtmi	r4, [r8], -r1, lsl #12
    97fc:	svc	0x0074f7f9
    9800:	strtmi	r4, [r0], -r6, lsl #12
    9804:	b	fe4477f4 <g_option_context_set_help_enabled@plt+0xfe443944>
    9808:			; <UNDEFINED> instruction: 0xf1a02101
    980c:	ldrtmi	r0, [r0], -r2, lsl #4
    9810:			; <UNDEFINED> instruction: 0xf282fab2
    9814:			; <UNDEFINED> instruction: 0xf7ff0952
    9818:			; <UNDEFINED> instruction: 0x4630ffd1
    981c:	mrc	7, 5, APSR_nzcv, cr14, cr9, {7}
    9820:			; <UNDEFINED> instruction: 0xf7f94620
    9824:	andcs	lr, r0, #188, 28	; 0xbc0
    9828:	ldrmi	r4, [r1], -r0, asr #12
    982c:	svc	0x0038f7f9
    9830:	stmdacs	r0, {r2, r9, sl, lr}
    9834:			; <UNDEFINED> instruction: 0x4602d1de
    9838:	strbmi	r4, [r0], -r1, lsl #12
    983c:	stmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9840:			; <UNDEFINED> instruction: 0xf7f94640
    9844:	svccs	0x0000eeac
    9848:	andcs	sp, r0, #192	; 0xc0
    984c:	ldrmi	r4, [r1], -r8, lsr #12
    9850:	pop	{r1, ip, sp, pc}
    9854:			; <UNDEFINED> instruction: 0xf7f941f0
    9858:	svclt	0x0000beb9
    985c:	andeq	r2, r0, r2, asr ip
    9860:	svcmi	0x00f0e92d
    9864:	ldrmi	fp, [r7], -r5, lsl #1
    9868:	strmi	r4, [r3], -r3, ror #20
    986c:	blmi	18ee478 <g_option_context_set_help_enabled@plt+0x18ea5c8>
    9870:	stmdami	r3!, {r1, r3, r4, r5, r6, sl, lr}^
    9874:	tstls	r0, r0, lsl #8
    9878:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    987c:	movwls	r6, #14363	; 0x381b
    9880:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9884:			; <UNDEFINED> instruction: 0xf7fa9402
    9888:	ldmdbmi	lr, {r3, r4, r5, r7, r9, fp, sp, lr, pc}^
    988c:	strtmi	r2, [r0], -r5, lsl #4
    9890:			; <UNDEFINED> instruction: 0xf7f94479
    9894:	strmi	lr, [r1], -lr, lsr #31
    9898:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    989c:	svc	0x00b6f7f9
    98a0:			; <UNDEFINED> instruction: 0xf7fa4605
    98a4:			; <UNDEFINED> instruction: 0x4606e9f2
    98a8:			; <UNDEFINED> instruction: 0xf7f94628
    98ac:			; <UNDEFINED> instruction: 0x4621edb6
    98b0:			; <UNDEFINED> instruction: 0xf7fa4630
    98b4:	ldmdbmi	r5, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    98b8:	strtmi	r2, [r0], -r5, lsl #4
    98bc:			; <UNDEFINED> instruction: 0xf7f94479
    98c0:			; <UNDEFINED> instruction: 0x4601ef98
    98c4:			; <UNDEFINED> instruction: 0xf7f94630
    98c8:	bmi	1485868 <g_option_context_set_help_enabled@plt+0x14819b8>
    98cc:			; <UNDEFINED> instruction: 0x46304951
    98d0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    98d4:	svc	0x000ef7f9
    98d8:	cmple	r4, r0, lsl #30
    98dc:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    98e0:	strbtmi	sl, [sl], -r1, lsl #18
    98e4:			; <UNDEFINED> instruction: 0x46434630
    98e8:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    98ec:	rsbsle	r2, r4, r0, lsl #16
    98f0:	blcs	704fc <g_option_context_set_help_enabled@plt+0x6c64c>
    98f4:			; <UNDEFINED> instruction: 0xf8dfdd30
    98f8:	strcs	sl, [r1, #-288]	; 0xfffffee0
    98fc:	ldrbtmi	r4, [sl], #1721	; 0x6b9
    9900:			; <UNDEFINED> instruction: 0xf8539b00
    9904:			; <UNDEFINED> instruction: 0xf7fa0025
    9908:	strbmi	lr, [r2], -ip, lsl #17
    990c:			; <UNDEFINED> instruction: 0xf8cd2100
    9910:	strmi	r9, [r4], -r8
    9914:	stmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9918:			; <UNDEFINED> instruction: 0xf8dab9b8
    991c:			; <UNDEFINED> instruction: 0xf8dd3000
    9920:	cmplt	fp, r8
    9924:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9928:	strmi	r2, [r1], -r1, lsl #4
    992c:			; <UNDEFINED> instruction: 0xf7fa4658
    9930:	ldmdblt	r8!, {r1, r4, r5, r6, fp, sp, lr, pc}
    9934:	ldrdlt	pc, [r8], -sp
    9938:	ldrdne	pc, [r8], -fp
    993c:			; <UNDEFINED> instruction: 0xf7fa4620
    9940:			; <UNDEFINED> instruction: 0x2701fed3
    9944:			; <UNDEFINED> instruction: 0xf7fa9802
    9948:	strtmi	lr, [r0], -r4, asr #19
    994c:			; <UNDEFINED> instruction: 0xf7f93501
    9950:	blls	851f0 <g_option_context_set_help_enabled@plt+0x81340>
    9954:	lfmle	f4, 2, [r3], {171}	; 0xab
    9958:	ldrbtmi	r4, [ip], #-3120	; 0xfffff3d0
    995c:	ldmiblt	sl, {r1, r5, r6, fp, sp, lr}^
    9960:	eorle	r2, fp, r1, lsl #22
    9964:			; <UNDEFINED> instruction: 0xf7f94630
    9968:			; <UNDEFINED> instruction: 0x4638edf0
    996c:	blmi	8dc224 <g_option_context_set_help_enabled@plt+0x8d8374>
    9970:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9974:	blls	e39e4 <g_option_context_set_help_enabled@plt+0xdfb34>
    9978:			; <UNDEFINED> instruction: 0xf04f405a
    997c:	teqle	r9, r0, lsl #6
    9980:	pop	{r0, r2, ip, sp, pc}
    9984:	qsub8mi	r8, r1, r0
    9988:			; <UNDEFINED> instruction: 0xf7fa4630
    998c:	ldrtmi	pc, [r0], -r1, asr #29	; <UNPREDICTABLE>
    9990:	ldcl	7, cr15, [sl, #996]	; 0x3e4
    9994:	strb	r4, [r9, r0, lsr #12]!
    9998:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    999c:	svc	0x00aaf7f9
    99a0:	tstcs	r0, r1, lsl #4
    99a4:			; <UNDEFINED> instruction: 0xf7ff4605
    99a8:	strtmi	pc, [r8], -r9, lsl #30
    99ac:	ldcl	7, cr15, [r6, #996]!	; 0x3e4
    99b0:	blcs	705bc <g_option_context_set_help_enabled@plt+0x6c70c>
    99b4:	stmdavs	r3!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    99b8:	bicsle	r2, r3, r0, lsl #22
    99bc:	andcs	r4, r5, #425984	; 0x68000
    99c0:	ldrbtmi	r2, [r9], #-0
    99c4:	svc	0x0014f7f9
    99c8:	ldrtmi	r4, [r0], -r1, lsl #12
    99cc:	mcr2	7, 5, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    99d0:			; <UNDEFINED> instruction: 0xf7f94630
    99d4:			; <UNDEFINED> instruction: 0x2001edba
    99d8:	blls	c3900 <g_option_context_set_help_enabled@plt+0xbfa50>
    99dc:	ldmvs	r9, {r4, r5, r9, sl, lr}
    99e0:	mrc2	7, 4, pc, cr6, cr10, {7}
    99e4:			; <UNDEFINED> instruction: 0xf7fa9802
    99e8:			; <UNDEFINED> instruction: 0x4630e974
    99ec:	stc	7, cr15, [ip, #996]!	; 0x3e4
    99f0:	ldr	r2, [fp, r1]!
    99f4:	stm	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99f8:	andeq	r4, r1, r8, asr #7
    99fc:			; <UNDEFINED> instruction: 0x000003b0
    9a00:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    9a04:	andeq	r0, r0, r8, ror #27
    9a08:	ldrdeq	r1, [r0], -r2
    9a0c:	muleq	r0, ip, fp
    9a10:	strdeq	r0, [r0], -ip
    9a14:	andeq	r4, r1, lr, lsl #3
    9a18:	andeq	r4, r1, r2, lsr r8
    9a1c:	ldrdeq	r4, [r1], -r6
    9a20:	andeq	r4, r1, r8, asr #5
    9a24:	andeq	r2, r0, r6, ror #21
    9a28:			; <UNDEFINED> instruction: 0x00000db6
    9a2c:	svcmi	0x00f0e92d
    9a30:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    9a34:	strcs	r8, [r0, -r6, lsl #22]
    9a38:	adc	pc, ip, #14614528	; 0xdf0000
    9a3c:			; <UNDEFINED> instruction: 0xf8df4615
    9a40:	ldrmi	ip, [lr], -ip, lsr #5
    9a44:	stmibmi	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
    9a48:	ldrtmi	fp, [fp], -pc, lsl #1
    9a4c:			; <UNDEFINED> instruction: 0x463a4479
    9a50:			; <UNDEFINED> instruction: 0xf85e9700
    9a54:			; <UNDEFINED> instruction: 0xf8dcc00c
    9a58:			; <UNDEFINED> instruction: 0xf8cdc000
    9a5c:			; <UNDEFINED> instruction: 0xf04fc034
    9a60:	strls	r0, [ip, -r0, lsl #24]
    9a64:			; <UNDEFINED> instruction: 0xf7f99006
    9a68:	cmplt	r0, sl, ror #26
    9a6c:	strmi	r4, [r7], -r1, lsr #19
    9a70:			; <UNDEFINED> instruction: 0xf7f94479
    9a74:	stmdacs	r6, {r3, r7, r8, sl, fp, sp, lr, pc}
    9a78:			; <UNDEFINED> instruction: 0xf0004638
    9a7c:			; <UNDEFINED> instruction: 0xf7f98122
    9a80:	stmdbge	ip, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}
    9a84:	ldmibmi	ip, {r8, ip, pc}
    9a88:	stmdals	r6, {r8, r9, sp}
    9a8c:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    9a90:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a94:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    9a98:	rschi	pc, r7, r0
    9a9c:	subsls	pc, ip, #14614528	; 0xdf0000
    9aa0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9aa4:	andcs	r4, r0, #-117440512	; 0xf9000000
    9aa8:			; <UNDEFINED> instruction: 0x46114638
    9aac:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    9ab0:	orrslt	r4, r8, r2, lsl #13
    9ab4:	ldmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ab8:			; <UNDEFINED> instruction: 0xf8d9b118
    9abc:	blcs	15ac4 <g_option_context_set_help_enabled@plt+0x11c14>
    9ac0:			; <UNDEFINED> instruction: 0x4651d05c
    9ac4:			; <UNDEFINED> instruction: 0xf7fa4640
    9ac8:	andcs	lr, r0, #8781824	; 0x860000
    9acc:	pkhbtmi	r4, r0, r1, lsl #12
    9ad0:			; <UNDEFINED> instruction: 0xf7f94638
    9ad4:	strmi	lr, [r2], r6, ror #27
    9ad8:	mvnle	r2, r0, lsl #16
    9adc:			; <UNDEFINED> instruction: 0x46514652
    9ae0:			; <UNDEFINED> instruction: 0xf7fa4638
    9ae4:	stmibmi	r6, {r2, r4, r5, fp, sp, lr, pc}
    9ae8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    9aec:	svc	0x00aaf7f9
    9af0:	orrlt	r9, r0, #9
    9af4:	movwcs	r4, #6531	; 0x1983
    9af8:	andge	pc, ip, #14614528	; 0xdf0000
    9afc:	ldrbtmi	r4, [r9], #-163	; 0xffffff5d
    9b00:	ldrbtmi	r4, [sl], #3970	; 0xf82
    9b04:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx8
    9b08:	stmibmi	r1, {r4, r7, r9, fp, ip}
    9b0c:	mcr	4, 0, r4, cr8, cr15, {3}
    9b10:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    9b14:	cfmadd32	mvax5, mvfx4, mvfx10, mvfx9
    9b18:			; <UNDEFINED> instruction: 0x46077a10
    9b1c:	bne	fe445348 <g_option_context_set_help_enabled@plt+0xfe441498>
    9b20:	teqmi	r1, #56885248	; 0x3640000
    9b24:			; <UNDEFINED> instruction: 0x432b4626
    9b28:	movwls	r9, #41227	; 0xa10b
    9b2c:	movwmi	lr, #2519	; 0x9d7
    9b30:	movwls	r4, #9760	; 0x2620
    9b34:	svc	0x00f2f7f9
    9b38:	bne	fe4453a0 <g_option_context_set_help_enabled@plt+0xfe4414f0>
    9b3c:	strtmi	r4, [r0], -r5, lsl #12
    9b40:			; <UNDEFINED> instruction: 0xf7f99504
    9b44:	andls	lr, r5, r0, lsr #26
    9b48:	strtmi	fp, [r0], -r5, ror #19
    9b4c:	stc	7, cr15, [r6, #-996]!	; 0xfffffc1c
    9b50:	svccs	0x0000687f
    9b54:	stmdals	r9, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    9b58:	ldcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    9b5c:	blmi	18dc518 <g_option_context_set_help_enabled@plt+0x18d8668>
    9b60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b64:	blls	363bd4 <g_option_context_set_help_enabled@plt+0x35fd24>
    9b68:			; <UNDEFINED> instruction: 0xf04f405a
    9b6c:			; <UNDEFINED> instruction: 0xf0400300
    9b70:	strhlt	r8, [pc], -r8	; <UNPREDICTABLE>
    9b74:	blhi	1c4e70 <g_option_context_set_help_enabled@plt+0x1c0fc0>
    9b78:	svchi	0x00f0e8bd
    9b7c:			; <UNDEFINED> instruction: 0xf7f94650
    9b80:	ldr	lr, [r0, lr, lsl #26]
    9b84:			; <UNDEFINED> instruction: 0x9707b1f6
    9b88:	cfmul32	mvfx2, mvfx10, mvfx0
    9b8c:			; <UNDEFINED> instruction: 0xf04f7a10
    9b90:	cdp	8, 0, cr0, cr9, cr1, {0}
    9b94:			; <UNDEFINED> instruction: 0x462c4a10
    9b98:	blx	230fc0 <g_option_context_set_help_enabled@plt+0x22d110>
    9b9c:	strcc	pc, [r1], #-516	; 0xfffffdfc
    9ba0:	beq	2843b0 <g_option_context_set_help_enabled@plt+0x280500>
    9ba4:	b	cfaf8 <g_option_context_set_help_enabled@plt+0xcbc48>
    9ba8:	b	168c7c4 <g_option_context_set_help_enabled@plt+0x1688914>
    9bac:	svclt	0x0014030b
    9bb0:	beq	445418 <g_option_context_set_help_enabled@plt+0x441568>
    9bb4:			; <UNDEFINED> instruction: 0xf7f94638
    9bb8:	adcsmi	lr, r4, #188, 24	; 0xbc00
    9bbc:	mnf<illegal precision>z	f5, #5.0
    9bc0:	svcls	0x00074a10
    9bc4:	stmdbls	r4, {r1, r8, r9, fp, ip, pc}
    9bc8:	suble	r2, r9, r0, lsl #22
    9bcc:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    9bd0:	stc	7, cr15, [lr], #996	; 0x3e4
    9bd4:	bne	fe445440 <g_option_context_set_help_enabled@plt+0xfe441590>
    9bd8:			; <UNDEFINED> instruction: 0xf7f94620
    9bdc:			; <UNDEFINED> instruction: 0x4680ee3e
    9be0:	eorle	r2, pc, r0, lsl #16
    9be4:	stmdami	sp, {r0, r9, sl, lr}^
    9be8:			; <UNDEFINED> instruction: 0xf7f94478
    9bec:	stmdami	ip, {r1, r5, r7, sl, fp, sp, lr, pc}^
    9bf0:			; <UNDEFINED> instruction: 0xf7f94478
    9bf4:	blls	184e74 <g_option_context_set_help_enabled@plt+0x180fc4>
    9bf8:	strle	r0, [r6, #1947]!	; 0x79b
    9bfc:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    9c00:	blcs	23d74 <g_option_context_set_help_enabled@plt+0x1fec4>
    9c04:	blls	bdd68 <g_option_context_set_help_enabled@plt+0xb9eb8>
    9c08:	subsle	r2, sp, r0, lsl #22
    9c0c:	movwcs	lr, #43485	; 0xa9dd
    9c10:	svceq	0x0000f1b8
    9c14:	stmdbmi	r4, {r0, r1, r3, r4, r6, ip, lr, pc}^
    9c18:	stmdavs	r9, {r0, r3, r4, r5, r6, sl, lr}^
    9c1c:	addsle	r2, r4, r0, lsl #18
    9c20:	movwls	r4, #17984	; 0x4640
    9c24:			; <UNDEFINED> instruction: 0xf7f99202
    9c28:	bls	c55c8 <g_option_context_set_help_enabled@plt+0xc1718>
    9c2c:	strmi	r9, [r5], -r4, lsl #22
    9c30:	addle	r2, sl, r0, lsl #26
    9c34:	ldclne	6, cr4, [r1], #-160	; 0xffffff60
    9c38:	mrc2	7, 7, pc, cr8, cr15, {7}
    9c3c:			; <UNDEFINED> instruction: 0xf7f94628
    9c40:	str	lr, [r2, lr, lsr #25]
    9c44:			; <UNDEFINED> instruction: 0xf7f94620
    9c48:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    9c4c:	strtmi	sp, [r0], -pc, asr #1
    9c50:	stc	7, cr15, [r2, #-996]	; 0xfffffc1c
    9c54:	ldmdami	r5!, {r0, r9, sl, lr}
    9c58:			; <UNDEFINED> instruction: 0xf7f94478
    9c5c:	strb	lr, [r6, sl, ror #24]
    9c60:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    9c64:	stcl	7, cr15, [r4], #-996	; 0xfffffc1c
    9c68:	ldrhlt	lr, [r4, #116]	; 0x74
    9c6c:			; <UNDEFINED> instruction: 0xf04f4b31
    9c70:			; <UNDEFINED> instruction: 0xf8df0a01
    9c74:	ldrbtmi	fp, [fp], #-196	; 0xffffff3c
    9c78:	mcr	4, 0, r4, cr8, cr11, {7}
    9c7c:	blx	2984c4 <g_option_context_set_help_enabled@plt+0x294614>
    9c80:	strcc	pc, [r1, -r7, lsl #4]
    9c84:	stmdaeq	r5, {r1, r9, fp, sp, lr, pc}
    9c88:	b	cfbdc <g_option_context_set_help_enabled@plt+0xcbd2c>
    9c8c:	b	160c0ac <g_option_context_set_help_enabled@plt+0x16081fc>
    9c90:	svclt	0x00140309
    9c94:	beq	4454fc <g_option_context_set_help_enabled@plt+0x44164c>
    9c98:			; <UNDEFINED> instruction: 0xf7f94658
    9c9c:	adcmi	lr, r7, #18944	; 0x4a00
    9ca0:	blls	33e45c <g_option_context_set_help_enabled@plt+0x33a5ac>
    9ca4:	ldmvs	r9, {r0, r2, r5, fp, lr}
    9ca8:			; <UNDEFINED> instruction: 0xf7f94478
    9cac:	stmdals	ip, {r1, r6, sl, fp, sp, lr, pc}
    9cb0:	stmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9cb4:			; <UNDEFINED> instruction: 0x4620e752
    9cb8:	stcl	7, cr15, [r0], #996	; 0x3e4
    9cbc:	adcle	r2, r2, r0, lsl #16
    9cc0:			; <UNDEFINED> instruction: 0xf7f9e743
    9cc4:	strb	lr, [r9, -ip, ror #24]
    9cc8:	strbmi	r9, [sl], -r8, lsl #22
    9ccc:	stmdbls	r4, {r5, r7, r8, r9, sl, sp, lr, pc}
    9cd0:	movwls	r9, #22534	; 0x5806
    9cd4:			; <UNDEFINED> instruction: 0xf7f99202
    9cd8:	blls	185100 <g_option_context_set_help_enabled@plt+0x181250>
    9cdc:	strmi	r9, [r5], -r2, lsl #20
    9ce0:			; <UNDEFINED> instruction: 0xf7f9e7a6
    9ce4:	svclt	0x0000ef10
    9ce8:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    9cec:			; <UNDEFINED> instruction: 0x000003b0
    9cf0:	andeq	r2, r0, r4, asr sl
    9cf4:	andeq	r0, r0, r4, asr #22
    9cf8:	andeq	r2, r0, r6, lsr sl
    9cfc:	muleq	r1, r4, r6
    9d00:	andeq	r0, r0, pc, ror r2
    9d04:			; <UNDEFINED> instruction: 0x00000ab6
    9d08:	andeq	r2, r0, sl, lsr sl
    9d0c:	andeq	r2, r0, r8, lsr sl
    9d10:	andeq	r2, r0, r2, lsl sl
    9d14:	ldrdeq	r4, [r1], -r8
    9d18:	andeq	r2, r0, r6, lsl #19
    9d1c:	andeq	r2, r0, r4, ror r9
    9d20:	andeq	r0, r0, r0, lsl r9
    9d24:	andeq	r4, r1, sl, lsr r5
    9d28:	andeq	r4, r1, r0, lsr #10
    9d2c:	andeq	r2, r0, r4, lsl #18
    9d30:	andeq	r2, r0, sl, ror #17
    9d34:	andeq	r2, r0, r6, asr #17
    9d38:	andeq	r2, r0, ip, asr #17
    9d3c:			; <UNDEFINED> instruction: 0x000028bc
    9d40:			; <UNDEFINED> instruction: 0x4605b570
    9d44:	mrc	7, 3, APSR_nzcv, cr8, cr9, {7}
    9d48:	stmdami	r7, {r2, r9, sl, lr}
    9d4c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9d50:	bl	ffbc7d3c <g_option_context_set_help_enabled@plt+0xffbc3e8c>
    9d54:			; <UNDEFINED> instruction: 0xf7f94620
    9d58:	strtmi	lr, [r8], -r0, ror #22
    9d5c:	movwcs	r2, #512	; 0x200
    9d60:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9d64:	strbt	r2, [r1], -r0, lsl #2
    9d68:			; <UNDEFINED> instruction: 0x00000fbe
    9d6c:			; <UNDEFINED> instruction: 0x460db538
    9d70:	mrc	7, 6, APSR_nzcv, cr4, cr9, {7}
    9d74:	strtmi	r4, [r8], -r4, lsl #12
    9d78:	mrc	7, 6, APSR_nzcv, cr0, cr9, {7}
    9d7c:			; <UNDEFINED> instruction: 0xb12c4601
    9d80:	strtmi	fp, [r0], -r1, asr #2
    9d84:	ldrhtmi	lr, [r8], -sp
    9d88:	ldmdalt	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d8c:	ldrbtmi	r4, [ip], #-3077	; 0xfffff3fb
    9d90:	mvnsle	r2, r0, lsl #18
    9d94:	strtmi	r4, [r0], -r4, lsl #18
    9d98:	ldrhtmi	lr, [r8], -sp
    9d9c:			; <UNDEFINED> instruction: 0xf7fa4479
    9da0:	svclt	0x0000b831
    9da4:	strdeq	r1, [r0], -sl
    9da8:	andeq	r1, r0, ip, ror #21
    9dac:			; <UNDEFINED> instruction: 0x4616b5f0
    9db0:	addlt	r4, r5, r6, asr #20
    9db4:	strcs	r4, [r0], #-2886	; 0xfffff4ba
    9db8:	andls	r4, r1, sl, ror r4
    9dbc:	tstls	r0, r5, asr #16
    9dc0:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    9dc4:	movwls	r6, #14363	; 0x381b
    9dc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9dcc:			; <UNDEFINED> instruction: 0xf7fa9402
    9dd0:	stmdbmi	r1, {r2, r4, fp, sp, lr, pc}^
    9dd4:	strtmi	r2, [r0], -r5, lsl #4
    9dd8:			; <UNDEFINED> instruction: 0xf7f94479
    9ddc:	strmi	lr, [r1], -sl, lsl #26
    9de0:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    9de4:	ldc	7, cr15, [r2, #-996]	; 0xfffffc1c
    9de8:			; <UNDEFINED> instruction: 0xf7f94607
    9dec:	strmi	lr, [r5], -lr, asr #30
    9df0:			; <UNDEFINED> instruction: 0xf7f94638
    9df4:			; <UNDEFINED> instruction: 0x4621eb12
    9df8:			; <UNDEFINED> instruction: 0xf7fa4628
    9dfc:	ldmdbmi	r8!, {r1, r3, r4, r6, fp, sp, lr, pc}
    9e00:	strtmi	r2, [r0], -r5, lsl #4
    9e04:			; <UNDEFINED> instruction: 0xf7f94479
    9e08:			; <UNDEFINED> instruction: 0x4601ecf4
    9e0c:			; <UNDEFINED> instruction: 0xf7f94628
    9e10:	bmi	d45320 <g_option_context_set_help_enabled@plt+0xd41470>
    9e14:			; <UNDEFINED> instruction: 0x46284934
    9e18:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    9e1c:	stcl	7, cr15, [sl], #-996	; 0xfffffc1c
    9e20:	teqle	r6, r0, lsl #28
    9e24:	stmdbge	r1, {r1, r8, r9, fp, sp, pc}
    9e28:	strtmi	r4, [r8], -sl, ror #12
    9e2c:	ldc	7, cr15, [r2, #996]	; 0x3e4
    9e30:			; <UNDEFINED> instruction: 0xb1b49c02
    9e34:	strtmi	r6, [r8], -r1, lsr #17
    9e38:	stc2l	7, cr15, [sl], #-1000	; 0xfffffc18
    9e3c:			; <UNDEFINED> instruction: 0xf7f99802
    9e40:	strtmi	lr, [r8], -r8, asr #30
    9e44:	bl	fe047e30 <g_option_context_set_help_enabled@plt+0xfe043f80>
    9e48:	bmi	a11e54 <g_option_context_set_help_enabled@plt+0xa0dfa4>
    9e4c:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    9e50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e54:	subsmi	r9, sl, r3, lsl #22
    9e58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9e5c:	andlt	sp, r5, r3, lsr r1
    9e60:			; <UNDEFINED> instruction: 0x4628bdf0
    9e64:	bl	1c47e50 <g_option_context_set_help_enabled@plt+0x1c43fa0>
    9e68:	blcs	70a74 <g_option_context_set_help_enabled@plt+0x6cbc4>
    9e6c:	strcs	sp, [r1], #-3354	; 0xfffff2e6
    9e70:			; <UNDEFINED> instruction: 0xf8539b00
    9e74:	strcc	r0, [r1], #-36	; 0xffffffdc
    9e78:	ldcl	7, cr15, [r2, #996]	; 0x3e4
    9e7c:			; <UNDEFINED> instruction: 0xf7ff4605
    9e80:	qsaxmi	pc, r8, pc	; <UNPREDICTABLE>
    9e84:	bl	fe2c7e70 <g_option_context_set_help_enabled@plt+0xfe2c3fc0>
    9e88:	adcmi	r9, r3, #1024	; 0x400
    9e8c:	strdcs	sp, [r0], -r0
    9e90:			; <UNDEFINED> instruction: 0x4621e7db
    9e94:			; <UNDEFINED> instruction: 0xf7fa4628
    9e98:			; <UNDEFINED> instruction: 0x4628fc3b
    9e9c:	bl	1547e88 <g_option_context_set_help_enabled@plt+0x1543fd8>
    9ea0:	ldrb	r4, [r2, r0, lsr #12]
    9ea4:	svc	0x00fef7f9
    9ea8:			; <UNDEFINED> instruction: 0xf7f94606
    9eac:	strmi	lr, [r5], -r6, lsr #30
    9eb0:			; <UNDEFINED> instruction: 0xf7f94630
    9eb4:			; <UNDEFINED> instruction: 0x4628eab2
    9eb8:			; <UNDEFINED> instruction: 0xff42f7ff
    9ebc:			; <UNDEFINED> instruction: 0xf7f94628
    9ec0:	strtmi	lr, [r0], -lr, ror #22
    9ec4:			; <UNDEFINED> instruction: 0xf7f9e7c1
    9ec8:	svclt	0x0000ee1e
    9ecc:	andeq	r3, r1, r0, lsl #29
    9ed0:			; <UNDEFINED> instruction: 0x000003b0
    9ed4:	andeq	r2, r0, lr, lsr #15
    9ed8:	andeq	r0, r0, r0, lsr #17
    9edc:	andeq	r1, r0, sl, lsl #1
    9ee0:	andeq	r2, r0, r8, ror r7
    9ee4:			; <UNDEFINED> instruction: 0x000007b4
    9ee8:	muleq	r1, sl, ip
    9eec:	andeq	r3, r1, sl, ror #27
    9ef0:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    9ef4:	svclt	0x00be2900
    9ef8:			; <UNDEFINED> instruction: 0xf04f2000
    9efc:	and	r4, r6, r0, lsl #2
    9f00:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    9f04:			; <UNDEFINED> instruction: 0xf06fbf1c
    9f08:			; <UNDEFINED> instruction: 0xf04f4100
    9f0c:			; <UNDEFINED> instruction: 0xf00030ff
    9f10:			; <UNDEFINED> instruction: 0xf1adb83f
    9f14:	stmdb	sp!, {r3, sl, fp}^
    9f18:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    9f1c:	blcs	40b48 <g_option_context_set_help_enabled@plt+0x3cc98>
    9f20:			; <UNDEFINED> instruction: 0xf000db1a
    9f24:			; <UNDEFINED> instruction: 0xf8ddf83b
    9f28:	ldmib	sp, {r2, sp, lr, pc}^
    9f2c:	andlt	r2, r4, r2, lsl #6
    9f30:	submi	r4, r0, #112, 14	; 0x1c00000
    9f34:	cmpeq	r1, r1, ror #22
    9f38:	blle	6d4b40 <g_option_context_set_help_enabled@plt+0x6d0c90>
    9f3c:			; <UNDEFINED> instruction: 0xf82ef000
    9f40:	ldrd	pc, [r4], -sp
    9f44:	movwcs	lr, #10717	; 0x29dd
    9f48:	submi	fp, r0, #4
    9f4c:	cmpeq	r1, r1, ror #22
    9f50:	bl	18da8a0 <g_option_context_set_help_enabled@plt+0x18d69f0>
    9f54:	ldrbmi	r0, [r0, -r3, asr #6]!
    9f58:	bl	18da8a8 <g_option_context_set_help_enabled@plt+0x18d69f8>
    9f5c:			; <UNDEFINED> instruction: 0xf0000343
    9f60:			; <UNDEFINED> instruction: 0xf8ddf81d
    9f64:	ldmib	sp, {r2, sp, lr, pc}^
    9f68:	andlt	r2, r4, r2, lsl #6
    9f6c:	bl	185a874 <g_option_context_set_help_enabled@plt+0x18569c4>
    9f70:	ldrbmi	r0, [r0, -r1, asr #2]!
    9f74:	bl	18da8c4 <g_option_context_set_help_enabled@plt+0x18d6a14>
    9f78:			; <UNDEFINED> instruction: 0xf0000343
    9f7c:			; <UNDEFINED> instruction: 0xf8ddf80f
    9f80:	ldmib	sp, {r2, sp, lr, pc}^
    9f84:	andlt	r2, r4, r2, lsl #6
    9f88:	bl	18da8d8 <g_option_context_set_help_enabled@plt+0x18d6a28>
    9f8c:	ldrbmi	r0, [r0, -r3, asr #6]!
    9f90:			; <UNDEFINED> instruction: 0xf04fb502
    9f94:			; <UNDEFINED> instruction: 0xf7f90008
    9f98:	stclt	13, cr14, [r2, #-152]	; 0xffffff68
    9f9c:	svclt	0x00084299
    9fa0:	push	{r4, r7, r9, lr}
    9fa4:			; <UNDEFINED> instruction: 0x46044ff0
    9fa8:	andcs	fp, r0, r8, lsr pc
    9fac:			; <UNDEFINED> instruction: 0xf8dd460d
    9fb0:	svclt	0x0038c024
    9fb4:	cmnle	fp, #1048576	; 0x100000
    9fb8:			; <UNDEFINED> instruction: 0x46994690
    9fbc:			; <UNDEFINED> instruction: 0xf283fab3
    9fc0:	rsbsle	r2, r0, r0, lsl #22
    9fc4:			; <UNDEFINED> instruction: 0xf385fab5
    9fc8:	rsble	r2, r8, r0, lsl #26
    9fcc:			; <UNDEFINED> instruction: 0xf1a21ad2
    9fd0:	blx	24d858 <g_option_context_set_help_enabled@plt+0x2499a8>
    9fd4:	blx	248be4 <g_option_context_set_help_enabled@plt+0x244d34>
    9fd8:			; <UNDEFINED> instruction: 0xf1c2f30e
    9fdc:	b	12cbc64 <g_option_context_set_help_enabled@plt+0x12c7db4>
    9fe0:	blx	a0cbf4 <g_option_context_set_help_enabled@plt+0xa08d44>
    9fe4:	b	1306c08 <g_option_context_set_help_enabled@plt+0x1302d58>
    9fe8:	blx	20cbfc <g_option_context_set_help_enabled@plt+0x208d4c>
    9fec:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    9ff0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9ff4:	andcs	fp, r0, ip, lsr pc
    9ff8:	movwle	r4, #42497	; 0xa601
    9ffc:	bl	fed12008 <g_option_context_set_help_enabled@plt+0xfed0e158>
    a000:	blx	b030 <g_option_context_set_help_enabled@plt+0x7180>
    a004:	blx	846444 <g_option_context_set_help_enabled@plt+0x842594>
    a008:	bl	1986c2c <g_option_context_set_help_enabled@plt+0x1982d7c>
    a00c:	tstmi	r9, #46137344	; 0x2c00000
    a010:	bcs	1a258 <g_option_context_set_help_enabled@plt+0x163a8>
    a014:	b	13fe10c <g_option_context_set_help_enabled@plt+0x13fa25c>
    a018:	b	13cc188 <g_option_context_set_help_enabled@plt+0x13c82d8>
    a01c:	b	120c590 <g_option_context_set_help_enabled@plt+0x12086e0>
    a020:	ldrmi	r7, [r6], -fp, asr #17
    a024:	bl	fed42058 <g_option_context_set_help_enabled@plt+0xfed3e1a8>
    a028:	bl	194ac50 <g_option_context_set_help_enabled@plt+0x1946da0>
    a02c:	ldmne	fp, {r0, r3, r9, fp}^
    a030:	beq	2c4d60 <g_option_context_set_help_enabled@plt+0x2c0eb0>
    a034:			; <UNDEFINED> instruction: 0xf14a1c5c
    a038:	cfsh32cc	mvfx0, mvfx1, #0
    a03c:	strbmi	sp, [sp, #-7]
    a040:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    a044:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    a048:	adfccsz	f4, f1, #5.0
    a04c:	blx	17e830 <g_option_context_set_help_enabled@plt+0x17a980>
    a050:	blx	947c74 <g_option_context_set_help_enabled@plt+0x943dc4>
    a054:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    a058:	vseleq.f32	s30, s28, s11
    a05c:	blx	950464 <g_option_context_set_help_enabled@plt+0x94c5b4>
    a060:	b	1108070 <g_option_context_set_help_enabled@plt+0x11041c0>
    a064:			; <UNDEFINED> instruction: 0xf1a2040e
    a068:			; <UNDEFINED> instruction: 0xf1c20720
    a06c:	blx	20b8f4 <g_option_context_set_help_enabled@plt+0x207a44>
    a070:	blx	146c80 <g_option_context_set_help_enabled@plt+0x142dd0>
    a074:	blx	147c98 <g_option_context_set_help_enabled@plt+0x143de8>
    a078:	b	1106888 <g_option_context_set_help_enabled@plt+0x11029d8>
    a07c:	blx	90aca0 <g_option_context_set_help_enabled@plt+0x906df0>
    a080:	bl	11878a0 <g_option_context_set_help_enabled@plt+0x11839f0>
    a084:	teqmi	r3, #1073741824	; 0x40000000
    a088:	strbmi	r1, [r5], -r0, lsl #21
    a08c:	tsteq	r3, r1, ror #22
    a090:	svceq	0x0000f1bc
    a094:	stmib	ip, {r0, ip, lr, pc}^
    a098:	pop	{r8, sl, lr}
    a09c:	blx	fed2e064 <g_option_context_set_help_enabled@plt+0xfed2a1b4>
    a0a0:	msrcc	CPSR_, #132, 6	; 0x10000002
    a0a4:	blx	fee43ef4 <g_option_context_set_help_enabled@plt+0xfee40044>
    a0a8:	blx	fed86ad0 <g_option_context_set_help_enabled@plt+0xfed82c20>
    a0ac:	eorcc	pc, r0, #335544322	; 0x14000002
    a0b0:	orrle	r2, fp, r0, lsl #26
    a0b4:	svclt	0x0000e7f3
    a0b8:	mvnsmi	lr, #737280	; 0xb4000
    a0bc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    a0c0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    a0c4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    a0c8:	stmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0cc:	blne	1d9b2c8 <g_option_context_set_help_enabled@plt+0x1d97418>
    a0d0:	strhle	r1, [sl], -r6
    a0d4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    a0d8:	svccc	0x0004f855
    a0dc:	strbmi	r3, [sl], -r1, lsl #8
    a0e0:	ldrtmi	r4, [r8], -r1, asr #12
    a0e4:	adcmi	r4, r6, #152, 14	; 0x2600000
    a0e8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a0ec:	svclt	0x000083f8
    a0f0:	muleq	r1, r6, r2
    a0f4:	andeq	r3, r1, ip, lsl #5
    a0f8:	svclt	0x00004770

Disassembly of section .fini:

0000a0fc <.fini>:
    a0fc:	push	{r3, lr}
    a100:	pop	{r3, pc}
