// Seed: 3260348723
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4
);
  wand id_6, id_7, id_8;
  assign id_8 = id_2 - "";
  assign id_0 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd76
) (
    output uwire id_0,
    output wire id_1,
    output tri id_2,
    input uwire _id_3,
    input wire id_4,
    input wor id_5,
    input uwire id_6
    , id_12,
    output logic id_7,
    input supply0 id_8,
    input uwire id_9
    , id_13,
    input wand id_10
);
  assign id_12[id_3] = id_12;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_8,
      id_5,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire id_14;
  always if (1) id_7 <= 1'b0 == id_12;
endmodule
