<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Category: FPGA | Blog</title><meta name="author" content="xqiao"><meta name="copyright" content="xqiao"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="跟随 B 站视频学习课程，对重要部分记录的一些笔记">
<meta property="og:type" content="article">
<meta property="og:title" content="从电路设计的角度入门 VerilogHDL 学习笔记">
<meta property="og:url" content="http://qiaoxu123.github.io/posts/FPGA/20231210-fpga-learning-notes.html">
<meta property="og:site_name" content="Blog">
<meta property="og:description" content="跟随 B 站视频学习课程，对重要部分记录的一些笔记">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://qiaoxu123.github.io/img/avatar.png">
<meta property="article:published_time" content="2023-12-09T16:00:00.000Z">
<meta property="article:modified_time" content="2023-12-14T07:07:00.281Z">
<meta property="article:author" content="xqiao">
<meta property="article:tag" content="学习笔记">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="VerilogHDL">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://qiaoxu123.github.io/img/avatar.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://qiaoxu123.github.io/posts/FPGA/20231210-fpga-learning-notes.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found"}},
  translate: undefined,
  noticeOutdate: {"limitDay":500,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy Successful',
    error: 'Copy Error',
    noSupport: 'Browser Not Supported'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: 'Just now',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: 'Load More'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Category: FPGA',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-12-14 15:07:00'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><link rel="stylesheet" href="/css/main.css"><meta name="generator" content="Hexo 7.0.0"><link href="https://cdn.bootcss.com/KaTeX/0.11.1/katex.min.css" rel="stylesheet" /></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">56</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">36</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">7</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog-info"><a href="/" title="Blog"><span class="site-name">Blog</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> Search</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">从电路设计的角度入门 VerilogHDL 学习笔记</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2023-12-09T16:00:00.000Z" title="Created 2023-12-10 00:00:00">2023-12-10</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2023-12-14T07:07:00.281Z" title="Updated 2023-12-14 15:07:00">2023-12-14</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="从电路设计的角度入门 VerilogHDL 学习笔记"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post Views:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div><article class="post-content" id="article-container"><h1 id="main">Main</h1>
<blockquote>
<p>视频链接：<a href="https://www.bilibili.com/video/BV1PS4y1s7XW/">从电路设计的角度入门VerilogHDL_哔哩哔哩_bilibili</a></p>
</blockquote>
<h2 id="概述">概述</h2>
<p>VerilogHDL（HDL – Hardware Description Language）<br>
高层次综合语言 – HLS、Chisel<br>
VerilogHDL 设计基本流程如下<br>
<img src="../../../post-images/Pasted%20image%2020231210223140.jpeg" alt="|500"><br>
Placement &amp; Routing 与 Synthesis/Netlist 最大的区别在于前者在板子上已经有了坐标了，而后者阶段还没有。<br>
Verilog 既可以用来进行算法级设计，也可以用在底层来直接进行描述。（有点类似于 C++ 和汇编混合在一起的样子）。但可综合语句仅占 Verilog 中很小的子集，如上图粉色背景部分描述的。其中很大部分用来描述电路一般并没有掌握或者学习到（类似汇编部分）<br>
务必注意数字电路设计的规模会变得越来越大，重用性和可扩展性。（原理图形式设计基本不可用）</p>
<h3 id="相关的-eda-工具">相关的 EDA 工具</h3>
<p><img src="../../../post-images/Pasted%20image%2020231210223116.jpeg" alt="|500"><br>
VerilogHDL 的缺陷<br>
<img src="../../../post-images/Pasted%20image%2020231210223052.jpeg" alt="|500"><br>
针对这些缺陷有很多挑战者，最知名的如 HLS，Chisel 以及 SpinalHDL.</p>
<h2 id="编写方法">编写方法</h2>
<h3 id="电路设计对象">电路设计对象</h3>
<p><img src="../../../post-images/Pasted%20image%2020231211091255.jpeg" alt="|500"><br>
<strong>Reference 和 Cell</strong> ：有时候我们会把同一个电路复制几份，最原始的那个叫作 Reference，每复制一个就叫做一个 Cell，一个电路上 Cell 的数量是远远大于 Reference 的。 结合上图和下图简单理解就是，我定义了一个 ENCODER module，这是一个设计文件。之后利用它实例化了其他模块如 U1。那么这个最初的参考的设计文件就称为 Reference，而利用它实例化出来的模块就称为 Cell。</p>
<p><strong>Port</strong> 是 design 的输入或输出接口（连接金线的实际物理端口？），<strong>Pin</strong> 是 Cell 的输入或输出接口， <strong>Net</strong> 则是 Port-Pin 或 Pin-Pin 之间的连接线。</p>
<p>对应上图中描述的代码应该是这个样的<br>
<img src="../../../post-images/Pasted%20image%2020231210222958.jpeg" alt="|475"></p>
<h3 id="执行顺序">执行顺序</h3>
<p>在 Verilog 的 module 结构中，所有<strong>描述语句</strong>（包括连续赋值语句、行为语句块 always initial 以及模块实例化等）都是并行发生的，而 begin…end 中存在的语句是内部串行的。</p>
<h3 id="变量">变量</h3>
<ul>
<li>wire 型：表示电路模块中的连线，仿真波形中不可见；</li>
<li>reg 型：占用仿真环境的物理内存，均显示在仿真波形中；<br>
两个凡是：</li>
<li>凡是在 always initial 语句中赋值的变量，一定是 reg 型；</li>
<li>凡是在 assign 语句中赋值的变量，一定是 wire 型；<br>
务必注意：<strong>reg 变量仅仅是语法定义，不等于电路中的寄存器</strong>。<strong>只有时序电路中的 reg 变量才会被逻辑综合工具认为是寄存器</strong>。</li>
</ul>
<p>补充一个知识点，在Verilog中，当你定义一个模块时，如果你没有明确指定端口类型，默认情况下端口类型被假定为<code>wire</code>。那么什么时候需要显式地将端口定义为 reg 类型呢？大致有下面两种：<br>
第一种，输出端口需要在时钟的上升沿或下降沿触发时进行赋值。在这种情况下，输出端口应该被定义为<code>reg</code>类型，以便在时序逻辑中使用。如下代码所示</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> example_module (</span><br><span class="line">  <span class="keyword">input</span> clk,</span><br><span class="line">  <span class="keyword">input</span> rst,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] data_in,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data_out</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">      data_out &lt;= <span class="number">8&#x27;b0</span>;  <span class="comment">// 在复位时对输出端口进行赋值</span></span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      data_out &lt;= data_in;  <span class="comment">// 在时钟上升沿触发时对输出端口进行赋值</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>第二种，当端口需要在组合逻辑中存储中间结果时，你也需要将端口定义为<code>reg</code>类型。如下代码所示</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> example_module (</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] result</span><br><span class="line">);</span><br><span class="line">  <span class="keyword">always</span> @* <span class="keyword">begin</span></span><br><span class="line">    result = a + b;  <span class="comment">// 将输出端口定义为reg类型，以存储中间计算结果</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="可综合描述四个关键字">可综合描述四个关键字</h3>
<p>always + If-else + assign + case<br>
禁止：function + for + fork-join + while<br>
assign 关键字主要用来对信号进行连接，重命名，简单组合逻辑（复杂的难以阅读）等，“=” 右边的任何变化都会被立即计算并驱动给等号左边<br>
<code>always@(*)</code> 会自动将该 always 块中所有引用的信号都自动添加到敏感列表中（适用于敏感信号特别多的情况）</p>
<p>只使用这四个关键字编写的程序一定是可综合的</p>
<h2 id="电路结构描述方法">电路结构描述方法</h2>
<h3 id="mux-多路选择器-输出结果由输入的选择条件决定">MUX – 多路选择器（输出结果由输入的选择条件决定）</h3>
<p>完全可以用 if-else 来描述<br>
下图是一个选择加法器设计，同一个功能由两种不一样的逻辑实现，既可以先加后选，也可以先选后加，如下图所示<br>
<img src="../../../post-images/Pasted%20image%2020231210222934.jpeg" alt="|500"><br>
<img src="../../../post-images/Pasted%20image%2020231210222911.jpeg" alt="|500"><br>
对于数字电路而言，加法器是比较复杂的，所以先选后加面积会比较小。可以看到不同代码产生的逻辑电路是完全不一样的，在进行代码优化时可以考虑性能优先还是面积优先来设计（类似 C 语言代码产生的汇编一样，也是有性能差异，只是编译器做了很多优化工作所以差异甚小）。</p>
<h3 id="触发器与锁存器">触发器与锁存器</h3>
<p>两者对比如下图所示（这里寄存器应该是指的触发器）<br>
<img src="../../../post-images/Pasted%20image%2020231210222835.jpeg" alt="|500"><br>
这里锁存器“输入-输出透明”是指有效期间 D 和 Q 是完全相同的，这种透明就很容易引入一个问题。假设此时 D 信号是有毛刺的，那么就会原封不动地搬给 Q，容易传播毛刺。</p>
<p>有两种容易引入 latch 的途径，它们的本质都是因为使用了<strong>不完备的条件判断语句</strong>（这里所说的引入 latch 我个人理解可能更多地是指“锁存”这种行为，并不全是指锁存器这个元件）<br>
如果引入了意外的锁存器，可能会导致设计的行为与预期不符，甚至会产生时序故障或逻辑错误。而在另外一些情况下，可以有意地引入锁存器，来实现特定的功能或者优化设计。<br>
<img src="../../../post-images/Pasted%20image%2020231210222805.jpeg" alt="|500"><br>
上面两种情况都是因为缺少完备的判断条件，这会导致一些条件下没有赋值语句执行，在这些条件下触发器或锁存器的值不会更新，最后导致意外的行为。也就是说，如果某些条件不满足，触发器或锁存器的值可能会保持不变，而不是按预期的方式更新。<br>
<strong>对于触发器，需要注意的是输出信号会比输入信号要晚一个时钟周期，每使用一个触发器，时钟周期就会晚一拍。</strong><br>
这点是由于触发器的原理导致的，CMU 产生的时钟信号的上升沿或下降沿会触发触发器的状态变化，从而将输入信号暂时存储起来，并在下一个时钟周期的上升沿或下降沿将数据输出。因此输出的信号会比输入信号晚一个时钟周期。由此可以联想到，当使用多个触发器时，每个触发器的时序延迟会累加，导致输出信号相对于输入信号的延迟时间增加。<br>
提醒：时序是在 Verilog 编程得到实际电路的过程中设计出来的，而不是通过仿真得到的。</p>
<h3 id="组合逻辑">组合逻辑</h3>
<p>组合逻辑描述多使用 <code>assign</code> 和 <code>: ?</code> 语句来描述，适用于比较简单的组合逻辑。对于复杂的组合逻辑，太多的 assign 类型语句不易解读，此时推荐使用 always 块来描述，二者效果是等价的。<br>
组合逻辑赋值必须使用 <code>=</code> 阻塞赋值<br>
<strong>组合逻辑无保存或者锁存功能</strong>，因此，没有复位信号与相关的复位逻辑</p>
<h3 id="时序逻辑">时序逻辑</h3>
<p>时序逻辑其实就是&quot;<strong>组合逻辑+触发器</strong>&quot;的实现，如下图所示，可以把他们两个拆开来写，也可以组合来写<br>
<img src="../../../post-images/Pasted%20image%2020231210222636.jpeg" alt="|500"></p>
<h3 id="存储器">存储器</h3>
<p>主要指常见的单口 RAM、双口 RAM 和 ROM 等类型的存储器。Verilog 语法中基本的存储单元定义格式如下</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [WORD_WIDTH-<span class="number">1</span>:<span class="number">0</span>] MemoryName [DEPTH-<span class="number">1</span>:<span class="number">0</span>];</span><br></pre></td></tr></table></figure>
<p>举例如定义一个数据位宽为 8 bit，地址为 64 位宽的 RAM 8x64，则可以定义为</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] RAM8x64 [<span class="number">63</span>:<span class="number">0</span>];</span><br></pre></td></tr></table></figure>
<p>在使用时需要注意，<strong>不能直接引用存储器某地址的某比特位值</strong>，而是应该先将存储单元赋值给某个寄存器，然后再对该寄存器的某位进行相关操作。（有点类似于软件编程时先将硬盘数据读入寄存器再进行操作）<br>
课程中提到不推荐使用 Verilog 直接建模 RAM，推荐使用内嵌的 IP 生成器，在 GUI 中配置生成。</p>
<h2 id="流水线设计">流水线设计</h2>
<p>不考虑其他因素的情况下，流水线级数越多，工作效率越高<br>
下图是流水线设计的一个例子<br>
<img src="../../../post-images/Pasted%20image%2020231210222725.jpeg" alt="|500"><br>
左边框图里只使用了一个DFF，逻辑路径上的操作包括 + 和 *，此时他们两个的执行是串行关系。当在其中插入一个 DFF 变成一级流水之后，如右边框图所示，此时虽然第一次计算 Q 在第二个周期才得到计算结果（因为第一次时只能等加法计算完成后才能计算乘），但之后运算时二者都是并行进行处理的。简单理解就是在同一个时刻，乘法器在计算上一个周期的 f 与 d 相乘时，加法器正在计算当前 a 和 b 的加法，之后执行也是如此，因此逻辑路径上的延迟相当于减少了原来的二分之一。</p>
<h2 id="参数化和实例化">参数化和实例化</h2>
<h3 id="参数化">参数化</h3>
<p>如下代码所示，其中 <code>#</code> 之后的延迟其实是<strong>仿真时可见时序的延迟</strong>，在实际综合时只有真实门电路的延迟</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> and_delay = <span class="number">2</span>;</span><br><span class="line"><span class="keyword">parameter</span> xor_delay = <span class="number">4</span>;</span><br><span class="line"><span class="keyword">and</span> #and_delay u1(co, a, b);</span><br><span class="line"><span class="keyword">xor</span> #xor_delay u2(sum, a, b);</span><br></pre></td></tr></table></figure>
<p>这里可以通过 <code>parameter</code>（类似 C 语言中的 <code>define</code>）来实现后续的改写，常用在<strong>位宽修改</strong>上<br>
<code>define</code> 多用在全局的定义上，而 <code>parameter</code> 更多使用在局部定义上</p>
<h2 id="仿真">仿真</h2>
<h3 id="波形文件">波形文件</h3>
<p>常见的波形文件格式主要如下三个：</p>
<ul>
<li><strong>VCD</strong>（Value Change Dump），标准波形文件，所有仿真器都必须支持</li>
<li><strong>fsdb</strong>（Fast Signal DataBase），Verdi 支持</li>
<li><strong>WLF</strong>（Wave Log File），modelsim 产生</li>
</ul>
<p>各家仿真或调试工具支持的波形文件类型，互不通用，但<strong>基本都可以由 VCD 文件转换而来</strong>（其实就是 VCD 文件的压缩版），有的还提供与 VCD 文件的互转换功能）</p>
<p><strong>推荐调试方法</strong>：使用各种仿真器后台完成仿真，生成 fsdb 波形，然后使用 verdi 查看波形与调试（功能非常强大）<br>
VCD 是 VerilogHDL 语言标准的一部分，因此所有的 Verilog 仿真器都能够查看该文件，允许用户在 Verilog 代码中通过系统函数来 dump VCD 文件。并且其包含了信号的变化信息，记录了整个仿真的信息。其优点是可以通过 VCD 文件来估计设计的功耗，这一点其他波形文件不具备。缺点是体积巨大</p>
<p>一般来说需要只抽取需要的信号来生成 VCD 查看，不然文件太大<br>
<img src="../../../post-images/f899244affdd3a270dc74ffa0970ee0e_MD5.jpeg" alt="|500"><br>
这种方法比较常见，也更加轻量级<br>
<img src="../../../post-images/86947e922d0942e3932af27edfc7a41a_MD5.jpeg" alt="|500"><br>
关于实际使用和测试，参考课程中给的链接进行：<a href="https://zhuanlan.zhihu.com/p/148795858">一文学会使用全球第四大数字芯片仿真器iverilog - 知乎 (zhihu.com)</a></p>
<h2 id="q-a">Q &amp; A</h2>
<h3 id="1-为什么在大规模电路设计上-verilog-渐渐力不从心？">1. 为什么在大规模电路设计上 Verilog 渐渐力不从心？</h3>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>Author: </span><span class="post-copyright-info"><a href="http://qiaoxu123.github.io">xqiao</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>Link: </span><span class="post-copyright-info"><a href="http://qiaoxu123.github.io/posts/FPGA/20231210-fpga-learning-notes.html">http://qiaoxu123.github.io/posts/FPGA/20231210-fpga-learning-notes.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/">学习笔记</a><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/VerilogHDL/">VerilogHDL</a></div><div class="post_share"><div class="social-share" data-image="/img/avatar.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/posts/FPGA/20240130-FPGA-Architecture-Overview-for-Software-Engineer.html" title="HLS Learning P0 - FPGA Architecture Overview for Software Engineer"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">Previous</div><div class="prev_info">HLS Learning P0 - FPGA Architecture Overview for Software Engineer</div></div></a></div><div class="next-post pull-right"><a href="/posts/Ceph/20231207-cephfs-metadata-destroy-recovery-test.html" title="CephFS 元数据破坏 &amp; 恢复测试"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">Next</div><div class="next_info">CephFS 元数据破坏 &amp; 恢复测试</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">xqiao</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">56</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">36</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">7</div></a></div><a id="card-info-btn" href="https://github.com/qiaoxu123"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/qiaoxu123" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:george.x.qiao@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>Announcement</span></div><div class="announcement_content">个人的技术小站，随性记录问题或整理学习。文章内容如有疑问请邮件联系，备注关键字博客，会尽力解答，有的时间太长已不再维护，望理解，谢谢！</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Contents</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#main"><span class="toc-text">Main</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A6%82%E8%BF%B0"><span class="toc-text">概述</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%9B%B8%E5%85%B3%E7%9A%84-eda-%E5%B7%A5%E5%85%B7"><span class="toc-text">相关的 EDA 工具</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BC%96%E5%86%99%E6%96%B9%E6%B3%95"><span class="toc-text">编写方法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%AF%B9%E8%B1%A1"><span class="toc-text">电路设计对象</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%89%A7%E8%A1%8C%E9%A1%BA%E5%BA%8F"><span class="toc-text">执行顺序</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%98%E9%87%8F"><span class="toc-text">变量</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%AF%E7%BB%BC%E5%90%88%E6%8F%8F%E8%BF%B0%E5%9B%9B%E4%B8%AA%E5%85%B3%E9%94%AE%E5%AD%97"><span class="toc-text">可综合描述四个关键字</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%94%B5%E8%B7%AF%E7%BB%93%E6%9E%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E6%B3%95"><span class="toc-text">电路结构描述方法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#mux-%E5%A4%9A%E8%B7%AF%E9%80%89%E6%8B%A9%E5%99%A8-%E8%BE%93%E5%87%BA%E7%BB%93%E6%9E%9C%E7%94%B1%E8%BE%93%E5%85%A5%E7%9A%84%E9%80%89%E6%8B%A9%E6%9D%A1%E4%BB%B6%E5%86%B3%E5%AE%9A"><span class="toc-text">MUX – 多路选择器（输出结果由输入的选择条件决定）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A7%A6%E5%8F%91%E5%99%A8%E4%B8%8E%E9%94%81%E5%AD%98%E5%99%A8"><span class="toc-text">触发器与锁存器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91"><span class="toc-text">组合逻辑</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91"><span class="toc-text">时序逻辑</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-text">存储器</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%B5%81%E6%B0%B4%E7%BA%BF%E8%AE%BE%E8%AE%A1"><span class="toc-text">流水线设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E5%8C%96%E5%92%8C%E5%AE%9E%E4%BE%8B%E5%8C%96"><span class="toc-text">参数化和实例化</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E5%8C%96"><span class="toc-text">参数化</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F"><span class="toc-text">仿真</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B3%A2%E5%BD%A2%E6%96%87%E4%BB%B6"><span class="toc-text">波形文件</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#q-a"><span class="toc-text">Q &amp; A</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-%E4%B8%BA%E4%BB%80%E4%B9%88%E5%9C%A8%E5%A4%A7%E8%A7%84%E6%A8%A1%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8A-verilog-%E6%B8%90%E6%B8%90%E5%8A%9B%E4%B8%8D%E4%BB%8E%E5%BF%83%EF%BC%9F"><span class="toc-text">1. 为什么在大规模电路设计上 Verilog 渐渐力不从心？</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/uncategorized/20240208-blog-directory.html" title="博客内容目录">博客内容目录</a><time datetime="2024-02-07T16:00:00.000Z" title="Created 2024-02-08 00:00:00">2024-02-08</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/FPGA/20240207-Write-Efficient-C-Test-Bench-2.html" title="HLS Learning P9 - Write Efficient C Test Bench(2)">HLS Learning P9 - Write Efficient C Test Bench(2)</a><time datetime="2024-02-06T16:00:00.000Z" title="Created 2024-02-07 00:00:00">2024-02-07</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/FPGA/20240207-Write-Efficient-C-Test-Bench-1.html" title="HLS Learning P8 - Write Efficient C Test Bench(1)">HLS Learning P8 - Write Efficient C Test Bench(1)</a><time datetime="2024-02-06T16:00:00.000Z" title="Created 2024-02-07 00:00:00">2024-02-07</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/FPGA/20240206-C++-Basic-Operator.html" title="HLS Learning P7 - C++ Basic Operator">HLS Learning P7 - C++ Basic Operator</a><time datetime="2024-02-05T16:00:00.000Z" title="Created 2024-02-06 00:00:00">2024-02-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/FPGA/20240205-Composite-Data-Type.html" title="HLS Learning P6 - Composite Data Type">HLS Learning P6 - Composite Data Type</a><time datetime="2024-02-04T16:00:00.000Z" title="Created 2024-02-05 00:00:00">2024-02-05</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2024 By xqiao</div><div class="framework-info"><span>Framework </span><a href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="Toggle Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between Single-column and Double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">Search</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  Loading the Database</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="Search for Posts" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>