{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495630500045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495630500045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 14:54:59 2017 " "Processing started: Wed May 24 14:54:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495630500045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495630500045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModularExponentation -c modExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495630500045 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495630500561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.vhd 20 10 " "Found 20 design units, including 10 entities, in source file modexp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlClk-control " "Found design unit 1: controlClk-control" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 modExp-modExp8 " "Found design unit 2: modExp-modExp8" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 modMult-modMult8 " "Found design unit 3: modMult-modMult8" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 modMultCell-modMult " "Found design unit 4: modMultCell-modMult" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fullAdder-add " "Found design unit 5: fullAdder-add" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 367 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_register-shiftRight " "Found design unit 6: shift_register-shiftRight" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dflipflop-flip " "Found design unit 7: dflipflop-flip" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 423 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 dubVec-conditionalDublicate " "Found design unit 8: dubVec-conditionalDublicate" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 446 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 controlBits-control " "Found design unit 9: controlBits-control" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 475 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 directionHandler-handler " "Found design unit 10: directionHandler-handler" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 534 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlClk " "Found entity 1: controlClk" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "2 modExp " "Found entity 2: modExp" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "3 modMult " "Found entity 3: modMult" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "4 modMultCell " "Found entity 4: modMultCell" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdder " "Found entity 5: fullAdder" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_register " "Found entity 6: shift_register" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "7 dflipflop " "Found entity 7: dflipflop" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "8 dubVec " "Found entity 8: dubVec" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "9 controlBits " "Found entity 9: controlBits" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""} { "Info" "ISGN_ENTITY_NAME" "10 directionHandler " "Found entity 10: directionHandler" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495630501389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modExp " "Elaborating entity \"modExp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495630501436 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X modExp.vhd(51) " "VHDL Signal Declaration warning at modExp.vhd(51): used explicit default value for signal \"X\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495630501436 "|modExp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "E modExp.vhd(52) " "VHDL Signal Declaration warning at modExp.vhd(52): used explicit default value for signal \"E\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495630501436 "|modExp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M modExp.vhd(53) " "VHDL Signal Declaration warning at modExp.vhd(53): used explicit default value for signal \"M\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495630501436 "|modExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlClk controlClk:cntlr A:control " "Elaborating entity \"controlClk\" using architecture \"A:control\" for hierarchy \"controlClk:cntlr\"" {  } { { "modExp.vhd" "cntlr" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630501451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlBits controlBits:swt A:control " "Elaborating entity \"controlBits\" using architecture \"A:control\" for hierarchy \"controlBits:swt\"" {  } { { "modExp.vhd" "swt" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630501467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMult modMult:multTop A:modmult8 " "Elaborating entity \"modMult\" using architecture \"A:modmult8\" for hierarchy \"modMult:multTop\"" {  } { { "modExp.vhd" "multTop" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630501826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMultCell modMult:multTop\|modMultCell:stCell A:modmult " "Elaborating entity \"modMultCell\" using architecture \"A:modmult\" for hierarchy \"modMult:multTop\|modMultCell:stCell\"" {  } { { "modExp.vhd" "stCell" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630501842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fullAdder modMult:multTop\|modMultCell:stCell\|fullAdder:add1 A:add " "Elaborating entity \"fullAdder\" using architecture \"A:add\" for hierarchy \"modMult:multTop\|modMultCell:stCell\|fullAdder:add1\"" {  } { { "modExp.vhd" "add1" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 277 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630501873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflipflop modMult:multTop\|modMultCell:stCell\|dflipflop:flipS A:flip " "Elaborating entity \"dflipflop\" using architecture \"A:flip\" for hierarchy \"modMult:multTop\|modMultCell:stCell\|dflipflop:flipS\"" {  } { { "modExp.vhd" "flipS" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 314 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630501889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "directionHandler directionHandler:dirH A:handler " "Elaborating entity \"directionHandler\" using architecture \"A:handler\" for hierarchy \"directionHandler:dirH\"" {  } { { "modExp.vhd" "dirH" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630501998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register shift_register:z0shift A:shiftright " "Elaborating entity \"shift_register\" using architecture \"A:shiftright\" for hierarchy \"shift_register:z0shift\"" {  } { { "modExp.vhd" "z0shift" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630502014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dubVec dubVec:dubZ A:conditionaldublicate " "Elaborating entity \"dubVec\" using architecture \"A:conditionaldublicate\" for hierarchy \"dubVec:dubZ\"" {  } { { "modExp.vhd" "dubZ" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630502029 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk modExp.vhd(452) " "VHDL Process Statement warning at modExp.vhd(452): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495630502029 "|modExp|dubVec:dubZ"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1495630502498 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1495630502670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495630503076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495630503076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495630503545 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495630503545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495630503545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495630503545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495630503592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 14:55:03 2017 " "Processing ended: Wed May 24 14:55:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495630503592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495630503592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495630503592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495630503592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495630504764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495630504764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 14:55:04 2017 " "Processing started: Wed May 24 14:55:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495630504764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495630504764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495630504764 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495630504905 ""}
{ "Info" "0" "" "Project  = ModularExponentation" {  } {  } 0 0 "Project  = ModularExponentation" 0 0 "Fitter" 0 0 1495630504905 ""}
{ "Info" "0" "" "Revision = modExp" {  } {  } 0 0 "Revision = modExp" 0 0 "Fitter" 0 0 1495630504905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1495630505045 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "modExp EP2C35F484C6 " "Selected device EP2C35F484C6 for design \"modExp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495630505061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495630505092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495630505092 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495630505998 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1495630505998 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495630506826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495630506826 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495630506826 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495630506826 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495630506826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495630506826 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495630506826 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495630506826 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[0\] " "Pin RES\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[0] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[1\] " "Pin RES\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[1] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[2\] " "Pin RES\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[2] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[3\] " "Pin RES\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[3] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[4\] " "Pin RES\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[4] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[5\] " "Pin RES\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[5] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[6\] " "Pin RES\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[6] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RES\[7\] " "Pin RES\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RES[7] } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 45 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RES[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Pin done not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { done } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 46 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 41 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495630506936 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1495630506936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "modExp.sdc " "Synopsys Design Constraints File file not found: 'modExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495630507170 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495630507170 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495630507170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[7\]~reg0 " "Destination node controlClk:cntlr\|i\[7\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[7]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[8\]~reg0 " "Destination node controlClk:cntlr\|i\[8\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[8]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[9\]~reg0 " "Destination node controlClk:cntlr\|i\[9\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[9]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[10\]~reg0 " "Destination node controlClk:cntlr\|i\[10\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[10]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[11\]~reg0 " "Destination node controlClk:cntlr\|i\[11\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[11]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[12\]~reg0 " "Destination node controlClk:cntlr\|i\[12\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[12]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[13\]~reg0 " "Destination node controlClk:cntlr\|i\[13\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[13]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[14\]~reg0 " "Destination node controlClk:cntlr\|i\[14\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[14]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[15\]~reg0 " "Destination node controlClk:cntlr\|i\[15\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[15]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlClk:cntlr\|i\[16\]~reg0 " "Destination node controlClk:cntlr\|i\[16\]~reg0" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 25 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|i[16]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1495630507217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495630507217 ""}  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 41 0 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495630507217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlClk:cntlr\|CLKf  " "Automatically promoted node controlClk:cntlr\|CLKf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495630507217 ""}  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 7 -1 0 } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controlClk:cntlr|CLKf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495630507217 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495630507358 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495630507358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495630507358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495630507358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495630507373 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495630507373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495630507373 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495630507373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495630507373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495630507373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495630507373 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 0 9 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1495630507451 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1495630507451 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1495630507451 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 45 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495630507451 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1495630507451 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1495630507451 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495630507451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495630509014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495630509139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495630509139 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495630509998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495630509998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495630510076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } { { "loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23"} 0 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495630511139 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495630511139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495630511389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495630511389 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495630511389 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495630511405 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495630511405 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[0\] 0 " "Pin \"RES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[1\] 0 " "Pin \"RES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[2\] 0 " "Pin \"RES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[3\] 0 " "Pin \"RES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[4\] 0 " "Pin \"RES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[5\] 0 " "Pin \"RES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[6\] 0 " "Pin \"RES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[7\] 0 " "Pin \"RES\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495630511405 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495630511405 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495630511514 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495630511530 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495630511655 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495630511983 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495630512076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/output_files/modExp.fit.smsg " "Generated suppressed messages file C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/output_files/modExp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495630512186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495630512436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 14:55:12 2017 " "Processing ended: Wed May 24 14:55:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495630512436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495630512436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495630512436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495630512436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495630513842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495630513858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 14:55:13 2017 " "Processing started: Wed May 24 14:55:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495630513858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495630513858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495630513858 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495630515217 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495630515264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495630515967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 14:55:15 2017 " "Processing ended: Wed May 24 14:55:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495630515967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495630515967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495630515967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495630515967 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495630516670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495630517514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495630517514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 14:55:17 2017 " "Processing started: Wed May 24 14:55:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495630517514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495630517514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ModularExponentation -c modExp " "Command: quartus_sta ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495630517514 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495630517647 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495630518100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495630518131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495630518131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "modExp.sdc " "Synopsys Design Constraints File file not found: 'modExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495630518241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495630518241 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518256 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518256 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495630518256 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1495630518256 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495630518272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.438 " "Worst-case setup slack is -3.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.438      -144.742 CLK  " "   -3.438      -144.742 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.552 " "Worst-case hold slack is -2.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.552        -4.518 CLK  " "   -2.552        -4.518 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495630518287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495630518303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495630518303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -101.380 CLK  " "   -1.380      -101.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495630518303 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495630518366 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1495630518366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495630518381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.351 " "Worst-case setup slack is -1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351       -36.097 CLK  " "   -1.351       -36.097 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495630518381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.403 " "Worst-case hold slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403        -2.203 CLK  " "   -1.403        -2.203 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495630518397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495630518397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495630518412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -101.380 CLK  " "   -1.380      -101.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495630518412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495630518412 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495630518475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495630518522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495630518522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495630518616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 14:55:18 2017 " "Processing ended: Wed May 24 14:55:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495630518616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495630518616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495630518616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495630518616 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495630519272 ""}
