Generated by: lqns, version 5.11
Copyright the Real-Time and Distributed Systems Group,
Department of Systems and Computer Engineering
Carleton University, Ottawa, Ontario, Canada. K1S 5B6

Invoked as: lqns --pragma=mva=schweitzer --pragma=multiserver=rolia --pragma=interlocking=none --output=/media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A8_case05/random_22_hem/delay.out /media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A8_case05/random_22_hem/delay.lqn
Input:  /media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A8_case05/random_22_hem/delay.lqn
Sun Nov  4 02:27:49 2018


Convergence test value: 5.3297e-05
Number of iterations:   9

Pragmas:
    interlocking=none
    multiserver=rolia
    mva=schweitzer

Solver: computer1 Linux 4.13.0-32-generic
    User:        0:00:00.06
    System:      0:00:00.00
    Elapsed:     0:00:00.06
    MaxRSS:     7528

    Submodels:  6
    MVA Core():           54
    MVA Step():          285
    MVA Wait():    1.098e+06

Processor identifiers and scheduling algorithms:

Processor Name  Type    Copies  Scheduling Rate
c0              Inf       1     DELAY
delayP          Inf       1     DELAY
RX1330M3_5_1411 Uni       1     PS 1.22666
RX1330M3_5_1412 Uni       1     PS 1.22666
RX1330M3_5_1413 Uni       1     PS 1.22666
RX1330M3_5_1414 Uni       1     PS 1.22666
NF5280M4_6_1415 Mult(4)   1     PS 0.676643
NF5280M4_6_1416 Mult(2)   1     PS 0.676643
NF5280M4_6_1417 Mult(2)   1     PS 0.676643
NF5280M4_6_1418 Mult(3)   1     PS 0.676643
NF5280M4_6_1419 Mult(2)   1     PS 0.676643
NF5280M4_6_1420 Mult(3)   1     PS 0.676643
NF5280M4_6_1421 Mult(2)   1     PS 0.676643
NF5280M4_6_1422 Mult(3)   1     PS 0.676643
NF5280M4_6_1423 Mult(4)   1     PS 0.676643
NF5280M4_6_1424 Uni       1     PS 0.676643
NF5280M4_6_1425 Mult(2)   1     PS 0.676643
NF5280M4_6_1426 Mult(2)   1     PS 0.676643
NF5280M4_6_1427 Mult(2)   1     PS 0.676643
NF5280M4_6_1428 Mult(2)   1     PS 0.676643
NF5280M4_6_1429 Uni       1     PS 0.676643
NF5280M4_6_1430 Uni       1     PS 0.676643
NF5280M4_6_1431 Uni       1     PS 0.676643
NF5280M4_6_1432 Mult(4)   1     PS 0.676643
NF5280M4_6_1433 Mult(3)   1     PS 0.676643
NF5280M4_6_1434 Mult(2)   1     PS 0.676643
NF5280M4_6_1435 Mult(3)   1     PS 0.676643
NF5280M4_6_1436 Mult(3)   1     PS 0.676643
NF5280M4_6_1437 Mult(2)   1     PS 0.676643
NF5280M4_6_1438 Mult(3)   1     PS 0.676643
NF5280M4_6_1439 Mult(3)   1     PS 0.676643
NF5280M4_6_1440 Mult(4)   1     PS 0.676643


Task information:

Task Name       Type    Copies  Processor Name  Pri Entry List
c0              Ref(137)  1     c0                 c0              
t3_4            Mult(137) 1     RX1330M3_5_1411    t3_4            
t7_7            Mult(137) 1     RX1330M3_5_1412    t7_7            
t6_3            Mult(137) 1     RX1330M3_5_1413    t6_3            
t7_6            Mult(137) 1     RX1330M3_5_1414    t7_6            
t5_4            Mult(137) 1     NF5280M4_6_1415    t5_4            
t7_9            Mult(137) 1     NF5280M4_6_1416    t7_9            
t7_4            Mult(137) 1     NF5280M4_6_1417    t7_4            
t1_4            Mult(137) 1     NF5280M4_6_1418    t1_4            
t7_3            Mult(137) 1     NF5280M4_6_1419    t7_3            
t1_2            Mult(137) 1     NF5280M4_6_1420    t1_2            
t7_1            Mult(137) 1     NF5280M4_6_1421    t7_1            
t1_1            Mult(137) 1     NF5280M4_6_1422    t1_1            
t5_2            Mult(137) 1     NF5280M4_6_1423    t5_2            
t6_2            Mult(137) 1     NF5280M4_6_1424    t6_2            
t3_3            Mult(137) 1     NF5280M4_6_1425    t3_3            
t7_2            Mult(137) 1     NF5280M4_6_1426    t7_2            
t3_2            Mult(137) 1     NF5280M4_6_1427    t3_2            
t7_5            Mult(137) 1     NF5280M4_6_1428    t7_5            
t4_2            Mult(137) 1     NF5280M4_6_1429    t4_2            
t6_1            Mult(137) 1     NF5280M4_6_1430    t6_1            
t2              Mult(137) 1     NF5280M4_6_1431    t2              
t5_1            Mult(137) 1     NF5280M4_6_1432    t5_1            
t4_1            Mult(137) 1     NF5280M4_6_1433    t4_1            
t3_1            Mult(137) 1     NF5280M4_6_1434    t3_1            
t0_1            Mult(137) 1     NF5280M4_6_1435    t0_1            
t4_3            Mult(137) 1     NF5280M4_6_1436    t4_3            
t7_8            Mult(137) 1     NF5280M4_6_1437    t7_8            
t0_2            Mult(137) 1     NF5280M4_6_1438    t0_2            
t1_3            Mult(137) 1     NF5280M4_6_1439    t1_3            
t5_3            Mult(137) 1     NF5280M4_6_1440    t5_3            
delay_t5_2_t6_3 Inf       1     delayP             delay_t5_2_t6_3 
delay_t5_4_t6_3 Inf       1     delayP             delay_t5_4_t6_3 
delay_t4_1_t7_6 Inf       1     delayP             delay_t4_1_t7_6 
delay_c0_t3_2   Inf       1     delayP             delay_c0_t3_2   
delay_c0_t3_4   Inf       1     delayP             delay_c0_t3_4   
delay_c0_t0_2   Inf       1     delayP             delay_c0_t0_2   
delay_c0_t6_3   Inf       1     delayP             delay_c0_t6_3   
delay_c0_t1_1   Inf       1     delayP             delay_c0_t1_1   
delay_t4_3_t7_7 Inf       1     delayP             delay_t4_3_t7_7 
delay_c0_t3_1   Inf       1     delayP             delay_c0_t3_1   
delay_t4_2_t7_6 Inf       1     delayP             delay_t4_2_t7_6 
delay_c0_t6_2   Inf       1     delayP             delay_c0_t6_2   
delay_c0_t1_4   Inf       1     delayP             delay_c0_t1_4   
delay_t5_3_t6_3 Inf       1     delayP             delay_t5_3_t6_3 
delay_c0_t2     Inf       1     delayP             delay_c0_t2     
delay_t5_1_t6_3 Inf       1     delayP             delay_t5_1_t6_3 
delay_c0_t1_3   Inf       1     delayP             delay_c0_t1_3   
delay_c0_t0_1   Inf       1     delayP             delay_c0_t0_1   
delay_t4_3_t7_6 Inf       1     delayP             delay_t4_3_t7_6 
delay_c0_t3_3   Inf       1     delayP             delay_c0_t3_3   
delay_t4_2_t7_7 Inf       1     delayP             delay_t4_2_t7_7 
delay_t4_1_t7_7 Inf       1     delayP             delay_t4_1_t7_7 
delay_c0_t6_1   Inf       1     delayP             delay_c0_t6_1   
delay_c0_t1_2   Inf       1     delayP             delay_c0_t1_2   


Entry execution demands:

Task Name       Entry Name      Phase 1     
c0              c0              0           
t3_4            t3_4            0.704655    
t7_7            t7_7            0.82619     
t6_3            t6_3            0.394059    
t7_6            t7_6            0.82619     
t5_4            t5_4            1.63151     
t7_9            t7_9            0.82619     
t7_4            t7_4            0.82619     
t1_4            t1_4            1.43495     
t7_3            t7_3            0.82619     
t1_2            t1_2            1.43495     
t7_1            t7_1            0.82619     
t1_1            t1_1            1.43495     
t5_2            t5_2            1.63151     
t6_2            t6_2            0.394059    
t3_3            t3_3            0.704655    
t7_2            t7_2            0.82619     
t3_2            t3_2            0.704655    
t7_5            t7_5            0.82619     
t4_2            t4_2            0.429555    
t6_1            t6_1            0.394059    
t2              t2              0.309224    
t5_1            t5_1            1.63151     
t4_1            t4_1            0.429555    
t3_1            t3_1            0.704655    
t0_1            t0_1            0.88254     
t4_3            t4_3            0.429555    
t7_8            t7_8            0.82619     
t0_2            t0_2            0.88254     
t1_3            t1_3            1.43495     
t5_3            t5_3            1.63151     
delay_t5_2_t6_3 delay_t5_2_t6_3 150         
delay_t5_4_t6_3 delay_t5_4_t6_3 150         
delay_t4_1_t7_6 delay_t4_1_t7_6 150         
delay_c0_t3_2   delay_c0_t3_2   250         
delay_c0_t3_4   delay_c0_t3_4   100         
delay_c0_t0_2   delay_c0_t0_2   250         
delay_c0_t6_3   delay_c0_t6_3   100         
delay_c0_t1_1   delay_c0_t1_1   250         
delay_t4_3_t7_7 delay_t4_3_t7_7 150         
delay_c0_t3_1   delay_c0_t3_1   250         
delay_t4_2_t7_6 delay_t4_2_t7_6 150         
delay_c0_t6_2   delay_c0_t6_2   250         
delay_c0_t1_4   delay_c0_t1_4   250         
delay_t5_3_t6_3 delay_t5_3_t6_3 150         
delay_c0_t2     delay_c0_t2     250         
delay_t5_1_t6_3 delay_t5_1_t6_3 150         
delay_c0_t1_3   delay_c0_t1_3   250         
delay_c0_t0_1   delay_c0_t0_1   250         
delay_t4_3_t7_6 delay_t4_3_t7_6 150         
delay_c0_t3_3   delay_c0_t3_3   250         
delay_t4_2_t7_7 delay_t4_2_t7_7 150         
delay_t4_1_t7_7 delay_t4_1_t7_7 150         
delay_c0_t6_1   delay_c0_t6_1   250         
delay_c0_t1_2   delay_c0_t1_2   250         


Mean number of rendezvous from entry to entry:

Task Name       Source Entry    Target Entry    Phase 1     
c0              c0              delay_c0_t3_2   0.852065    
                c0              delay_c0_t3_4   0.852065    
                c0              delay_c0_t0_2   0.419291    
                c0              delay_c0_t6_3   1.32475     
                c0              delay_c0_t1_1   0.349517    
                c0              delay_c0_t3_1   0.852065    
                c0              delay_c0_t6_2   1.32475     
                c0              delay_c0_t1_4   0.349517    
                c0              delay_c0_t2     1.28505     
                c0              delay_c0_t1_3   0.349517    
                c0              delay_c0_t0_1   0.419291    
                c0              delay_c0_t3_3   0.852065    
                c0              delay_c0_t6_1   1.32475     
                c0              delay_c0_t1_2   0.349517    
t5_4            t5_4            t6_2            0.176027    
                t5_4            t6_1            0.176027    
                t5_4            delay_t5_4_t6_3 0.176027    
t5_2            t5_2            t6_2            0.176027    
                t5_2            t6_1            0.176027    
                t5_2            delay_t5_2_t6_3 0.176027    
t4_2            t4_2            t7_9            0.229272    
                t4_2            t7_4            0.229272    
                t4_2            t7_3            0.229272    
                t4_2            t7_1            0.229272    
                t4_2            t7_2            0.229272    
                t4_2            t7_5            0.229272    
                t4_2            t7_8            0.229272    
                t4_2            delay_t4_2_t7_6 0.229272    
                t4_2            delay_t4_2_t7_7 0.229272    
t5_1            t5_1            t6_2            0.176027    
                t5_1            t6_1            0.176027    
                t5_1            delay_t5_1_t6_3 0.176027    
t4_1            t4_1            t7_9            0.229272    
                t4_1            t7_4            0.229272    
                t4_1            t7_3            0.229272    
                t4_1            t7_1            0.229272    
                t4_1            t7_2            0.229272    
                t4_1            t7_5            0.229272    
                t4_1            t7_8            0.229272    
                t4_1            delay_t4_1_t7_6 0.229272    
                t4_1            delay_t4_1_t7_7 0.229272    
t0_1            t0_1            t5_4            0.355478    
                t0_1            t5_2            0.355478    
                t0_1            t4_2            1.22113     
                t0_1            t5_1            0.355478    
                t0_1            t4_1            1.22113     
                t0_1            t4_3            1.22113     
                t0_1            t5_3            0.355478    
t4_3            t4_3            t7_9            0.229272    
                t4_3            t7_4            0.229272    
                t4_3            t7_3            0.229272    
                t4_3            t7_1            0.229272    
                t4_3            t7_2            0.229272    
                t4_3            t7_5            0.229272    
                t4_3            t7_8            0.229272    
                t4_3            delay_t4_3_t7_7 0.229272    
                t4_3            delay_t4_3_t7_6 0.229272    
t0_2            t0_2            t5_4            0.355478    
                t0_2            t5_2            0.355478    
                t0_2            t4_2            1.22113     
                t0_2            t5_1            0.355478    
                t0_2            t4_1            1.22113     
                t0_2            t4_3            1.22113     
                t0_2            t5_3            0.355478    
t5_3            t5_3            t6_2            0.176027    
                t5_3            t6_1            0.176027    
                t5_3            delay_t5_3_t6_3 0.176027    
delay_t5_2_t6_3 delay_t5_2_t6_3 t6_3            1           
delay_t5_4_t6_3 delay_t5_4_t6_3 t6_3            1           
delay_t4_1_t7_6 delay_t4_1_t7_6 t7_6            1           
delay_c0_t3_2   delay_c0_t3_2   t3_2            1           
delay_c0_t3_4   delay_c0_t3_4   t3_4            1           
delay_c0_t0_2   delay_c0_t0_2   t0_2            1           
delay_c0_t6_3   delay_c0_t6_3   t6_3            1           
delay_c0_t1_1   delay_c0_t1_1   t1_1            1           
delay_t4_3_t7_7 delay_t4_3_t7_7 t7_7            1           
delay_c0_t3_1   delay_c0_t3_1   t3_1            1           
delay_t4_2_t7_6 delay_t4_2_t7_6 t7_6            1           
delay_c0_t6_2   delay_c0_t6_2   t6_2            1           
delay_c0_t1_4   delay_c0_t1_4   t1_4            1           
delay_t5_3_t6_3 delay_t5_3_t6_3 t6_3            1           
delay_c0_t2     delay_c0_t2     t2              1           
delay_t5_1_t6_3 delay_t5_1_t6_3 t6_3            1           
delay_c0_t1_3   delay_c0_t1_3   t1_3            1           
delay_c0_t0_1   delay_c0_t0_1   t0_1            1           
delay_t4_3_t7_6 delay_t4_3_t7_6 t7_6            1           
delay_c0_t3_3   delay_c0_t3_3   t3_3            1           
delay_t4_2_t7_7 delay_t4_2_t7_7 t7_7            1           
delay_t4_1_t7_7 delay_t4_1_t7_7 t7_7            1           
delay_c0_t6_1   delay_c0_t6_1   t6_1            1           
delay_c0_t1_2   delay_c0_t1_2   t1_2            1           


Phase type flags:
All phases are stochastic.


Squared coefficient of variation of execution segments:
All executable segments are exponential.


Open arrival rates per entry:
All open arrival rates are 0.


Type 1 throughput bounds: 

Task Name       Entry Name      Throughput  
c0              c0              0.0514228   
t3_4            t3_4            238.489     
t7_7            t7_7            203.407     
t6_3            t6_3            426.466     
t7_6            t7_6            203.407     
t5_4            t5_4            4.71167     
t7_9            t7_9            112.202     
t7_4            t7_4            112.202     
t1_4            t1_4            64.6016     
t7_3            t7_3            112.202     
t1_2            t1_2            64.6016     
t7_1            t7_1            112.202     
t1_1            t1_1            64.6016     
t5_2            t5_2            4.71167     
t6_2            t6_2            235.244     
t3_3            t3_3            131.554     
t7_2            t7_2            112.202     
t3_2            t3_2            131.554     
t7_5            t7_5            112.202     
t4_2            t4_2            1.91114     
t6_1            t6_1            235.244     
t2              t2              299.783     
t5_1            t5_1            4.71167     
t4_1            t4_1            1.91114     
t3_1            t3_1            131.554     
t0_1            t0_1            0.448801    
t4_3            t4_3            1.91114     
t7_8            t7_8            112.202     
t0_2            t0_2            0.448801    
t1_3            t1_3            64.6016     
t5_3            t5_3            4.71167     
delay_t5_2_t6_3 delay_t5_2_t6_3 0.00665242  
delay_t5_4_t6_3 delay_t5_4_t6_3 0.00665242  
delay_t4_1_t7_6 delay_t4_1_t7_6 0.00663687  
delay_c0_t3_2   delay_c0_t3_2   0.00398341  
delay_c0_t3_4   delay_c0_t3_4   0.00994288  
delay_c0_t0_2   delay_c0_t0_2   0.00180096  
delay_c0_t6_3   delay_c0_t6_3   0.00996798  
delay_c0_t1_1   delay_c0_t1_1   0.00396635  
delay_t4_3_t7_7 delay_t4_3_t7_7 0.00663687  
delay_c0_t3_1   delay_c0_t3_1   0.00398341  
delay_t4_2_t7_6 delay_t4_2_t7_6 0.00663687  
delay_c0_t6_2   delay_c0_t6_2   0.0039907   
delay_c0_t1_4   delay_c0_t1_4   0.00396635  
delay_t5_3_t6_3 delay_t5_3_t6_3 0.00665242  
delay_c0_t2     delay_c0_t2     0.0039927   
delay_t5_1_t6_3 delay_t5_1_t6_3 0.00665242  
delay_c0_t1_3   delay_c0_t1_3   0.00396635  
delay_c0_t0_1   delay_c0_t0_1   0.00180096  
delay_t4_3_t7_6 delay_t4_3_t7_6 0.00663687  
delay_c0_t3_3   delay_c0_t3_3   0.00398341  
delay_t4_2_t7_7 delay_t4_2_t7_7 0.00663687  
delay_t4_1_t7_7 delay_t4_1_t7_7 0.00663687  
delay_c0_t6_1   delay_c0_t6_1   0.0039907   
delay_c0_t1_2   delay_c0_t1_2   0.00396635  


Mean delay for a rendezvous:

Task Name       Source Entry    Target Entry    Phase 1     
c0              c0              delay_c0_t3_2   3.80636e-07 
                c0              delay_c0_t3_4   0           
                c0              delay_c0_t0_2   0.000988987 
                c0              delay_c0_t6_3   0           
                c0              delay_c0_t1_1   7.53062e-07 
                c0              delay_c0_t3_1   3.80636e-07 
                c0              delay_c0_t6_2   0           
                c0              delay_c0_t1_4   7.53062e-07 
                c0              delay_c0_t2     0           
                c0              delay_c0_t1_3   7.53062e-07 
                c0              delay_c0_t0_1   0.000988987 
                c0              delay_c0_t3_3   3.80636e-07 
                c0              delay_c0_t6_1   0           
                c0              delay_c0_t1_2   7.53062e-07 
t5_4            t5_4            t6_2            0           
                t5_4            t6_1            0           
                t5_4            delay_t5_4_t6_3 0           
t5_2            t5_2            t6_2            0           
                t5_2            t6_1            0           
                t5_2            delay_t5_2_t6_3 0           
t4_2            t4_2            t7_9            0           
                t4_2            t7_4            0           
                t4_2            t7_3            0           
                t4_2            t7_1            0           
                t4_2            t7_2            0           
                t4_2            t7_5            0           
                t4_2            t7_8            0           
                t4_2            delay_t4_2_t7_6 0           
                t4_2            delay_t4_2_t7_7 0           
t5_1            t5_1            t6_2            0           
                t5_1            t6_1            0           
                t5_1            delay_t5_1_t6_3 0           
t4_1            t4_1            t7_9            0           
                t4_1            t7_4            0           
                t4_1            t7_3            0           
                t4_1            t7_1            0           
                t4_1            t7_2            0           
                t4_1            t7_5            0           
                t4_1            t7_8            0           
                t4_1            delay_t4_1_t7_6 0           
                t4_1            delay_t4_1_t7_7 0           
t0_1            t0_1            t5_4            0           
                t0_1            t5_2            0           
                t0_1            t4_2            0           
                t0_1            t5_1            0           
                t0_1            t4_1            0           
                t0_1            t4_3            0           
                t0_1            t5_3            0           
t4_3            t4_3            t7_9            0           
                t4_3            t7_4            0           
                t4_3            t7_3            0           
                t4_3            t7_1            0           
                t4_3            t7_2            0           
                t4_3            t7_5            0           
                t4_3            t7_8            0           
                t4_3            delay_t4_3_t7_7 0           
                t4_3            delay_t4_3_t7_6 0           
t0_2            t0_2            t5_4            0           
                t0_2            t5_2            0           
                t0_2            t4_2            0           
                t0_2            t5_1            0           
                t0_2            t4_1            0           
                t0_2            t4_3            0           
                t0_2            t5_3            0           
t5_3            t5_3            t6_2            0           
                t5_3            t6_1            0           
                t5_3            delay_t5_3_t6_3 0           
delay_t5_2_t6_3 delay_t5_2_t6_3 t6_3            0           
delay_t5_4_t6_3 delay_t5_4_t6_3 t6_3            0           
delay_t4_1_t7_6 delay_t4_1_t7_6 t7_6            0           
delay_c0_t3_2   delay_c0_t3_2   t3_2            0           
delay_c0_t3_4   delay_c0_t3_4   t3_4            0           
delay_c0_t0_2   delay_c0_t0_2   t0_2            0           
delay_c0_t6_3   delay_c0_t6_3   t6_3            0           
delay_c0_t1_1   delay_c0_t1_1   t1_1            0           
delay_t4_3_t7_7 delay_t4_3_t7_7 t7_7            0           
delay_c0_t3_1   delay_c0_t3_1   t3_1            0           
delay_t4_2_t7_6 delay_t4_2_t7_6 t7_6            0           
delay_c0_t6_2   delay_c0_t6_2   t6_2            0           
delay_c0_t1_4   delay_c0_t1_4   t1_4            0           
delay_t5_3_t6_3 delay_t5_3_t6_3 t6_3            0           
delay_c0_t2     delay_c0_t2     t2              0           
delay_t5_1_t6_3 delay_t5_1_t6_3 t6_3            0           
delay_c0_t1_3   delay_c0_t1_3   t1_3            0           
delay_c0_t0_1   delay_c0_t0_1   t0_1            0           
delay_t4_3_t7_6 delay_t4_3_t7_6 t7_6            0           
delay_c0_t3_3   delay_c0_t3_3   t3_3            0           
delay_t4_2_t7_7 delay_t4_2_t7_7 t7_7            0           
delay_t4_1_t7_7 delay_t4_1_t7_7 t7_7            0           
delay_c0_t6_1   delay_c0_t6_1   t6_1            0           
delay_c0_t1_2   delay_c0_t1_2   t1_2            0           


Service times:

Task Name       Entry Name      Phase 1     
c0              c0              2662.01     
t3_4            t3_4            0.589182    
t7_7            t7_7            0.690255    
t6_3            t6_3            0.329545    
t7_6            t7_6            0.690255    
t5_4            t5_4            28.758      
t7_9            t7_9            1.18288     
t7_4            t7_4            1.18288     
t1_4            t1_4            2.11655     
t7_3            t7_3            1.18288     
t1_2            t1_2            2.11655     
t7_1            t7_1            1.18288     
t1_1            t1_1            2.11655     
t5_2            t5_2            28.758      
t6_2            t6_2            0.610237    
t3_3            t3_3            1.03939     
t7_2            t7_2            1.18288     
t3_2            t3_2            1.03939     
t7_5            t7_5            1.18288     
t4_2            t4_2            71.406      
t6_1            t6_1            0.610237    
t2              t2              0.471133    
t5_1            t5_1            28.758      
t4_1            t4_1            71.3049     
t3_1            t3_1            1.03939     
t0_1            t0_1            302.943     
t4_3            t4_3            71.3049     
t7_8            t7_8            1.18288     
t0_2            t0_2            302.943     
t1_3            t1_3            2.11655     
t5_3            t5_3            28.758      
delay_t5_2_t6_3 delay_t5_2_t6_3 150.319     
delay_t5_4_t6_3 delay_t5_4_t6_3 150.319     
delay_t4_1_t7_6 delay_t4_1_t7_6 150.669     
delay_c0_t3_2   delay_c0_t3_2   251.039     
delay_c0_t3_4   delay_c0_t3_4   100.589     
delay_c0_t0_2   delay_c0_t0_2   552.795     
delay_c0_t6_3   delay_c0_t6_3   100.319     
delay_c0_t1_1   delay_c0_t1_1   252.116     
delay_t4_3_t7_7 delay_t4_3_t7_7 150.669     
delay_c0_t3_1   delay_c0_t3_1   251.039     
delay_t4_2_t7_6 delay_t4_2_t7_6 150.669     
delay_c0_t6_2   delay_c0_t6_2   250.534     
delay_c0_t1_4   delay_c0_t1_4   252.116     
delay_t5_3_t6_3 delay_t5_3_t6_3 150.319     
delay_c0_t2     delay_c0_t2     250.471     
delay_t5_1_t6_3 delay_t5_1_t6_3 150.319     
delay_c0_t1_3   delay_c0_t1_3   252.116     
delay_c0_t0_1   delay_c0_t0_1   552.795     
delay_t4_3_t7_6 delay_t4_3_t7_6 150.669     
delay_c0_t3_3   delay_c0_t3_3   251.039     
delay_t4_2_t7_7 delay_t4_2_t7_7 150.669     
delay_t4_1_t7_7 delay_t4_1_t7_7 150.669     
delay_c0_t6_1   delay_c0_t6_1   250.534     
delay_c0_t1_2   delay_c0_t1_2   252.116     


Service time variance (per phase)
and squared coefficient of variation (over all phases):

Task Name       Entry Name      Phase 1     coeff of var **2
c0              c0              2.36975e+06 0.334414    
t3_4            t3_4            0.330209    0.951238    
t7_7            t7_7            0.453918    0.952703    
t6_3            t6_3            0.103267    0.950896    
t7_6            t7_6            0.453918    0.952703    
t5_4            t5_4            8746.9      10.5764     
t7_9            t7_9            1.49087     1.06552     
t7_4            t7_4            1.49087     1.06552     
t1_4            t1_4            4.49733     1.00392     
t7_3            t7_3            1.49087     1.06552     
t1_2            t1_2            4.49733     1.00392     
t7_1            t7_1            1.49087     1.06552     
t1_1            t1_1            4.49733     1.00392     
t5_2            t5_2            8746.9      10.5764     
t6_2            t6_2            0.339935    0.912849    
t3_3            t3_3            1.08451     1.00387     
t7_2            t7_2            1.49087     1.06552     
t3_2            t3_2            1.08451     1.00387     
t7_5            t7_5            1.49087     1.06552     
t4_2            t4_2            23247.9     4.55947     
t6_1            t6_1            0.339935    0.912849    
t2              t2              0.209046    0.941795    
t5_1            t5_1            8746.9      10.5764     
t4_1            t4_1            23242.2     4.57128     
t3_1            t3_1            1.08451     1.00387     
t0_1            t0_1            140698      1.53308     
t4_3            t4_3            23242.2     4.57128     
t7_8            t7_8            1.49087     1.06552     
t0_2            t0_2            140698      1.53308     
t1_3            t1_3            4.49733     1.00392     
t5_3            t5_3            8746.9      10.5764     
delay_t5_2_t6_3 delay_t5_2_t6_3 22596.1     1.00001     
delay_t5_4_t6_3 delay_t5_4_t6_3 22596.1     1.00001     
delay_t4_1_t7_6 delay_t4_1_t7_6 22702       1.00004     
delay_c0_t3_2   delay_c0_t3_2   63022.7     1.00003     
delay_c0_t3_4   delay_c0_t3_4   10118.8     1.00007     
delay_c0_t0_2   delay_c0_t0_2   537965      1.76046     
delay_c0_t6_3   delay_c0_t6_3   10064.2     1.00002     
delay_c0_t1_1   delay_c0_t1_1   63571.2     1.00014     
delay_t4_3_t7_7 delay_t4_3_t7_7 22702       1.00004     
delay_c0_t3_1   delay_c0_t3_1   63022.7     1.00003     
delay_t4_2_t7_6 delay_t4_2_t7_6 22702       1.00004     
delay_c0_t6_2   delay_c0_t6_2   62767.9     1.00001     
delay_c0_t1_4   delay_c0_t1_4   63571.2     1.00014     
delay_t5_3_t6_3 delay_t5_3_t6_3 22596.1     1.00001     
delay_c0_t2     delay_c0_t2     62736.1     1.00001     
delay_t5_1_t6_3 delay_t5_1_t6_3 22596.1     1.00001     
delay_c0_t1_3   delay_c0_t1_3   63571.2     1.00014     
delay_c0_t0_1   delay_c0_t0_1   537965      1.76046     
delay_t4_3_t7_6 delay_t4_3_t7_6 22702       1.00004     
delay_c0_t3_3   delay_c0_t3_3   63022.7     1.00003     
delay_t4_2_t7_7 delay_t4_2_t7_7 22702       1.00004     
delay_t4_1_t7_7 delay_t4_1_t7_7 22702       1.00004     
delay_c0_t6_1   delay_c0_t6_1   62767.9     1.00001     
delay_c0_t1_2   delay_c0_t1_2   63571.2     1.00014     


Throughputs and utilizations per phase:

Task Name       Entry Name      Throughput  Phase 1     Total       
c0              c0              0.0514649   137         137
t3_4            t3_4            0.0438515   0.0258365   0.0258365
t7_7            t7_7            0.0362485   0.0250207   0.0250207
t6_3            t6_3            0.0789801   0.0260275   0.0260275
t7_6            t7_6            0.0362485   0.0250207   0.0250207
t5_4            t5_4            0.0153416   0.441192    0.441192
t7_9            t7_9            0.0362485   0.0428776   0.0428776
t7_4            t7_4            0.0362485   0.0428776   0.0428776
t1_4            t1_4            0.0179879   0.0380722   0.0380722
t7_3            t7_3            0.0362485   0.0428776   0.0428776
t1_2            t1_2            0.0179879   0.0380722   0.0380722
t7_1            t7_1            0.0362485   0.0428776   0.0428776
t1_1            t1_1            0.0179879   0.0380722   0.0380722
t5_2            t5_2            0.0153416   0.441192    0.441192
t6_2            t6_2            0.0789801   0.0481966   0.0481966
t3_3            t3_3            0.0438515   0.0455787   0.0455787
t7_2            t7_2            0.0362485   0.0428776   0.0428776
t3_2            t3_2            0.0438515   0.0455787   0.0455787
t7_5            t7_5            0.0362485   0.0428776   0.0428776
t4_2            t4_2            0.0527009   3.76316     3.76316
t6_1            t6_1            0.0789801   0.0481966   0.0481966
t2              t2              0.066135    0.0311584   0.0311584
t5_1            t5_1            0.0153416   0.441192    0.441192
t4_1            t4_1            0.0527009   3.75783     3.75783
t3_1            t3_1            0.0438515   0.0455787   0.0455787
t0_1            t0_1            0.0215788   6.53715     6.53715
t4_3            t4_3            0.0527009   3.75783     3.75783
t7_8            t7_8            0.0362485   0.0428776   0.0428776
t0_2            t0_2            0.0215788   6.53715     6.53715
t1_3            t1_3            0.0179879   0.0380722   0.0380722
t5_3            t5_3            0.0153416   0.441192    0.441192
delay_t5_2_t6_3 delay_t5_2_t6_3 0.00270052  0.40594     0.40594
delay_t5_4_t6_3 delay_t5_4_t6_3 0.00270052  0.40594     0.40594
delay_t4_1_t7_6 delay_t4_1_t7_6 0.0120828   1.82051     1.82051
delay_c0_t3_2   delay_c0_t3_2   0.0438515   11.0084     11.0084
delay_c0_t3_4   delay_c0_t3_4   0.0438515   4.41097     4.41097
delay_c0_t0_2   delay_c0_t0_2   0.0215788   11.9287     11.9287
delay_c0_t6_3   delay_c0_t6_3   0.068178    6.83957     6.83957
delay_c0_t1_1   delay_c0_t1_1   0.0179879   4.53503     4.53503
delay_t4_3_t7_7 delay_t4_3_t7_7 0.0120828   1.82051     1.82051
delay_c0_t3_1   delay_c0_t3_1   0.0438515   11.0084     11.0084
delay_t4_2_t7_6 delay_t4_2_t7_6 0.0120828   1.82051     1.82051
delay_c0_t6_2   delay_c0_t6_2   0.068178    17.0809     17.0809
delay_c0_t1_4   delay_c0_t1_4   0.0179879   4.53503     4.53503
delay_t5_3_t6_3 delay_t5_3_t6_3 0.00270052  0.40594     0.40594
delay_c0_t2     delay_c0_t2     0.066135    16.5649     16.5649
delay_t5_1_t6_3 delay_t5_1_t6_3 0.00270052  0.40594     0.40594
delay_c0_t1_3   delay_c0_t1_3   0.0179879   4.53503     4.53503
delay_c0_t0_1   delay_c0_t0_1   0.0215788   11.9287     11.9287
delay_t4_3_t7_6 delay_t4_3_t7_6 0.0120828   1.82051     1.82051
delay_c0_t3_3   delay_c0_t3_3   0.0438515   11.0084     11.0084
delay_t4_2_t7_7 delay_t4_2_t7_7 0.0120828   1.82051     1.82051
delay_t4_1_t7_7 delay_t4_1_t7_7 0.0120828   1.82051     1.82051
delay_c0_t6_1   delay_c0_t6_1   0.068178    17.0809     17.0809
delay_c0_t1_2   delay_c0_t1_2   0.0179879   4.53503     4.53503


Utilization and waiting per phase for processor:  c0

Task Name       Pri n   Entry Name      Utilization Phase 1     
c0              0   137 c0              0           0           


Utilization and waiting per phase for processor:  delayP

Task Name       Pri n   Entry Name      Utilization Phase 1     
delay_t5_2_t6_3 0   1   delay_t5_2_t6_3 0.405078    0           
delay_t5_4_t6_3 0   1   delay_t5_4_t6_3 0.405078    0           
delay_t4_1_t7_6 0   1   delay_t4_1_t7_6 1.81243     0           
delay_c0_t3_2   0   1   delay_c0_t3_2   10.9629     0           
delay_c0_t3_4   0   1   delay_c0_t3_4   4.38515     0           
delay_c0_t0_2   0   1   delay_c0_t0_2   5.3947      0           
delay_c0_t6_3   0   1   delay_c0_t6_3   6.8178      0           
delay_c0_t1_1   0   1   delay_c0_t1_1   4.49697     0           
delay_t4_3_t7_7 0   1   delay_t4_3_t7_7 1.81243     0           
delay_c0_t3_1   0   1   delay_c0_t3_1   10.9629     0           
delay_t4_2_t7_6 0   1   delay_t4_2_t7_6 1.81243     0           
delay_c0_t6_2   0   1   delay_c0_t6_2   17.0445     0           
delay_c0_t1_4   0   1   delay_c0_t1_4   4.49697     0           
delay_t5_3_t6_3 0   1   delay_t5_3_t6_3 0.405078    0           
delay_c0_t2     0   1   delay_c0_t2     16.5338     0           
delay_t5_1_t6_3 0   1   delay_t5_1_t6_3 0.405078    0           
delay_c0_t1_3   0   1   delay_c0_t1_3   4.49697     0           
delay_c0_t0_1   0   1   delay_c0_t0_1   5.3947      0           
delay_t4_3_t7_6 0   1   delay_t4_3_t7_6 1.81243     0           
delay_c0_t3_3   0   1   delay_c0_t3_3   10.9629     0           
delay_t4_2_t7_7 0   1   delay_t4_2_t7_7 1.81243     0           
delay_t4_1_t7_7 0   1   delay_t4_1_t7_7 1.81243     0           
delay_c0_t6_1   0   1   delay_c0_t6_1   17.0445     0           
delay_c0_t1_2   0   1   delay_c0_t1_2   4.49697     0           
Processor Total:                        135.986


Utilization and waiting per phase for processor:  RX1330M3_5_1411

Task Name       Pri n   Entry Name      Utilization Phase 1     
t3_4            0   137 t3_4            0.0251904   0.0147334   


Utilization and waiting per phase for processor:  RX1330M3_5_1412

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_7            0   137 t7_7            0.0244143   0.016729    


Utilization and waiting per phase for processor:  RX1330M3_5_1413

Task Name       Pri n   Entry Name      Utilization Phase 1     
t6_3            0   137 t6_3            0.0253719   0.0083001   


Utilization and waiting per phase for processor:  RX1330M3_5_1414

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_6            0   137 t7_6            0.0244143   0.016729    


Utilization and waiting per phase for processor:  NF5280M4_6_1415

Task Name       Pri n   Entry Name      Utilization Phase 1     
t5_4            0   137 t5_4            0.0369913   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1416

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_9            0   137 t7_9            0.04426     0           


Utilization and waiting per phase for processor:  NF5280M4_6_1417

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_4            0   137 t7_4            0.04426     0           


Utilization and waiting per phase for processor:  NF5280M4_6_1418

Task Name       Pri n   Entry Name      Utilization Phase 1     
t1_4            0   137 t1_4            0.0381467   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1419

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_3            0   137 t7_3            0.04426     0           


Utilization and waiting per phase for processor:  NF5280M4_6_1420

Task Name       Pri n   Entry Name      Utilization Phase 1     
t1_2            0   137 t1_2            0.0381467   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1421

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_1            0   137 t7_1            0.04426     0           


Utilization and waiting per phase for processor:  NF5280M4_6_1422

Task Name       Pri n   Entry Name      Utilization Phase 1     
t1_1            0   137 t1_1            0.0381467   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1423

Task Name       Pri n   Entry Name      Utilization Phase 1     
t5_2            0   137 t5_2            0.0369913   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1424

Task Name       Pri n   Entry Name      Utilization Phase 1     
t6_2            0   137 t6_2            0.0459959   0.0278635   


Utilization and waiting per phase for processor:  NF5280M4_6_1425

Task Name       Pri n   Entry Name      Utilization Phase 1     
t3_3            0   137 t3_3            0.0456669   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1426

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_2            0   137 t7_2            0.04426     0           


Utilization and waiting per phase for processor:  NF5280M4_6_1427

Task Name       Pri n   Entry Name      Utilization Phase 1     
t3_2            0   137 t3_2            0.0456669   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1428

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_5            0   137 t7_5            0.04426     0           


Utilization and waiting per phase for processor:  NF5280M4_6_1429

Task Name       Pri n   Entry Name      Utilization Phase 1     
t4_2            0   137 t4_2            0.0334563   0.0218106   


Utilization and waiting per phase for processor:  NF5280M4_6_1430

Task Name       Pri n   Entry Name      Utilization Phase 1     
t6_1            0   137 t6_1            0.0459959   0.0278635   


Utilization and waiting per phase for processor:  NF5280M4_6_1431

Task Name       Pri n   Entry Name      Utilization Phase 1     
t2              0   137 t2              0.0302235   0.0141353   


Utilization and waiting per phase for processor:  NF5280M4_6_1432

Task Name       Pri n   Entry Name      Utilization Phase 1     
t5_1            0   137 t5_1            0.0369913   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1433

Task Name       Pri n   Entry Name      Utilization Phase 1     
t4_1            0   137 t4_1            0.0334563   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1434

Task Name       Pri n   Entry Name      Utilization Phase 1     
t3_1            0   137 t3_1            0.0456669   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1435

Task Name       Pri n   Entry Name      Utilization Phase 1     
t0_1            0   137 t0_1            0.0281451   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1436

Task Name       Pri n   Entry Name      Utilization Phase 1     
t4_3            0   137 t4_3            0.0334563   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1437

Task Name       Pri n   Entry Name      Utilization Phase 1     
t7_8            0   137 t7_8            0.04426     0           


Utilization and waiting per phase for processor:  NF5280M4_6_1438

Task Name       Pri n   Entry Name      Utilization Phase 1     
t0_2            0   137 t0_2            0.0281451   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1439

Task Name       Pri n   Entry Name      Utilization Phase 1     
t1_3            0   137 t1_3            0.0381467   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1440

Task Name       Pri n   Entry Name      Utilization Phase 1     
t5_3            0   137 t5_3            0.0369913   0           
