|spi_test
MISO <= MISO.DB_MAX_OUTPUT_PORT_TYPE
SCLK_IN => spi_slave:inst10.sclk
SCLK_IN => spi_slave:inst9.sclk
SCLK_IN => spi_slave:inst13.sclk
RESET_BUTTON => spi_slave:inst10.reset_n
RESET_BUTTON => lcd_controller:inst.reset_n
RESET_BUTTON => spi_slave:inst9.reset_n
RESET_BUTTON => spi_slave:inst13.reset_n
LCD_CS_N => spi_slave:inst10.ss_n
MOSI_IN => spi_slave:inst10.mosi
MOSI_IN => spi_slave:inst9.mosi
MOSI_IN => spi_slave:inst13.mosi
50MHz_CLK => lcd_controller:inst.clk
50MHz_CLK => inst5.CLK
50MHz_CLK => spi_PLL:inst14.inclk0
CS_N => spi_slave:inst9.ss_n
CS_N => spi_controller:inst2.CS
ADC_SDAT => adc_controller:inst11.ADC_IN_DATA
SERVO_CS => spi_slave:inst13.ss_n
SERVO_CS => servo_controller:inst27.CS
OPTOA => encoder_controller:inst26.FEEDBACK_A
OPTOB => encoder_controller:inst26.FEEDBACK_B
LCD_D7 <= lcd_data_OP[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_D6 <= lcd_data_OP[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_D5 <= lcd_data_OP[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_D4 <= lcd_data_OP[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_D3 <= lcd_data_OP[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_D2 <= lcd_data_OP[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_D1 <= lcd_data_OP[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_D0 <= lcd_data_OP[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= lcd_controller:inst.rw
LCD_RS <= lcd_controller:inst.rs
LCD_E <= lcd_controller:inst.e
CLOCK_1_OP <= CLOCK_1.DB_MAX_OUTPUT_PORT_TYPE
ADC_CS_N <= adc_controller:inst11.CS_N
ADC_SADDR <= adc_controller:inst11.SADDR
ADC_SCLK <= adc_controller:inst11.SCLK
MOTORA <= MOTOR_A.DB_MAX_OUTPUT_PORT_TYPE
MOTORB <= MOTOR_B.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spi_slave:inst10
sclk => miso~reg0.CLK
sclk => miso~en.CLK
sclk => tx_buf[0].CLK
sclk => tx_buf[1].CLK
sclk => tx_buf[2].CLK
sclk => tx_buf[3].CLK
sclk => tx_buf[4].CLK
sclk => tx_buf[5].CLK
sclk => tx_buf[6].CLK
sclk => tx_buf[7].CLK
sclk => tx_buf[8].CLK
sclk => tx_buf[9].CLK
sclk => tx_buf[10].CLK
sclk => tx_buf[11].CLK
sclk => tx_buf[12].CLK
sclk => tx_buf[13].CLK
sclk => tx_buf[14].CLK
sclk => tx_buf[15].CLK
sclk => bit_cnt[0].CLK
sclk => bit_cnt[1].CLK
sclk => bit_cnt[2].CLK
sclk => bit_cnt[3].CLK
sclk => bit_cnt[4].CLK
sclk => bit_cnt[5].CLK
sclk => bit_cnt[6].CLK
sclk => bit_cnt[7].CLK
sclk => bit_cnt[8].CLK
sclk => bit_cnt[9].CLK
sclk => bit_cnt[10].CLK
sclk => bit_cnt[11].CLK
sclk => bit_cnt[12].CLK
sclk => bit_cnt[13].CLK
sclk => bit_cnt[14].CLK
sclk => bit_cnt[15].CLK
sclk => bit_cnt[16].CLK
sclk => bit_cnt[17].CLK
sclk => bit_cnt[18].CLK
sclk => bit_cnt[19].CLK
sclk => bit_cnt[20].CLK
sclk => bit_cnt[21].CLK
sclk => bit_cnt[22].CLK
sclk => bit_cnt[23].CLK
sclk => bit_cnt[24].CLK
sclk => trdy~reg0.CLK
sclk => rrdy~reg0.CLK
sclk => roe~reg0.CLK
sclk => rd_add.CLK
sclk => wr_add.CLK
sclk => rx_buf[15].CLK
sclk => rx_buf[14].CLK
sclk => rx_buf[13].CLK
sclk => rx_buf[12].CLK
sclk => rx_buf[11].CLK
sclk => rx_buf[10].CLK
sclk => rx_buf[9].CLK
sclk => rx_buf[8].CLK
sclk => rx_buf[7].CLK
sclk => rx_buf[6].CLK
sclk => rx_buf[5].CLK
sclk => rx_buf[4].CLK
sclk => rx_buf[3].CLK
sclk => rx_buf[2].CLK
sclk => rx_buf[1].CLK
sclk => rx_buf[0].CLK
reset_n => tx_buf[0].IN1
reset_n => rx_data[0]$latch.ACLR
reset_n => rx_data[1]$latch.ACLR
reset_n => rx_data[2]$latch.ACLR
reset_n => rx_data[3]$latch.ACLR
reset_n => rx_data[4]$latch.ACLR
reset_n => rx_data[5]$latch.ACLR
reset_n => rx_data[6]$latch.ACLR
reset_n => rx_data[7]$latch.ACLR
reset_n => rx_data[8]$latch.ACLR
reset_n => rx_data[9]$latch.ACLR
reset_n => rx_data[10]$latch.ACLR
reset_n => rx_data[11]$latch.ACLR
reset_n => rx_data[12]$latch.ACLR
reset_n => rx_data[13]$latch.ACLR
reset_n => rx_data[14]$latch.ACLR
reset_n => rx_data[15]$latch.ACLR
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_0.IN0
reset_n => tx_buf[0].ACLR
reset_n => tx_buf[1].ACLR
reset_n => tx_buf[2].ACLR
reset_n => tx_buf[3].ACLR
reset_n => tx_buf[4].ACLR
reset_n => tx_buf[5].ACLR
reset_n => tx_buf[6].ACLR
reset_n => tx_buf[7].ACLR
reset_n => tx_buf[8].ACLR
reset_n => tx_buf[9].ACLR
reset_n => tx_buf[10].ACLR
reset_n => tx_buf[11].ACLR
reset_n => tx_buf[12].ACLR
reset_n => tx_buf[13].ACLR
reset_n => tx_buf[14].ACLR
reset_n => tx_buf[15].ACLR
reset_n => rx_buf[0].ACLR
reset_n => rx_buf[1].ACLR
reset_n => rx_buf[2].ACLR
reset_n => rx_buf[3].ACLR
reset_n => rx_buf[4].ACLR
reset_n => rx_buf[5].ACLR
reset_n => rx_buf[6].ACLR
reset_n => rx_buf[7].ACLR
reset_n => rx_buf[8].ACLR
reset_n => rx_buf[9].ACLR
reset_n => rx_buf[10].ACLR
reset_n => rx_buf[11].ACLR
reset_n => rx_buf[12].ACLR
reset_n => rx_buf[13].ACLR
reset_n => rx_buf[14].ACLR
reset_n => rx_buf[15].ACLR
ss_n => process_0.IN1
ss_n => process_1.IN0
ss_n => process_1.IN1
ss_n => process_1.IN1
ss_n => process_1.IN0
ss_n => process_1.IN0
ss_n => busy.DATAIN
mosi => roe.DATAB
mosi => rrdy.DATAB
mosi => trdy.DATAB
mosi => rd_add.DATAIN
mosi => wr_add.DATAIN
mosi => rx_buf[15].DATAIN
mosi => rx_buf[14].DATAIN
mosi => rx_buf[13].DATAIN
mosi => rx_buf[12].DATAIN
mosi => rx_buf[11].DATAIN
mosi => rx_buf[10].DATAIN
mosi => rx_buf[9].DATAIN
mosi => rx_buf[8].DATAIN
mosi => rx_buf[7].DATAIN
mosi => rx_buf[6].DATAIN
mosi => rx_buf[5].DATAIN
mosi => rx_buf[4].DATAIN
mosi => rx_buf[3].DATAIN
mosi => rx_buf[2].DATAIN
mosi => rx_buf[1].DATAIN
mosi => rx_buf[0].DATAIN
rx_req => process_1.IN1
rx_req => process_1.IN1
st_load_en => process_1.IN1
st_load_en => process_1.IN0
st_load_en => process_1.IN0
st_load_trdy => process_1.IN1
st_load_trdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_roe => process_1.IN1
st_load_roe => process_1.IN1
tx_load_en => process_1.IN1
tx_load_en => process_1.IN1
tx_load_data[0] => tx_buf[0].ADATA
tx_load_data[1] => tx_buf[1].ADATA
tx_load_data[2] => tx_buf[2].ADATA
tx_load_data[3] => tx_buf[3].ADATA
tx_load_data[4] => tx_buf[4].ADATA
tx_load_data[5] => tx_buf[5].ADATA
tx_load_data[6] => tx_buf[6].ADATA
tx_load_data[7] => tx_buf[7].ADATA
tx_load_data[8] => tx_buf[8].ADATA
tx_load_data[9] => tx_buf[9].ADATA
tx_load_data[10] => tx_buf[10].ADATA
tx_load_data[11] => tx_buf[11].ADATA
tx_load_data[12] => tx_buf[12].ADATA
tx_load_data[13] => tx_buf[13].ADATA
tx_load_data[14] => tx_buf[14].ADATA
tx_load_data[15] => tx_buf[15].ADATA
trdy <= trdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rrdy <= rrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
roe <= roe~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
busy <= ss_n.DB_MAX_OUTPUT_PORT_TYPE
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|lcd_controller:inst
clk => e~reg0.CLK
clk => lcd_data[0]~reg0.CLK
clk => lcd_data[1]~reg0.CLK
clk => lcd_data[2]~reg0.CLK
clk => lcd_data[3]~reg0.CLK
clk => lcd_data[4]~reg0.CLK
clk => lcd_data[5]~reg0.CLK
clk => lcd_data[6]~reg0.CLK
clk => lcd_data[7]~reg0.CLK
clk => rw~reg0.CLK
clk => rs~reg0.CLK
clk => busy~reg0.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => clk_count[9].CLK
clk => clk_count[10].CLK
clk => clk_count[11].CLK
clk => clk_count[12].CLK
clk => clk_count[13].CLK
clk => clk_count[14].CLK
clk => clk_count[15].CLK
clk => clk_count[16].CLK
clk => clk_count[17].CLK
clk => clk_count[18].CLK
clk => clk_count[19].CLK
clk => clk_count[20].CLK
clk => clk_count[21].CLK
clk => clk_count[22].CLK
clk => clk_count[23].CLK
clk => clk_count[24].CLK
clk => clk_count[25].CLK
clk => clk_count[26].CLK
clk => clk_count[27].CLK
clk => clk_count[28].CLK
clk => clk_count[29].CLK
clk => clk_count[30].CLK
clk => clk_count[31].CLK
clk => state~1.DATAIN
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
lcd_enable => rs.OUTPUTSELECT
lcd_enable => rw.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => Selector0.IN3
lcd_enable => Selector35.IN3
lcd_enable => Selector34.IN2
lcd_bus[0] => lcd_data.DATAB
lcd_bus[1] => lcd_data.DATAB
lcd_bus[2] => lcd_data.DATAB
lcd_bus[3] => lcd_data.DATAB
lcd_bus[4] => lcd_data.DATAB
lcd_bus[5] => lcd_data.DATAB
lcd_bus[6] => lcd_data.DATAB
lcd_bus[7] => lcd_data.DATAB
lcd_bus[8] => rw.DATAB
lcd_bus[9] => rs.DATAB
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw <= rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs <= rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
e <= e~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spi_slave:inst9
sclk => miso~reg0.CLK
sclk => miso~en.CLK
sclk => tx_buf[0].CLK
sclk => tx_buf[1].CLK
sclk => tx_buf[2].CLK
sclk => tx_buf[3].CLK
sclk => tx_buf[4].CLK
sclk => tx_buf[5].CLK
sclk => tx_buf[6].CLK
sclk => tx_buf[7].CLK
sclk => tx_buf[8].CLK
sclk => tx_buf[9].CLK
sclk => tx_buf[10].CLK
sclk => tx_buf[11].CLK
sclk => tx_buf[12].CLK
sclk => tx_buf[13].CLK
sclk => tx_buf[14].CLK
sclk => tx_buf[15].CLK
sclk => bit_cnt[0].CLK
sclk => bit_cnt[1].CLK
sclk => bit_cnt[2].CLK
sclk => bit_cnt[3].CLK
sclk => bit_cnt[4].CLK
sclk => bit_cnt[5].CLK
sclk => bit_cnt[6].CLK
sclk => bit_cnt[7].CLK
sclk => bit_cnt[8].CLK
sclk => bit_cnt[9].CLK
sclk => bit_cnt[10].CLK
sclk => bit_cnt[11].CLK
sclk => bit_cnt[12].CLK
sclk => bit_cnt[13].CLK
sclk => bit_cnt[14].CLK
sclk => bit_cnt[15].CLK
sclk => bit_cnt[16].CLK
sclk => bit_cnt[17].CLK
sclk => bit_cnt[18].CLK
sclk => bit_cnt[19].CLK
sclk => bit_cnt[20].CLK
sclk => bit_cnt[21].CLK
sclk => bit_cnt[22].CLK
sclk => bit_cnt[23].CLK
sclk => bit_cnt[24].CLK
sclk => trdy~reg0.CLK
sclk => rrdy~reg0.CLK
sclk => roe~reg0.CLK
sclk => rd_add.CLK
sclk => wr_add.CLK
sclk => rx_buf[15].CLK
sclk => rx_buf[14].CLK
sclk => rx_buf[13].CLK
sclk => rx_buf[12].CLK
sclk => rx_buf[11].CLK
sclk => rx_buf[10].CLK
sclk => rx_buf[9].CLK
sclk => rx_buf[8].CLK
sclk => rx_buf[7].CLK
sclk => rx_buf[6].CLK
sclk => rx_buf[5].CLK
sclk => rx_buf[4].CLK
sclk => rx_buf[3].CLK
sclk => rx_buf[2].CLK
sclk => rx_buf[1].CLK
sclk => rx_buf[0].CLK
reset_n => tx_buf[0].IN1
reset_n => rx_data[0]$latch.ACLR
reset_n => rx_data[1]$latch.ACLR
reset_n => rx_data[2]$latch.ACLR
reset_n => rx_data[3]$latch.ACLR
reset_n => rx_data[4]$latch.ACLR
reset_n => rx_data[5]$latch.ACLR
reset_n => rx_data[6]$latch.ACLR
reset_n => rx_data[7]$latch.ACLR
reset_n => rx_data[8]$latch.ACLR
reset_n => rx_data[9]$latch.ACLR
reset_n => rx_data[10]$latch.ACLR
reset_n => rx_data[11]$latch.ACLR
reset_n => rx_data[12]$latch.ACLR
reset_n => rx_data[13]$latch.ACLR
reset_n => rx_data[14]$latch.ACLR
reset_n => rx_data[15]$latch.ACLR
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_0.IN0
reset_n => tx_buf[0].ACLR
reset_n => tx_buf[1].ACLR
reset_n => tx_buf[2].ACLR
reset_n => tx_buf[3].ACLR
reset_n => tx_buf[4].ACLR
reset_n => tx_buf[5].ACLR
reset_n => tx_buf[6].ACLR
reset_n => tx_buf[7].ACLR
reset_n => tx_buf[8].ACLR
reset_n => tx_buf[9].ACLR
reset_n => tx_buf[10].ACLR
reset_n => tx_buf[11].ACLR
reset_n => tx_buf[12].ACLR
reset_n => tx_buf[13].ACLR
reset_n => tx_buf[14].ACLR
reset_n => tx_buf[15].ACLR
reset_n => rx_buf[0].ACLR
reset_n => rx_buf[1].ACLR
reset_n => rx_buf[2].ACLR
reset_n => rx_buf[3].ACLR
reset_n => rx_buf[4].ACLR
reset_n => rx_buf[5].ACLR
reset_n => rx_buf[6].ACLR
reset_n => rx_buf[7].ACLR
reset_n => rx_buf[8].ACLR
reset_n => rx_buf[9].ACLR
reset_n => rx_buf[10].ACLR
reset_n => rx_buf[11].ACLR
reset_n => rx_buf[12].ACLR
reset_n => rx_buf[13].ACLR
reset_n => rx_buf[14].ACLR
reset_n => rx_buf[15].ACLR
ss_n => process_0.IN1
ss_n => process_1.IN0
ss_n => process_1.IN1
ss_n => process_1.IN1
ss_n => process_1.IN0
ss_n => process_1.IN0
ss_n => busy.DATAIN
mosi => roe.DATAB
mosi => rrdy.DATAB
mosi => trdy.DATAB
mosi => rd_add.DATAIN
mosi => wr_add.DATAIN
mosi => rx_buf[15].DATAIN
mosi => rx_buf[14].DATAIN
mosi => rx_buf[13].DATAIN
mosi => rx_buf[12].DATAIN
mosi => rx_buf[11].DATAIN
mosi => rx_buf[10].DATAIN
mosi => rx_buf[9].DATAIN
mosi => rx_buf[8].DATAIN
mosi => rx_buf[7].DATAIN
mosi => rx_buf[6].DATAIN
mosi => rx_buf[5].DATAIN
mosi => rx_buf[4].DATAIN
mosi => rx_buf[3].DATAIN
mosi => rx_buf[2].DATAIN
mosi => rx_buf[1].DATAIN
mosi => rx_buf[0].DATAIN
rx_req => process_1.IN1
rx_req => process_1.IN1
st_load_en => process_1.IN1
st_load_en => process_1.IN0
st_load_en => process_1.IN0
st_load_trdy => process_1.IN1
st_load_trdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_roe => process_1.IN1
st_load_roe => process_1.IN1
tx_load_en => process_1.IN1
tx_load_en => process_1.IN1
tx_load_data[0] => tx_buf[0].ADATA
tx_load_data[1] => tx_buf[1].ADATA
tx_load_data[2] => tx_buf[2].ADATA
tx_load_data[3] => tx_buf[3].ADATA
tx_load_data[4] => tx_buf[4].ADATA
tx_load_data[5] => tx_buf[5].ADATA
tx_load_data[6] => tx_buf[6].ADATA
tx_load_data[7] => tx_buf[7].ADATA
tx_load_data[8] => tx_buf[8].ADATA
tx_load_data[9] => tx_buf[9].ADATA
tx_load_data[10] => tx_buf[10].ADATA
tx_load_data[11] => tx_buf[11].ADATA
tx_load_data[12] => tx_buf[12].ADATA
tx_load_data[13] => tx_buf[13].ADATA
tx_load_data[14] => tx_buf[14].ADATA
tx_load_data[15] => tx_buf[15].ADATA
trdy <= trdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rrdy <= rrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
roe <= roe~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
busy <= ss_n.DB_MAX_OUTPUT_PORT_TYPE
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spi_controller:inst2
FIFO_CLK => asked_read_fall.CLK
FIFO_CLK => asked_read.CLK
FIFO_CLK => ASK_FOR_READ~reg0.CLK
FIFO_CLK => RST~reg0.CLK
FIFO_CLK => rst_x.CLK
FIFO_CLK => latch_set.CLK
FIFO_CLK => fifo_latch[0].CLK
FIFO_CLK => fifo_latch[1].CLK
FIFO_CLK => fifo_latch[2].CLK
FIFO_CLK => fifo_latch[3].CLK
FIFO_CLK => fifo_latch[4].CLK
FIFO_CLK => fifo_latch[5].CLK
FIFO_CLK => fifo_latch[6].CLK
FIFO_CLK => fifo_latch[7].CLK
FIFO_CLK => fifo_latch[8].CLK
FIFO_CLK => fifo_latch[9].CLK
FIFO_CLK => fifo_latch[10].CLK
FIFO_CLK => fifo_latch[11].CLK
CS => cmd.CLK
RX_DATA[0] => latch_set_2.IN1
RX_DATA[0] => Equal2.IN11
RX_DATA[0] => Equal3.IN11
RX_DATA[0] => FIFO_CONFIG_OUT[1]$latch.DATAIN
RX_DATA[0] => TX_DATA[1].DATAB
RX_DATA[1] => Equal2.IN10
RX_DATA[1] => Equal3.IN10
RX_DATA[2] => Equal2.IN9
RX_DATA[2] => Equal3.IN9
RX_DATA[3] => Equal2.IN8
RX_DATA[3] => Equal3.IN8
RX_DATA[4] => Equal2.IN7
RX_DATA[4] => Equal3.IN7
RX_DATA[5] => Equal2.IN6
RX_DATA[5] => Equal3.IN6
RX_DATA[6] => Equal2.IN5
RX_DATA[6] => Equal3.IN5
RX_DATA[7] => Equal2.IN4
RX_DATA[7] => Equal3.IN4
RX_DATA[8] => Equal2.IN3
RX_DATA[8] => Equal3.IN15
RX_DATA[8] => Equal4.IN7
RX_DATA[8] => Equal5.IN7
RX_DATA[9] => Equal2.IN2
RX_DATA[9] => Equal3.IN14
RX_DATA[9] => Equal4.IN6
RX_DATA[9] => Equal5.IN6
RX_DATA[10] => Equal2.IN1
RX_DATA[10] => Equal3.IN13
RX_DATA[10] => Equal4.IN5
RX_DATA[10] => Equal5.IN5
RX_DATA[11] => Equal2.IN0
RX_DATA[11] => Equal3.IN12
RX_DATA[11] => Equal4.IN4
RX_DATA[11] => Equal5.IN4
RX_DATA[12] => Equal2.IN15
RX_DATA[12] => Equal3.IN3
RX_DATA[12] => Equal4.IN3
RX_DATA[12] => Equal5.IN3
RX_DATA[13] => Equal2.IN14
RX_DATA[13] => Equal3.IN2
RX_DATA[13] => Equal4.IN2
RX_DATA[13] => Equal5.IN2
RX_DATA[14] => Equal2.IN13
RX_DATA[14] => Equal3.IN1
RX_DATA[14] => Equal4.IN1
RX_DATA[14] => Equal5.IN1
RX_DATA[15] => Equal2.IN12
RX_DATA[15] => Equal3.IN0
RX_DATA[15] => Equal4.IN0
RX_DATA[15] => Equal5.IN0
SPACE_AVAILABLE[0] => TX_DATA[0].DATAA
SPACE_AVAILABLE[0] => Equal0.IN2
SPACE_AVAILABLE[0] => Equal1.IN2
SPACE_AVAILABLE[1] => TX_DATA[1].DATAA
SPACE_AVAILABLE[1] => Equal0.IN1
SPACE_AVAILABLE[1] => Equal1.IN1
SPACE_AVAILABLE[2] => TX_DATA[2].DATAA
SPACE_AVAILABLE[2] => Equal0.IN0
SPACE_AVAILABLE[2] => Equal1.IN0
FIFO_CONFIG[0] => TX_DATA[0].DATAB
FIFO_CONFIG[1] => TX_DATA[1].DATAB
FIFO_CONFIG[2] => TX_DATA[2].DATAB
FIFO_CONFIG[2] => TX_DATA[2].DATAB
FIFO_CONFIG[2] => FIFO_CONFIG_OUT[2]$latch.DATAIN
FIFO_CONFIG[3] => TX_DATA[3].DATAB
FIFO_CONFIG[3] => TX_DATA[3].DATAB
FIFO_CONFIG[3] => FIFO_CONFIG_OUT[3]$latch.DATAIN
FIFO_CONFIG[4] => TX_DATA[4].DATAB
FIFO_CONFIG[4] => TX_DATA[4].DATAB
FIFO_CONFIG[4] => FIFO_CONFIG_OUT[4]$latch.DATAIN
FIFO_CONFIG[5] => TX_DATA[5].DATAB
FIFO_CONFIG[5] => TX_DATA[5].DATAB
FIFO_CONFIG[5] => FIFO_CONFIG_OUT[5]$latch.DATAIN
FIFO_CONFIG[6] => TX_DATA[6].DATAB
FIFO_CONFIG[6] => TX_DATA[6].DATAB
FIFO_CONFIG[7] => TX_DATA[7].DATAB
FIFO_CONFIG[7] => TX_DATA[7].DATAB
FIFO_DATA[0] => fifo_latch[0].DATAIN
FIFO_DATA[1] => fifo_latch[1].DATAIN
FIFO_DATA[2] => fifo_latch[2].DATAIN
FIFO_DATA[3] => fifo_latch[3].DATAIN
FIFO_DATA[4] => fifo_latch[4].DATAIN
FIFO_DATA[5] => fifo_latch[5].DATAIN
FIFO_DATA[6] => fifo_latch[6].DATAIN
FIFO_DATA[7] => fifo_latch[7].DATAIN
FIFO_DATA[8] => fifo_latch[8].DATAIN
FIFO_DATA[9] => fifo_latch[9].DATAIN
FIFO_DATA[10] => fifo_latch[10].DATAIN
FIFO_DATA[11] => fifo_latch[11].DATAIN
FULL => FIFO_CONFIG_OUT.IN1
RX_REQ => process_2.IN1
TX_DATA[0] <= TX_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[1] <= TX_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[2] <= TX_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[3] <= TX_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[4] <= TX_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[5] <= TX_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[6] <= TX_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[7] <= TX_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[8] <= TX_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[9] <= TX_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[10] <= TX_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[11] <= TX_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[12] <= TX_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[13] <= TX_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[14] <= TX_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[15] <= TX_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
ASK_FOR_READ <= ASK_FOR_READ~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CONFIG_OUT[0] <= <GND>
FIFO_CONFIG_OUT[1] <= FIFO_CONFIG_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CONFIG_OUT[2] <= FIFO_CONFIG_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CONFIG_OUT[3] <= FIFO_CONFIG_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CONFIG_OUT[4] <= FIFO_CONFIG_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CONFIG_OUT[5] <= FIFO_CONFIG_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CONFIG_OUT[6] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
FIFO_CONFIG_OUT[7] <= FIFO_CONFIG_OUT.DB_MAX_OUTPUT_PORT_TYPE
RST <= RST~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spi_PLL:inst14
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|spi_test|spi_PLL:inst14|altpll:altpll_component
inclk[0] => spi_PLL_altpll:auto_generated.inclk[0]
inclk[1] => spi_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|spi_test|spi_PLL:inst14|altpll:altpll_component|spi_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|spi_test|scfifo:inst18
data[0] => scfifo_tr71:auto_generated.data[0]
data[1] => scfifo_tr71:auto_generated.data[1]
data[2] => scfifo_tr71:auto_generated.data[2]
data[3] => scfifo_tr71:auto_generated.data[3]
data[4] => scfifo_tr71:auto_generated.data[4]
data[5] => scfifo_tr71:auto_generated.data[5]
data[6] => scfifo_tr71:auto_generated.data[6]
data[7] => scfifo_tr71:auto_generated.data[7]
data[8] => scfifo_tr71:auto_generated.data[8]
data[9] => scfifo_tr71:auto_generated.data[9]
data[10] => scfifo_tr71:auto_generated.data[10]
data[11] => scfifo_tr71:auto_generated.data[11]
q[0] <= scfifo_tr71:auto_generated.q[0]
q[1] <= scfifo_tr71:auto_generated.q[1]
q[2] <= scfifo_tr71:auto_generated.q[2]
q[3] <= scfifo_tr71:auto_generated.q[3]
q[4] <= scfifo_tr71:auto_generated.q[4]
q[5] <= scfifo_tr71:auto_generated.q[5]
q[6] <= scfifo_tr71:auto_generated.q[6]
q[7] <= scfifo_tr71:auto_generated.q[7]
q[8] <= scfifo_tr71:auto_generated.q[8]
q[9] <= scfifo_tr71:auto_generated.q[9]
q[10] <= scfifo_tr71:auto_generated.q[10]
q[11] <= scfifo_tr71:auto_generated.q[11]
wrreq => scfifo_tr71:auto_generated.wrreq
rdreq => scfifo_tr71:auto_generated.rdreq
clock => scfifo_tr71:auto_generated.clock
aclr => scfifo_tr71:auto_generated.aclr
sclr => scfifo_tr71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tr71:auto_generated.empty
full <= scfifo_tr71:auto_generated.full
almost_full <= scfifo_tr71:auto_generated.almost_full
almost_empty <= scfifo_tr71:auto_generated.almost_empty
usedw[0] <= scfifo_tr71:auto_generated.usedw[0]
usedw[1] <= scfifo_tr71:auto_generated.usedw[1]
usedw[2] <= scfifo_tr71:auto_generated.usedw[2]


|spi_test|scfifo:inst18|scfifo_tr71:auto_generated
aclr => ~NO_FANOUT~
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_get:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_get:dpfifo.data[0]
data[1] => a_dpfifo_get:dpfifo.data[1]
data[2] => a_dpfifo_get:dpfifo.data[2]
data[3] => a_dpfifo_get:dpfifo.data[3]
data[4] => a_dpfifo_get:dpfifo.data[4]
data[5] => a_dpfifo_get:dpfifo.data[5]
data[6] => a_dpfifo_get:dpfifo.data[6]
data[7] => a_dpfifo_get:dpfifo.data[7]
data[8] => a_dpfifo_get:dpfifo.data[8]
data[9] => a_dpfifo_get:dpfifo.data[9]
data[10] => a_dpfifo_get:dpfifo.data[10]
data[11] => a_dpfifo_get:dpfifo.data[11]
empty <= a_dpfifo_get:dpfifo.empty
full <= a_dpfifo_get:dpfifo.full
q[0] <= a_dpfifo_get:dpfifo.q[0]
q[1] <= a_dpfifo_get:dpfifo.q[1]
q[2] <= a_dpfifo_get:dpfifo.q[2]
q[3] <= a_dpfifo_get:dpfifo.q[3]
q[4] <= a_dpfifo_get:dpfifo.q[4]
q[5] <= a_dpfifo_get:dpfifo.q[5]
q[6] <= a_dpfifo_get:dpfifo.q[6]
q[7] <= a_dpfifo_get:dpfifo.q[7]
q[8] <= a_dpfifo_get:dpfifo.q[8]
q[9] <= a_dpfifo_get:dpfifo.q[9]
q[10] <= a_dpfifo_get:dpfifo.q[10]
q[11] <= a_dpfifo_get:dpfifo.q[11]
rdreq => a_dpfifo_get:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_get:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_get:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_get:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_get:dpfifo.usedw[2]
wrreq => a_dpfifo_get:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|spi_test|scfifo:inst18|scfifo_tr71:auto_generated|a_dpfifo_get:dpfifo
clock => a_fefifo_m4f:fifo_state.clock
clock => altsyncram_ugm1:FIFOram.clock0
clock => altsyncram_ugm1:FIFOram.clock1
clock => cntr_unb:rd_ptr_count.clock
clock => cntr_unb:wr_ptr.clock
data[0] => altsyncram_ugm1:FIFOram.data_a[0]
data[1] => altsyncram_ugm1:FIFOram.data_a[1]
data[2] => altsyncram_ugm1:FIFOram.data_a[2]
data[3] => altsyncram_ugm1:FIFOram.data_a[3]
data[4] => altsyncram_ugm1:FIFOram.data_a[4]
data[5] => altsyncram_ugm1:FIFOram.data_a[5]
data[6] => altsyncram_ugm1:FIFOram.data_a[6]
data[7] => altsyncram_ugm1:FIFOram.data_a[7]
data[8] => altsyncram_ugm1:FIFOram.data_a[8]
data[9] => altsyncram_ugm1:FIFOram.data_a[9]
data[10] => altsyncram_ugm1:FIFOram.data_a[10]
data[11] => altsyncram_ugm1:FIFOram.data_a[11]
empty <= a_fefifo_m4f:fifo_state.empty
full <= a_fefifo_m4f:fifo_state.full
q[0] <= altsyncram_ugm1:FIFOram.q_b[0]
q[1] <= altsyncram_ugm1:FIFOram.q_b[1]
q[2] <= altsyncram_ugm1:FIFOram.q_b[2]
q[3] <= altsyncram_ugm1:FIFOram.q_b[3]
q[4] <= altsyncram_ugm1:FIFOram.q_b[4]
q[5] <= altsyncram_ugm1:FIFOram.q_b[5]
q[6] <= altsyncram_ugm1:FIFOram.q_b[6]
q[7] <= altsyncram_ugm1:FIFOram.q_b[7]
q[8] <= altsyncram_ugm1:FIFOram.q_b[8]
q[9] <= altsyncram_ugm1:FIFOram.q_b[9]
q[10] <= altsyncram_ugm1:FIFOram.q_b[10]
q[11] <= altsyncram_ugm1:FIFOram.q_b[11]
rreq => a_fefifo_m4f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_m4f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_unb:rd_ptr_count.sclr
sclr => cntr_unb:wr_ptr.sclr
usedw[0] <= a_fefifo_m4f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_m4f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_m4f:fifo_state.usedw_out[2]
wreq => a_fefifo_m4f:fifo_state.wreq
wreq => valid_wreq.IN0


|spi_test|scfifo:inst18|scfifo_tr71:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_m4f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_ao7:count_usedw.aclr
clock => cntr_ao7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ao7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|spi_test|scfifo:inst18|scfifo_tr71:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_m4f:fifo_state|cntr_ao7:count_usedw
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|spi_test|scfifo:inst18|scfifo_tr71:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|spi_test|scfifo:inst18|scfifo_tr71:auto_generated|a_dpfifo_get:dpfifo|cntr_unb:rd_ptr_count
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|spi_test|scfifo:inst18|scfifo_tr71:auto_generated|a_dpfifo_get:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|spi_test|fifo_controller:inst17
CLK => SCLK.DATAIN
CLK => FIFO_READ_REQ~reg0.CLK
CLK => FIFO_WRITE_REQ~reg0.CLK
CLK => FIFO_CLR~reg0.CLK
CLR => FIFO_CLR~reg0.DATAIN
CLR => FIFO_READ_REQ~reg0.ENA
CLR => FIFO_WRITE_REQ~reg0.ENA
DATA_WRITE[0] => FIFO_WRITE[0].DATAIN
DATA_WRITE[1] => FIFO_WRITE[1].DATAIN
DATA_WRITE[2] => FIFO_WRITE[2].DATAIN
DATA_WRITE[3] => FIFO_WRITE[3].DATAIN
DATA_WRITE[4] => FIFO_WRITE[4].DATAIN
DATA_WRITE[5] => FIFO_WRITE[5].DATAIN
DATA_WRITE[6] => FIFO_WRITE[6].DATAIN
DATA_WRITE[7] => FIFO_WRITE[7].DATAIN
DATA_WRITE[8] => FIFO_WRITE[8].DATAIN
DATA_WRITE[9] => FIFO_WRITE[9].DATAIN
DATA_WRITE[10] => FIFO_WRITE[10].DATAIN
DATA_WRITE[11] => FIFO_WRITE[11].DATAIN
DATA_READ[0] => FIFO_READ[0].DATAIN
DATA_READ[1] => FIFO_READ[1].DATAIN
DATA_READ[2] => FIFO_READ[2].DATAIN
DATA_READ[3] => FIFO_READ[3].DATAIN
DATA_READ[4] => FIFO_READ[4].DATAIN
DATA_READ[5] => FIFO_READ[5].DATAIN
DATA_READ[6] => FIFO_READ[6].DATAIN
DATA_READ[7] => FIFO_READ[7].DATAIN
DATA_READ[8] => FIFO_READ[8].DATAIN
DATA_READ[9] => FIFO_READ[9].DATAIN
DATA_READ[10] => FIFO_READ[10].DATAIN
DATA_READ[11] => FIFO_READ[11].DATAIN
FULL => process_0.IN0
EMPTY => process_0.IN0
WORDS_USED[0] => SPACE_AVAILABLE[0].DATAIN
WORDS_USED[1] => SPACE_AVAILABLE[1].DATAIN
WORDS_USED[2] => SPACE_AVAILABLE[2].DATAIN
READ_REQ => process_0.IN1
WRITE_REQ => process_0.IN1
SCLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[0] <= DATA_WRITE[0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[1] <= DATA_WRITE[1].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[2] <= DATA_WRITE[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[3] <= DATA_WRITE[3].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[4] <= DATA_WRITE[4].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[5] <= DATA_WRITE[5].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[6] <= DATA_WRITE[6].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[7] <= DATA_WRITE[7].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[8] <= DATA_WRITE[8].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[9] <= DATA_WRITE[9].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[10] <= DATA_WRITE[10].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE[11] <= DATA_WRITE[11].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[0] <= DATA_READ[0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[1] <= DATA_READ[1].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[2] <= DATA_READ[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[3] <= DATA_READ[3].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[4] <= DATA_READ[4].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[5] <= DATA_READ[5].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[6] <= DATA_READ[6].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[7] <= DATA_READ[7].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[8] <= DATA_READ[8].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[9] <= DATA_READ[9].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[10] <= DATA_READ[10].DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ[11] <= DATA_READ[11].DB_MAX_OUTPUT_PORT_TYPE
FIFO_CLR <= FIFO_CLR~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_WRITE_REQ <= FIFO_WRITE_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_READ_REQ <= FIFO_READ_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPACE_AVAILABLE[0] <= WORDS_USED[0].DB_MAX_OUTPUT_PORT_TYPE
SPACE_AVAILABLE[1] <= WORDS_USED[1].DB_MAX_OUTPUT_PORT_TYPE
SPACE_AVAILABLE[2] <= WORDS_USED[2].DB_MAX_OUTPUT_PORT_TYPE


|spi_test|adc_controller:inst11
CLK => rising_state[0].CLK
CLK => rising_state[1].CLK
CLK => rising_state[2].CLK
CLK => rising_state[3].CLK
CLK => rising_state[4].CLK
CLK => rising_state[5].CLK
CLK => rising_state[6].CLK
CLK => rising_state[7].CLK
CLK => rising_state[8].CLK
CLK => rising_state[9].CLK
CLK => rising_state[10].CLK
CLK => rising_state[11].CLK
CLK => rising_state[12].CLK
CLK => rising_state[13].CLK
CLK => rising_state[14].CLK
CLK => rising_state[15].CLK
CLK => rising_state[16].CLK
CLK => rising_state[17].CLK
CLK => rising_state[18].CLK
CLK => rising_state[19].CLK
CLK => rising_state[20].CLK
CLK => rising_state[21].CLK
CLK => rising_state[22].CLK
CLK => rising_state[23].CLK
CLK => rising_state[24].CLK
CLK => rising_state[25].CLK
CLK => rising_state[26].CLK
CLK => rising_state[27].CLK
CLK => rising_state[28].CLK
CLK => rising_state[29].CLK
CLK => rising_state[30].CLK
CLK => rising_state[31].CLK
CLK => SCLK.DATAIN
CLK => falling_state[0].CLK
CLK => falling_state[1].CLK
CLK => falling_state[2].CLK
CLK => falling_state[3].CLK
CLK => falling_state[4].CLK
CLK => falling_state[5].CLK
CLK => falling_state[6].CLK
CLK => falling_state[7].CLK
CLK => falling_state[8].CLK
CLK => falling_state[9].CLK
CLK => falling_state[10].CLK
CLK => falling_state[11].CLK
CLK => falling_state[12].CLK
CLK => falling_state[13].CLK
CLK => falling_state[14].CLK
CLK => falling_state[15].CLK
CLK => falling_state[16].CLK
CLK => falling_state[17].CLK
CLK => falling_state[18].CLK
CLK => falling_state[19].CLK
CLK => falling_state[20].CLK
CLK => falling_state[21].CLK
CLK => falling_state[22].CLK
CLK => falling_state[23].CLK
CLK => falling_state[24].CLK
CLK => falling_state[25].CLK
CLK => falling_state[26].CLK
CLK => falling_state[27].CLK
CLK => falling_state[28].CLK
CLK => falling_state[29].CLK
CLK => falling_state[30].CLK
CLK => falling_state[31].CLK
EN => falling_state[0].PRESET
EN => falling_state[1].PRESET
EN => falling_state[2].PRESET
EN => falling_state[3].PRESET
EN => falling_state[4].PRESET
EN => falling_state[5].PRESET
EN => falling_state[6].PRESET
EN => falling_state[7].PRESET
EN => falling_state[8].PRESET
EN => falling_state[9].PRESET
EN => falling_state[10].PRESET
EN => falling_state[11].PRESET
EN => falling_state[12].PRESET
EN => falling_state[13].PRESET
EN => falling_state[14].PRESET
EN => falling_state[15].PRESET
EN => falling_state[16].PRESET
EN => falling_state[17].PRESET
EN => falling_state[18].PRESET
EN => falling_state[19].PRESET
EN => falling_state[20].PRESET
EN => falling_state[21].PRESET
EN => falling_state[22].PRESET
EN => falling_state[23].PRESET
EN => falling_state[24].PRESET
EN => falling_state[25].PRESET
EN => falling_state[26].PRESET
EN => falling_state[27].PRESET
EN => falling_state[28].PRESET
EN => falling_state[29].PRESET
EN => falling_state[30].PRESET
EN => falling_state[31].PRESET
EN => rising_state[0].PRESET
EN => rising_state[1].PRESET
EN => rising_state[2].PRESET
EN => rising_state[3].PRESET
EN => rising_state[4].PRESET
EN => rising_state[5].PRESET
EN => rising_state[6].PRESET
EN => rising_state[7].PRESET
EN => rising_state[8].PRESET
EN => rising_state[9].PRESET
EN => rising_state[10].PRESET
EN => rising_state[11].PRESET
EN => rising_state[12].PRESET
EN => rising_state[13].PRESET
EN => rising_state[14].PRESET
EN => rising_state[15].PRESET
EN => rising_state[16].PRESET
EN => rising_state[17].PRESET
EN => rising_state[18].PRESET
EN => rising_state[19].PRESET
EN => rising_state[20].PRESET
EN => rising_state[21].PRESET
EN => rising_state[22].PRESET
EN => rising_state[23].PRESET
EN => rising_state[24].PRESET
EN => rising_state[25].PRESET
EN => rising_state[26].PRESET
EN => rising_state[27].PRESET
EN => rising_state[28].PRESET
EN => rising_state[29].PRESET
EN => rising_state[30].PRESET
EN => rising_state[31].PRESET
ADC_IN_DATA => ADC_OUT_DATA[0]$latch.DATAIN
ADC_IN_DATA => out_buf[0].DATAIN
ADC_IN_DATA => out_buf[1].DATAIN
ADC_IN_DATA => out_buf[2].DATAIN
ADC_IN_DATA => out_buf[3].DATAIN
ADC_IN_DATA => out_buf[4].DATAIN
ADC_IN_DATA => out_buf[5].DATAIN
ADC_IN_DATA => out_buf[6].DATAIN
ADC_IN_DATA => out_buf[7].DATAIN
ADC_IN_DATA => out_buf[8].DATAIN
ADC_IN_DATA => out_buf[9].DATAIN
ADC_IN_DATA => out_buf[10].DATAIN
SCLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
CS_N <= CS_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SADDR <= <GND>
DATA_READY <= process_1.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[0] <= ADC_OUT_DATA[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[1] <= ADC_OUT_DATA[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[2] <= ADC_OUT_DATA[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[3] <= ADC_OUT_DATA[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[4] <= ADC_OUT_DATA[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[5] <= ADC_OUT_DATA[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[6] <= ADC_OUT_DATA[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[7] <= ADC_OUT_DATA[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[8] <= ADC_OUT_DATA[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[9] <= ADC_OUT_DATA[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[10] <= ADC_OUT_DATA[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_OUT_DATA[11] <= ADC_OUT_DATA[11]$latch.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|regn:FIFO_CONFIG
clk => dataout[0]~reg0.CLK
clk => dataout[0]~en.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[1]~en.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[2]~en.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[3]~en.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[4]~en.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[5]~en.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[6]~en.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[7]~en.CLK
clk => reg[0].CLK
clk => reg[0]~en.CLK
clk => reg[1].CLK
clk => reg[1]~en.CLK
clk => reg[2].CLK
clk => reg[2]~en.CLK
clk => reg[3].CLK
clk => reg[3]~en.CLK
clk => reg[4].CLK
clk => reg[4]~en.CLK
clk => reg[5].CLK
clk => reg[5]~en.CLK
clk => reg[6].CLK
clk => reg[6]~en.CLK
clk => reg[7].CLK
clk => reg[7]~en.CLK
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg[7].ENA
load => reg[6].ENA
load => reg[5].ENA
load => reg[4].ENA
load => reg[3].ENA
load => reg[2].ENA
load => reg[1].ENA
load => reg[0].ENA
load => reg[0]~en.ENA
load => reg[1]~en.ENA
load => reg[2]~en.ENA
load => reg[3]~en.ENA
load => reg[4]~en.ENA
load => reg[5]~en.ENA
load => reg[6]~en.ENA
load => reg[7]~en.ENA
reset => dataout[0]~en.ACLR
reset => dataout[1]~en.ACLR
reset => dataout[2]~en.ACLR
reset => dataout[3]~en.ACLR
reset => dataout[4]~en.ACLR
reset => dataout[5]~en.ACLR
reset => dataout[6]~en.ACLR
reset => dataout[7]~en.ACLR
reset => reg[0]~en.ACLR
reset => reg[1]~en.ACLR
reset => reg[2]~en.ACLR
reset => reg[3]~en.ACLR
reset => reg[4]~en.ACLR
reset => reg[5]~en.ACLR
reset => reg[6]~en.ACLR
reset => reg[7]~en.ACLR
datain[0] => reg.DATAB
datain[0] => reg[0].DATAIN
datain[1] => reg.DATAB
datain[1] => reg[1].DATAIN
datain[2] => reg.DATAB
datain[2] => reg[2].DATAIN
datain[3] => reg.DATAB
datain[3] => reg[3].DATAIN
datain[4] => reg.DATAB
datain[4] => reg[4].DATAIN
datain[5] => reg.DATAB
datain[5] => reg[5].DATAIN
datain[6] => reg.DATAB
datain[6] => reg[6].DATAIN
datain[7] => reg.DATAB
datain[7] => reg[7].DATAIN
OE => dataout[0]~en.DATAIN
OE => dataout[1]~en.DATAIN
OE => dataout[2]~en.DATAIN
OE => dataout[3]~en.DATAIN
OE => dataout[4]~en.DATAIN
OE => dataout[5]~en.DATAIN
OE => dataout[6]~en.DATAIN
OE => dataout[7]~en.DATAIN
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE


|spi_test|regn:SPACE_AVAILABLE2
clk => dataout[0]~reg0.CLK
clk => dataout[0]~en.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[1]~en.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[2]~en.CLK
clk => reg[0].CLK
clk => reg[0]~en.CLK
clk => reg[1].CLK
clk => reg[1]~en.CLK
clk => reg[2].CLK
clk => reg[2]~en.CLK
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg[2].ENA
load => reg[1].ENA
load => reg[0].ENA
load => reg[0]~en.ENA
load => reg[1]~en.ENA
load => reg[2]~en.ENA
reset => dataout[0]~en.ACLR
reset => dataout[1]~en.ACLR
reset => dataout[2]~en.ACLR
reset => reg[0]~en.ACLR
reset => reg[1]~en.ACLR
reset => reg[2]~en.ACLR
datain[0] => reg.DATAB
datain[0] => reg[0].DATAIN
datain[1] => reg.DATAB
datain[1] => reg[1].DATAIN
datain[2] => reg.DATAB
datain[2] => reg[2].DATAIN
OE => dataout[0]~en.DATAIN
OE => dataout[1]~en.DATAIN
OE => dataout[2]~en.DATAIN
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE


|spi_test|spi_slave:inst13
sclk => miso~reg0.CLK
sclk => miso~en.CLK
sclk => tx_buf[0].CLK
sclk => tx_buf[1].CLK
sclk => tx_buf[2].CLK
sclk => tx_buf[3].CLK
sclk => tx_buf[4].CLK
sclk => tx_buf[5].CLK
sclk => tx_buf[6].CLK
sclk => tx_buf[7].CLK
sclk => tx_buf[8].CLK
sclk => tx_buf[9].CLK
sclk => tx_buf[10].CLK
sclk => tx_buf[11].CLK
sclk => tx_buf[12].CLK
sclk => tx_buf[13].CLK
sclk => tx_buf[14].CLK
sclk => tx_buf[15].CLK
sclk => bit_cnt[0].CLK
sclk => bit_cnt[1].CLK
sclk => bit_cnt[2].CLK
sclk => bit_cnt[3].CLK
sclk => bit_cnt[4].CLK
sclk => bit_cnt[5].CLK
sclk => bit_cnt[6].CLK
sclk => bit_cnt[7].CLK
sclk => bit_cnt[8].CLK
sclk => bit_cnt[9].CLK
sclk => bit_cnt[10].CLK
sclk => bit_cnt[11].CLK
sclk => bit_cnt[12].CLK
sclk => bit_cnt[13].CLK
sclk => bit_cnt[14].CLK
sclk => bit_cnt[15].CLK
sclk => bit_cnt[16].CLK
sclk => bit_cnt[17].CLK
sclk => bit_cnt[18].CLK
sclk => bit_cnt[19].CLK
sclk => bit_cnt[20].CLK
sclk => bit_cnt[21].CLK
sclk => bit_cnt[22].CLK
sclk => bit_cnt[23].CLK
sclk => bit_cnt[24].CLK
sclk => trdy~reg0.CLK
sclk => rrdy~reg0.CLK
sclk => roe~reg0.CLK
sclk => rd_add.CLK
sclk => wr_add.CLK
sclk => rx_buf[15].CLK
sclk => rx_buf[14].CLK
sclk => rx_buf[13].CLK
sclk => rx_buf[12].CLK
sclk => rx_buf[11].CLK
sclk => rx_buf[10].CLK
sclk => rx_buf[9].CLK
sclk => rx_buf[8].CLK
sclk => rx_buf[7].CLK
sclk => rx_buf[6].CLK
sclk => rx_buf[5].CLK
sclk => rx_buf[4].CLK
sclk => rx_buf[3].CLK
sclk => rx_buf[2].CLK
sclk => rx_buf[1].CLK
sclk => rx_buf[0].CLK
reset_n => tx_buf[0].IN1
reset_n => rx_data[0]$latch.ACLR
reset_n => rx_data[1]$latch.ACLR
reset_n => rx_data[2]$latch.ACLR
reset_n => rx_data[3]$latch.ACLR
reset_n => rx_data[4]$latch.ACLR
reset_n => rx_data[5]$latch.ACLR
reset_n => rx_data[6]$latch.ACLR
reset_n => rx_data[7]$latch.ACLR
reset_n => rx_data[8]$latch.ACLR
reset_n => rx_data[9]$latch.ACLR
reset_n => rx_data[10]$latch.ACLR
reset_n => rx_data[11]$latch.ACLR
reset_n => rx_data[12]$latch.ACLR
reset_n => rx_data[13]$latch.ACLR
reset_n => rx_data[14]$latch.ACLR
reset_n => rx_data[15]$latch.ACLR
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_1.IN1
reset_n => process_0.IN0
reset_n => tx_buf[0].ACLR
reset_n => tx_buf[1].ACLR
reset_n => tx_buf[2].ACLR
reset_n => tx_buf[3].ACLR
reset_n => tx_buf[4].ACLR
reset_n => tx_buf[5].ACLR
reset_n => tx_buf[6].ACLR
reset_n => tx_buf[7].ACLR
reset_n => tx_buf[8].ACLR
reset_n => tx_buf[9].ACLR
reset_n => tx_buf[10].ACLR
reset_n => tx_buf[11].ACLR
reset_n => tx_buf[12].ACLR
reset_n => tx_buf[13].ACLR
reset_n => tx_buf[14].ACLR
reset_n => tx_buf[15].ACLR
reset_n => rx_buf[0].ACLR
reset_n => rx_buf[1].ACLR
reset_n => rx_buf[2].ACLR
reset_n => rx_buf[3].ACLR
reset_n => rx_buf[4].ACLR
reset_n => rx_buf[5].ACLR
reset_n => rx_buf[6].ACLR
reset_n => rx_buf[7].ACLR
reset_n => rx_buf[8].ACLR
reset_n => rx_buf[9].ACLR
reset_n => rx_buf[10].ACLR
reset_n => rx_buf[11].ACLR
reset_n => rx_buf[12].ACLR
reset_n => rx_buf[13].ACLR
reset_n => rx_buf[14].ACLR
reset_n => rx_buf[15].ACLR
ss_n => process_0.IN1
ss_n => process_1.IN0
ss_n => process_1.IN1
ss_n => process_1.IN1
ss_n => process_1.IN0
ss_n => process_1.IN0
ss_n => busy.DATAIN
mosi => roe.DATAB
mosi => rrdy.DATAB
mosi => trdy.DATAB
mosi => rd_add.DATAIN
mosi => wr_add.DATAIN
mosi => rx_buf[15].DATAIN
mosi => rx_buf[14].DATAIN
mosi => rx_buf[13].DATAIN
mosi => rx_buf[12].DATAIN
mosi => rx_buf[11].DATAIN
mosi => rx_buf[10].DATAIN
mosi => rx_buf[9].DATAIN
mosi => rx_buf[8].DATAIN
mosi => rx_buf[7].DATAIN
mosi => rx_buf[6].DATAIN
mosi => rx_buf[5].DATAIN
mosi => rx_buf[4].DATAIN
mosi => rx_buf[3].DATAIN
mosi => rx_buf[2].DATAIN
mosi => rx_buf[1].DATAIN
mosi => rx_buf[0].DATAIN
rx_req => process_1.IN1
rx_req => process_1.IN1
st_load_en => process_1.IN1
st_load_en => process_1.IN0
st_load_en => process_1.IN0
st_load_trdy => process_1.IN1
st_load_trdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_rrdy => process_1.IN1
st_load_roe => process_1.IN1
st_load_roe => process_1.IN1
tx_load_en => process_1.IN1
tx_load_en => process_1.IN1
tx_load_data[0] => tx_buf[0].ADATA
tx_load_data[1] => tx_buf[1].ADATA
tx_load_data[2] => tx_buf[2].ADATA
tx_load_data[3] => tx_buf[3].ADATA
tx_load_data[4] => tx_buf[4].ADATA
tx_load_data[5] => tx_buf[5].ADATA
tx_load_data[6] => tx_buf[6].ADATA
tx_load_data[7] => tx_buf[7].ADATA
tx_load_data[8] => tx_buf[8].ADATA
tx_load_data[9] => tx_buf[9].ADATA
tx_load_data[10] => tx_buf[10].ADATA
tx_load_data[11] => tx_buf[11].ADATA
tx_load_data[12] => tx_buf[12].ADATA
tx_load_data[13] => tx_buf[13].ADATA
tx_load_data[14] => tx_buf[14].ADATA
tx_load_data[15] => tx_buf[15].ADATA
trdy <= trdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rrdy <= rrdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
roe <= roe~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
busy <= ss_n.DB_MAX_OUTPUT_PORT_TYPE
miso <= miso.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|servo_controller:inst27
CS => cmd.CLK
GOING => ANG_CHANGED~reg0.CLK
RX_DATA[0] => ~NO_FANOUT~
RX_DATA[1] => ~NO_FANOUT~
RX_DATA[2] => ~NO_FANOUT~
RX_DATA[3] => ~NO_FANOUT~
RX_DATA[4] => ~NO_FANOUT~
RX_DATA[5] => ~NO_FANOUT~
RX_DATA[6] => ~NO_FANOUT~
RX_DATA[7] => ~NO_FANOUT~
RX_DATA[8] => ~NO_FANOUT~
RX_DATA[9] => ~NO_FANOUT~
RX_DATA[10] => ~NO_FANOUT~
RX_DATA[11] => ~NO_FANOUT~
RX_DATA[12] => ~NO_FANOUT~
RX_DATA[13] => ~NO_FANOUT~
RX_DATA[14] => ~NO_FANOUT~
RX_DATA[15] => ~NO_FANOUT~
SERVO_REG_IN[0] => ~NO_FANOUT~
SERVO_REG_IN[1] => ~NO_FANOUT~
SERVO_REG_IN[2] => ~NO_FANOUT~
SERVO_REG_IN[3] => ~NO_FANOUT~
SERVO_REG_IN[4] => ~NO_FANOUT~
SERVO_REG_IN[5] => ~NO_FANOUT~
SERVO_REG_IN[6] => ~NO_FANOUT~
SERVO_REG_IN[7] => ~NO_FANOUT~
SERVO_REG_IN[8] => ~NO_FANOUT~
TX_DATA[0] <= TX_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[1] <= TX_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[2] <= TX_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[3] <= TX_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[4] <= TX_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[5] <= TX_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[6] <= TX_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[7] <= TX_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[8] <= TX_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[9] <= TX_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[10] <= TX_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[11] <= TX_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[12] <= TX_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[13] <= TX_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[14] <= TX_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
TX_DATA[15] <= TX_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
SERVO_REG_OUT[0] <= <GND>
SERVO_REG_OUT[1] <= <GND>
SERVO_REG_OUT[2] <= <GND>
SERVO_REG_OUT[3] <= <GND>
SERVO_REG_OUT[4] <= <GND>
SERVO_REG_OUT[5] <= <GND>
SERVO_REG_OUT[6] <= <GND>
SERVO_REG_OUT[7] <= <GND>
SERVO_REG_OUT[8] <= <GND>
ANG_CHANGED <= ANG_CHANGED~reg0.DB_MAX_OUTPUT_PORT_TYPE
SERVO_OUT[0] <= <GND>
SERVO_OUT[1] <= <GND>
SERVO_OUT[2] <= <GND>
SERVO_OUT[3] <= <GND>
SERVO_OUT[4] <= <GND>
SERVO_OUT[5] <= <GND>
SERVO_OUT[6] <= <GND>
SERVO_OUT[7] <= <GND>
PWM_EN <= <GND>


|spi_test|encoder_controller:inst26
STATE => max[31].ENA
STATE => max[30].ENA
STATE => max[29].ENA
STATE => max[28].ENA
STATE => max[27].ENA
STATE => max[26].ENA
STATE => max[25].ENA
STATE => max[24].ENA
STATE => max[23].ENA
STATE => max[22].ENA
STATE => max[21].ENA
STATE => max[20].ENA
STATE => max[19].ENA
STATE => max[18].ENA
STATE => max[17].ENA
STATE => max[16].ENA
STATE => max[15].ENA
STATE => max[14].ENA
STATE => max[13].ENA
STATE => max[12].ENA
STATE => max[11].ENA
STATE => max[10].ENA
STATE => max[9].ENA
STATE => max[8].ENA
STATE => max[7].ENA
STATE => max[6].ENA
STATE => max[5].ENA
STATE => max[4].ENA
STATE => max[3].ENA
STATE => max[2].ENA
STATE => max[1].ENA
STATE => max[0].ENA
STATE => t.ENA
CHANGED => t.CLK
CHANGED => max[0].CLK
CHANGED => max[1].CLK
CHANGED => max[2].CLK
CHANGED => max[3].CLK
CHANGED => max[4].CLK
CHANGED => max[5].CLK
CHANGED => max[6].CLK
CHANGED => max[7].CLK
CHANGED => max[8].CLK
CHANGED => max[9].CLK
CHANGED => max[10].CLK
CHANGED => max[11].CLK
CHANGED => max[12].CLK
CHANGED => max[13].CLK
CHANGED => max[14].CLK
CHANGED => max[15].CLK
CHANGED => max[16].CLK
CHANGED => max[17].CLK
CHANGED => max[18].CLK
CHANGED => max[19].CLK
CHANGED => max[20].CLK
CHANGED => max[21].CLK
CHANGED => max[22].CLK
CHANGED => max[23].CLK
CHANGED => max[24].CLK
CHANGED => max[25].CLK
CHANGED => max[26].CLK
CHANGED => max[27].CLK
CHANGED => max[28].CLK
CHANGED => max[29].CLK
CHANGED => max[30].CLK
CHANGED => max[31].CLK
ANGLE[0] => LessThan0.IN20
ANGLE[0] => x.DATAB
ANGLE[0] => Add0.IN7
ANGLE[1] => LessThan0.IN19
ANGLE[1] => x.DATAB
ANGLE[1] => Add0.IN6
ANGLE[2] => LessThan0.IN18
ANGLE[2] => x.DATAB
ANGLE[2] => Add0.IN5
ANGLE[3] => LessThan0.IN17
ANGLE[3] => x.DATAB
ANGLE[3] => Add0.IN4
ANGLE[4] => LessThan0.IN16
ANGLE[4] => x.DATAB
ANGLE[4] => Add0.IN3
ANGLE[5] => LessThan0.IN15
ANGLE[5] => x.DATAB
ANGLE[5] => Add0.IN2
ANGLE[6] => LessThan0.IN14
ANGLE[6] => x.DATAB
ANGLE[6] => Add0.IN1
ANGLE[7] => LessThan0.IN13
ANGLE[7] => x.DATAB
ANGLE[7] => Add0.IN0
FEEDBACK_A => a_cnt1.CLK
FEEDBACK_A => a_cnt2.CLK
FEEDBACK_B => b_cnt1.CLK
FEEDBACK_B => b_cnt2.CLK
GOING <= GOING.DB_MAX_OUTPUT_PORT_TYPE
MOTOR_A <= MOTOR_A$latch.DB_MAX_OUTPUT_PORT_TYPE
MOTOR_B <= MOTOR_B$latch.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|regn:SPACE_AVAILABLE1
clk => dataout[0]~reg0.CLK
clk => dataout[0]~en.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[1]~en.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[2]~en.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[3]~en.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[4]~en.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[5]~en.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[6]~en.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[7]~en.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[8]~en.CLK
clk => reg[0].CLK
clk => reg[0]~en.CLK
clk => reg[1].CLK
clk => reg[1]~en.CLK
clk => reg[2].CLK
clk => reg[2]~en.CLK
clk => reg[3].CLK
clk => reg[3]~en.CLK
clk => reg[4].CLK
clk => reg[4]~en.CLK
clk => reg[5].CLK
clk => reg[5]~en.CLK
clk => reg[6].CLK
clk => reg[6]~en.CLK
clk => reg[7].CLK
clk => reg[7]~en.CLK
clk => reg[8].CLK
clk => reg[8]~en.CLK
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg.OUTPUTSELECT
load => reg[8].ENA
load => reg[7].ENA
load => reg[6].ENA
load => reg[5].ENA
load => reg[4].ENA
load => reg[3].ENA
load => reg[2].ENA
load => reg[1].ENA
load => reg[0].ENA
load => reg[0]~en.ENA
load => reg[1]~en.ENA
load => reg[2]~en.ENA
load => reg[3]~en.ENA
load => reg[4]~en.ENA
load => reg[5]~en.ENA
load => reg[6]~en.ENA
load => reg[7]~en.ENA
load => reg[8]~en.ENA
reset => dataout[0]~en.ACLR
reset => dataout[1]~en.ACLR
reset => dataout[2]~en.ACLR
reset => dataout[3]~en.ACLR
reset => dataout[4]~en.ACLR
reset => dataout[5]~en.ACLR
reset => dataout[6]~en.ACLR
reset => dataout[7]~en.ACLR
reset => dataout[8]~en.ACLR
reset => reg[0]~en.ACLR
reset => reg[1]~en.ACLR
reset => reg[2]~en.ACLR
reset => reg[3]~en.ACLR
reset => reg[4]~en.ACLR
reset => reg[5]~en.ACLR
reset => reg[6]~en.ACLR
reset => reg[7]~en.ACLR
reset => reg[8]~en.ACLR
datain[0] => reg.DATAB
datain[0] => reg[0].DATAIN
datain[1] => reg.DATAB
datain[1] => reg[1].DATAIN
datain[2] => reg.DATAB
datain[2] => reg[2].DATAIN
datain[3] => reg.DATAB
datain[3] => reg[3].DATAIN
datain[4] => reg.DATAB
datain[4] => reg[4].DATAIN
datain[5] => reg.DATAB
datain[5] => reg[5].DATAIN
datain[6] => reg.DATAB
datain[6] => reg[6].DATAIN
datain[7] => reg.DATAB
datain[7] => reg[7].DATAIN
datain[8] => reg.DATAB
datain[8] => reg[8].DATAIN
OE => dataout[0]~en.DATAIN
OE => dataout[1]~en.DATAIN
OE => dataout[2]~en.DATAIN
OE => dataout[3]~en.DATAIN
OE => dataout[4]~en.DATAIN
OE => dataout[5]~en.DATAIN
OE => dataout[6]~en.DATAIN
OE => dataout[7]~en.DATAIN
OE => dataout[8]~en.DATAIN
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE


|spi_test|pwm:inst3
clk => pwm_out~reg0.CLK
clk => cnt_duty[0].CLK
clk => cnt_duty[1].CLK
clk => cnt_duty[2].CLK
clk => cnt_duty[3].CLK
clk => cnt_duty[4].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
rst => pwm_out~reg0.ACLR
rst => cnt_duty[0].ACLR
rst => cnt_duty[1].ACLR
rst => cnt_duty[2].ACLR
rst => cnt_duty[3].ACLR
rst => cnt_duty[4].ACLR
rst => clk_en.ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
en => clk_en.OUTPUTSELECT
en => cnt[2].ENA
en => cnt[1].ENA
en => cnt[0].ENA
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_test|pwm:inst16
clk => pwm_out~reg0.CLK
clk => cnt_duty[0].CLK
clk => cnt_duty[1].CLK
clk => cnt_duty[2].CLK
clk => cnt_duty[3].CLK
clk => cnt_duty[4].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
rst => pwm_out~reg0.ACLR
rst => cnt_duty[0].ACLR
rst => cnt_duty[1].ACLR
rst => cnt_duty[2].ACLR
rst => cnt_duty[3].ACLR
rst => cnt_duty[4].ACLR
rst => clk_en.ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
en => clk_en.OUTPUTSELECT
en => cnt[2].ENA
en => cnt[1].ENA
en => cnt[0].ENA
pwm_out <= pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


