static void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 , * V_5 ;\r\nF_2 (dev_res, tmp, head, list) {\r\nF_3 ( & V_4 -> V_6 ) ;\r\nF_4 ( V_4 ) ;\r\n}\r\n}\r\nstatic int F_5 ( struct V_1 * V_2 ,\r\nstruct V_7 * V_8 , struct V_9 * V_10 ,\r\nT_1 V_11 , T_1 V_12 )\r\n{\r\nstruct V_3 * V_5 ;\r\nV_5 = F_6 ( sizeof( * V_5 ) , V_13 ) ;\r\nif ( ! V_5 ) {\r\nF_7 ( L_1 ) ;\r\nreturn - V_14 ;\r\n}\r\nV_5 -> V_10 = V_10 ;\r\nV_5 -> V_8 = V_8 ;\r\nV_5 -> V_15 = V_10 -> V_15 ;\r\nV_5 -> V_16 = V_10 -> V_16 ;\r\nV_5 -> V_17 = V_10 -> V_17 ;\r\nV_5 -> V_11 = V_11 ;\r\nV_5 -> V_12 = V_12 ;\r\nF_8 ( & V_5 -> V_6 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( struct V_1 * V_2 ,\r\nstruct V_9 * V_10 )\r\n{\r\nstruct V_3 * V_4 , * V_5 ;\r\nF_2 (dev_res, tmp, head, list) {\r\nif ( V_4 -> V_10 == V_10 ) {\r\nF_3 ( & V_4 -> V_6 ) ;\r\nF_4 ( V_4 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic T_1 F_10 ( struct V_1 * V_2 ,\r\nstruct V_9 * V_10 )\r\n{\r\nstruct V_3 * V_4 ;\r\nF_11 (dev_res, head, list) {\r\nif ( V_4 -> V_10 == V_10 ) {\r\nint V_18 = V_10 - & V_4 -> V_8 -> V_9 [ 0 ] ;\r\nF_12 ( V_19 , & V_4 -> V_8 -> V_8 ,\r\nL_2 ,\r\nV_18 , V_4 -> V_10 ,\r\n( unsigned long long ) V_4 -> V_11 ) ;\r\nreturn V_4 -> V_11 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( struct V_7 * V_8 , struct V_1 * V_2 )\r\n{\r\nint V_20 ;\r\nfor ( V_20 = 0 ; V_20 < V_21 ; V_20 ++ ) {\r\nstruct V_9 * V_22 ;\r\nstruct V_3 * V_4 , * V_5 ;\r\nT_1 V_23 ;\r\nstruct V_1 * V_24 ;\r\nV_22 = & V_8 -> V_9 [ V_20 ] ;\r\nif ( V_22 -> V_17 & V_25 )\r\ncontinue;\r\nif ( ! ( V_22 -> V_17 ) || V_22 -> V_26 )\r\ncontinue;\r\nV_23 = F_14 ( V_8 , V_22 ) ;\r\nif ( ! V_23 ) {\r\nF_15 ( & V_8 -> V_8 , L_3 ,\r\nV_20 , V_22 ) ;\r\ncontinue;\r\n}\r\nV_5 = F_6 ( sizeof( * V_5 ) , V_13 ) ;\r\nif ( ! V_5 )\r\nF_16 ( L_4\r\nL_5 ) ;\r\nV_5 -> V_10 = V_22 ;\r\nV_5 -> V_8 = V_8 ;\r\nV_24 = V_2 ;\r\nF_11 (dev_res, head, list) {\r\nT_1 V_27 ;\r\nV_27 = F_14 ( V_4 -> V_8 ,\r\nV_4 -> V_10 ) ;\r\nif ( V_23 > V_27 ) {\r\nV_24 = & V_4 -> V_6 ;\r\nbreak;\r\n}\r\n}\r\nF_17 ( & V_5 -> V_6 , V_24 ) ;\r\n}\r\n}\r\nstatic void F_18 ( struct V_7 * V_8 ,\r\nstruct V_1 * V_2 )\r\n{\r\nT_2 V_28 = V_8 -> V_28 >> 8 ;\r\nif ( V_28 == V_29 || V_28 == V_30 )\r\nreturn;\r\nif ( V_28 == V_31 ) {\r\nT_2 V_32 ;\r\nF_19 ( V_8 , V_33 , & V_32 ) ;\r\nif ( V_32 & ( V_34 | V_35 ) )\r\nreturn;\r\n}\r\nF_13 ( V_8 , V_2 ) ;\r\n}\r\nstatic inline void F_20 ( struct V_9 * V_10 )\r\n{\r\nV_10 -> V_15 = 0 ;\r\nV_10 -> V_16 = 0 ;\r\nV_10 -> V_17 = 0 ;\r\n}\r\nstatic void F_21 ( struct V_1 * V_36 ,\r\nstruct V_1 * V_2 )\r\n{\r\nstruct V_9 * V_10 ;\r\nstruct V_3 * V_37 , * V_5 ;\r\nstruct V_3 * V_4 ;\r\nT_1 V_11 ;\r\nint V_18 ;\r\nF_2 (add_res, tmp, realloc_head, list) {\r\nbool V_38 = false ;\r\nV_10 = V_37 -> V_10 ;\r\nif ( ! V_10 -> V_17 )\r\ngoto V_39;\r\nF_11 (dev_res, head, list) {\r\nif ( V_4 -> V_10 == V_10 ) {\r\nV_38 = true ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_38 )\r\ncontinue;\r\nV_18 = V_10 - & V_37 -> V_8 -> V_9 [ 0 ] ;\r\nV_11 = V_37 -> V_11 ;\r\nif ( ! F_22 ( V_10 ) ) {\r\nV_10 -> V_15 = V_37 -> V_15 ;\r\nV_10 -> V_16 = V_10 -> V_15 + V_11 - 1 ;\r\nif ( F_23 ( V_37 -> V_8 , V_18 ) )\r\nF_20 ( V_10 ) ;\r\n} else {\r\nT_1 V_27 = V_37 -> V_12 ;\r\nV_10 -> V_17 |= V_37 -> V_17 &\r\n( V_40 | V_41 ) ;\r\nif ( F_24 ( V_37 -> V_8 , V_18 ,\r\nV_11 , V_27 ) )\r\nF_12 ( V_19 , & V_37 -> V_8 -> V_8 ,\r\nL_6 ,\r\n( unsigned long long ) V_11 ,\r\nV_18 , V_10 ) ;\r\n}\r\nV_39:\r\nF_3 ( & V_37 -> V_6 ) ;\r\nF_4 ( V_37 ) ;\r\n}\r\n}\r\nstatic void F_25 ( struct V_1 * V_2 ,\r\nstruct V_1 * V_42 )\r\n{\r\nstruct V_9 * V_10 ;\r\nstruct V_3 * V_4 ;\r\nint V_18 ;\r\nF_11 (dev_res, head, list) {\r\nV_10 = V_4 -> V_10 ;\r\nV_18 = V_10 - & V_4 -> V_8 -> V_9 [ 0 ] ;\r\nif ( F_22 ( V_10 ) &&\r\nF_23 ( V_4 -> V_8 , V_18 ) ) {\r\nif ( V_42 && ! F_26 ( V_4 -> V_8 -> V_43 ) ) {\r\nif ( ! ( ( V_18 == V_44 ) &&\r\n( ! ( V_10 -> V_17 & V_45 ) ) ) )\r\nF_5 ( V_42 ,\r\nV_4 -> V_8 , V_10 ,\r\n0 ,\r\n0 ) ;\r\n}\r\nF_20 ( V_10 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_27 ( struct V_1 * V_2 ,\r\nstruct V_1 * V_36 ,\r\nstruct V_1 * V_42 )\r\n{\r\nF_28 ( V_46 ) ;\r\nF_28 ( V_47 ) ;\r\nstruct V_3 * V_48 ;\r\nstruct V_3 * V_4 ;\r\nif ( ! V_36 || F_29 ( V_36 ) )\r\ngoto V_49;\r\nF_11 (dev_res, head, list) {\r\nif ( F_5 ( & V_46 , V_4 -> V_8 , V_4 -> V_10 , 0 , 0 ) ) {\r\nF_1 ( & V_46 ) ;\r\ngoto V_49;\r\n}\r\n}\r\nF_11 (dev_res, head, list)\r\nV_4 -> V_10 -> V_16 += F_10 ( V_36 ,\r\nV_4 -> V_10 ) ;\r\nF_25 ( V_2 , & V_47 ) ;\r\nif ( F_29 ( & V_47 ) ) {\r\nF_11 (dev_res, head, list)\r\nF_9 ( V_36 , V_4 -> V_10 ) ;\r\nF_1 ( & V_46 ) ;\r\nF_1 ( V_2 ) ;\r\nreturn;\r\n}\r\nF_1 ( & V_47 ) ;\r\nF_11 (dev_res, head, list)\r\nif ( V_4 -> V_10 -> V_26 )\r\nF_30 ( V_4 -> V_10 ) ;\r\nF_11 (save_res, &save_head, list) {\r\nstruct V_9 * V_10 = V_48 -> V_10 ;\r\nV_10 -> V_15 = V_48 -> V_15 ;\r\nV_10 -> V_16 = V_48 -> V_16 ;\r\nV_10 -> V_17 = V_48 -> V_17 ;\r\n}\r\nF_1 ( & V_46 ) ;\r\nV_49:\r\nF_25 ( V_2 , V_42 ) ;\r\nif ( V_36 )\r\nF_21 ( V_36 , V_2 ) ;\r\nF_1 ( V_2 ) ;\r\n}\r\nstatic void F_31 ( struct V_7 * V_8 ,\r\nstruct V_1 * V_50 ,\r\nstruct V_1 * V_42 )\r\n{\r\nF_28 ( V_2 ) ;\r\nF_18 ( V_8 , & V_2 ) ;\r\nF_27 ( & V_2 , V_50 , V_42 ) ;\r\n}\r\nstatic void F_32 ( const struct V_51 * V_43 ,\r\nstruct V_1 * V_36 ,\r\nstruct V_1 * V_42 )\r\n{\r\nstruct V_7 * V_8 ;\r\nF_28 ( V_2 ) ;\r\nF_11 (dev, &bus->devices, bus_list)\r\nF_18 ( V_8 , & V_2 ) ;\r\nF_27 ( & V_2 , V_36 , V_42 ) ;\r\n}\r\nvoid F_33 ( struct V_51 * V_43 )\r\n{\r\nstruct V_7 * V_52 = V_43 -> V_53 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_54 V_55 ;\r\nF_34 ( & V_52 -> V_8 , L_7 ,\r\nV_43 -> V_56 , V_43 -> V_57 ) ;\r\nV_10 = V_43 -> V_9 [ 0 ] ;\r\nF_35 ( V_52 , & V_55 , V_10 ) ;\r\nif ( V_10 -> V_17 & V_58 ) {\r\nF_34 ( & V_52 -> V_8 , L_8 , V_10 ) ;\r\nF_36 ( V_52 , V_59 ,\r\nV_55 . V_15 ) ;\r\nF_36 ( V_52 , V_60 ,\r\nV_55 . V_16 ) ;\r\n}\r\nV_10 = V_43 -> V_9 [ 1 ] ;\r\nF_35 ( V_52 , & V_55 , V_10 ) ;\r\nif ( V_10 -> V_17 & V_58 ) {\r\nF_34 ( & V_52 -> V_8 , L_8 , V_10 ) ;\r\nF_36 ( V_52 , V_61 ,\r\nV_55 . V_15 ) ;\r\nF_36 ( V_52 , V_62 ,\r\nV_55 . V_16 ) ;\r\n}\r\nV_10 = V_43 -> V_9 [ 2 ] ;\r\nF_35 ( V_52 , & V_55 , V_10 ) ;\r\nif ( V_10 -> V_17 & V_63 ) {\r\nF_34 ( & V_52 -> V_8 , L_8 , V_10 ) ;\r\nF_36 ( V_52 , V_64 ,\r\nV_55 . V_15 ) ;\r\nF_36 ( V_52 , V_65 ,\r\nV_55 . V_16 ) ;\r\n}\r\nV_10 = V_43 -> V_9 [ 3 ] ;\r\nF_35 ( V_52 , & V_55 , V_10 ) ;\r\nif ( V_10 -> V_17 & V_63 ) {\r\nF_34 ( & V_52 -> V_8 , L_8 , V_10 ) ;\r\nF_36 ( V_52 , V_66 ,\r\nV_55 . V_15 ) ;\r\nF_36 ( V_52 , V_67 ,\r\nV_55 . V_16 ) ;\r\n}\r\n}\r\nstatic void F_37 ( struct V_51 * V_43 )\r\n{\r\nstruct V_7 * V_52 = V_43 -> V_53 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_54 V_55 ;\r\nT_3 V_68 , V_69 ;\r\nV_10 = V_43 -> V_9 [ 0 ] ;\r\nF_35 ( V_52 , & V_55 , V_10 ) ;\r\nif ( V_10 -> V_17 & V_58 ) {\r\nF_38 ( V_52 , V_70 , & V_68 ) ;\r\nV_68 &= 0xffff0000 ;\r\nV_68 |= ( V_55 . V_15 >> 8 ) & 0x00f0 ;\r\nV_68 |= V_55 . V_16 & 0xf000 ;\r\nV_69 = ( V_55 . V_16 & 0xffff0000 ) | ( V_55 . V_15 >> 16 ) ;\r\nF_34 ( & V_52 -> V_8 , L_8 , V_10 ) ;\r\n} else {\r\nV_69 = 0 ;\r\nV_68 = 0x00f0 ;\r\n}\r\nF_36 ( V_52 , V_71 , 0x0000ffff ) ;\r\nF_36 ( V_52 , V_70 , V_68 ) ;\r\nF_36 ( V_52 , V_71 , V_69 ) ;\r\n}\r\nstatic void F_39 ( struct V_51 * V_43 )\r\n{\r\nstruct V_7 * V_52 = V_43 -> V_53 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_54 V_55 ;\r\nT_3 V_68 ;\r\nV_10 = V_43 -> V_9 [ 1 ] ;\r\nF_35 ( V_52 , & V_55 , V_10 ) ;\r\nif ( V_10 -> V_17 & V_63 ) {\r\nV_68 = ( V_55 . V_15 >> 16 ) & 0xfff0 ;\r\nV_68 |= V_55 . V_16 & 0xfff00000 ;\r\nF_34 ( & V_52 -> V_8 , L_8 , V_10 ) ;\r\n} else {\r\nV_68 = 0x0000fff0 ;\r\n}\r\nF_36 ( V_52 , V_72 , V_68 ) ;\r\n}\r\nstatic void F_40 ( struct V_51 * V_43 )\r\n{\r\nstruct V_7 * V_52 = V_43 -> V_53 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_54 V_55 ;\r\nT_3 V_68 , V_73 , V_74 ;\r\nF_36 ( V_52 , V_75 , 0 ) ;\r\nV_73 = V_74 = 0 ;\r\nV_10 = V_43 -> V_9 [ 2 ] ;\r\nF_35 ( V_52 , & V_55 , V_10 ) ;\r\nif ( V_10 -> V_17 & V_76 ) {\r\nV_68 = ( V_55 . V_15 >> 16 ) & 0xfff0 ;\r\nV_68 |= V_55 . V_16 & 0xfff00000 ;\r\nif ( V_10 -> V_17 & V_77 ) {\r\nV_73 = F_41 ( V_55 . V_15 ) ;\r\nV_74 = F_41 ( V_55 . V_16 ) ;\r\n}\r\nF_34 ( & V_52 -> V_8 , L_8 , V_10 ) ;\r\n} else {\r\nV_68 = 0x0000fff0 ;\r\n}\r\nF_36 ( V_52 , V_78 , V_68 ) ;\r\nF_36 ( V_52 , V_79 , V_73 ) ;\r\nF_36 ( V_52 , V_75 , V_74 ) ;\r\n}\r\nstatic void F_42 ( struct V_51 * V_43 , unsigned long type )\r\n{\r\nstruct V_7 * V_52 = V_43 -> V_53 ;\r\nF_34 ( & V_52 -> V_8 , L_9 ,\r\nV_43 -> V_56 , V_43 -> V_57 ) ;\r\nif ( type & V_58 )\r\nF_37 ( V_43 ) ;\r\nif ( type & V_63 )\r\nF_39 ( V_43 ) ;\r\nif ( type & V_76 )\r\nF_40 ( V_43 ) ;\r\nF_43 ( V_52 , V_80 , V_43 -> V_81 ) ;\r\n}\r\nvoid F_44 ( struct V_51 * V_43 )\r\n{\r\nunsigned long type = V_58 | V_63 |\r\nV_76 ;\r\nF_42 ( V_43 , type ) ;\r\n}\r\nstatic void F_45 ( struct V_51 * V_43 )\r\n{\r\nT_2 V_82 ;\r\nT_3 V_83 ;\r\nstruct V_7 * V_52 = V_43 -> V_53 ;\r\nstruct V_9 * V_84 ;\r\nV_84 = & V_52 -> V_9 [ V_85 ] ;\r\nV_84 [ 1 ] . V_17 |= V_63 ;\r\nF_19 ( V_52 , V_70 , & V_82 ) ;\r\nif ( ! V_82 ) {\r\nF_43 ( V_52 , V_70 , 0xf0f0 ) ;\r\nF_19 ( V_52 , V_70 , & V_82 ) ;\r\nF_43 ( V_52 , V_70 , 0x0 ) ;\r\n}\r\nif ( V_82 )\r\nV_84 [ 0 ] . V_17 |= V_58 ;\r\nif ( V_52 -> V_86 == V_87 && V_52 -> V_88 == 0x0001 )\r\nreturn;\r\nF_38 ( V_52 , V_78 , & V_83 ) ;\r\nif ( ! V_83 ) {\r\nF_36 ( V_52 , V_78 ,\r\n0xfff0fff0 ) ;\r\nF_38 ( V_52 , V_78 , & V_83 ) ;\r\nF_36 ( V_52 , V_78 , 0x0 ) ;\r\n}\r\nif ( V_83 ) {\r\nV_84 [ 2 ] . V_17 |= V_63 | V_76 ;\r\nif ( ( V_83 & V_89 ) ==\r\nV_90 ) {\r\nV_84 [ 2 ] . V_17 |= V_77 ;\r\nV_84 [ 2 ] . V_17 |= V_90 ;\r\n}\r\n}\r\nif ( V_84 [ 2 ] . V_17 & V_77 ) {\r\nT_3 V_91 , V_5 ;\r\nF_38 ( V_52 , V_79 ,\r\n& V_91 ) ;\r\nF_36 ( V_52 , V_79 ,\r\n0xffffffff ) ;\r\nF_38 ( V_52 , V_79 , & V_5 ) ;\r\nif ( ! V_5 )\r\nV_84 [ 2 ] . V_17 &= ~ V_77 ;\r\nF_36 ( V_52 , V_79 ,\r\nV_91 ) ;\r\n}\r\n}\r\nstatic struct V_9 * F_46 ( struct V_51 * V_43 , unsigned long type )\r\n{\r\nint V_20 ;\r\nstruct V_9 * V_22 ;\r\nunsigned long V_92 = V_58 | V_63 |\r\nV_76 ;\r\nF_47 (bus, r, i) {\r\nif ( V_22 == & V_93 || V_22 == & V_94 )\r\ncontinue;\r\nif ( V_22 && ( V_22 -> V_17 & V_92 ) == type && ! V_22 -> V_26 )\r\nreturn V_22 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstatic T_1 F_48 ( T_1 V_95 ,\r\nT_1 V_96 ,\r\nT_1 V_97 ,\r\nT_1 V_98 ,\r\nT_1 V_27 )\r\n{\r\nif ( V_95 < V_96 )\r\nV_95 = V_96 ;\r\nif ( V_98 == 1 )\r\nV_98 = 0 ;\r\n#if F_49 ( V_99 ) || F_49 ( V_100 )\r\nV_95 = ( V_95 & 0xff ) + ( ( V_95 & ~ 0xffUL ) << 2 ) ;\r\n#endif\r\nV_95 = F_50 ( V_95 + V_97 , V_27 ) ;\r\nif ( V_95 < V_98 )\r\nV_95 = V_98 ;\r\nreturn V_95 ;\r\n}\r\nstatic T_1 F_51 ( T_1 V_95 ,\r\nT_1 V_96 ,\r\nT_1 V_97 ,\r\nT_1 V_98 ,\r\nT_1 V_27 )\r\n{\r\nif ( V_95 < V_96 )\r\nV_95 = V_96 ;\r\nif ( V_98 == 1 )\r\nV_98 = 0 ;\r\nif ( V_95 < V_98 )\r\nV_95 = V_98 ;\r\nV_95 = F_50 ( V_95 + V_97 , V_27 ) ;\r\nreturn V_95 ;\r\n}\r\nstatic void F_52 ( struct V_51 * V_43 , T_1 V_96 ,\r\nT_1 V_11 , struct V_1 * V_36 )\r\n{\r\nstruct V_7 * V_8 ;\r\nstruct V_9 * V_84 = F_46 ( V_43 , V_58 ) ;\r\nunsigned long V_95 = 0 , V_101 = 0 , V_97 = 0 ;\r\nT_1 V_102 = 0 ;\r\nif ( ! V_84 )\r\nreturn;\r\nF_11 (dev, &bus->devices, bus_list) {\r\nint V_20 ;\r\nfor ( V_20 = 0 ; V_20 < V_21 ; V_20 ++ ) {\r\nstruct V_9 * V_22 = & V_8 -> V_9 [ V_20 ] ;\r\nunsigned long V_103 ;\r\nif ( V_22 -> V_26 || ! ( V_22 -> V_17 & V_58 ) )\r\ncontinue;\r\nV_103 = F_22 ( V_22 ) ;\r\nif ( V_103 < 0x400 )\r\nV_95 += V_103 ;\r\nelse\r\nV_97 += V_103 ;\r\nif ( V_36 )\r\nV_102 += F_10 ( V_36 , V_22 ) ;\r\n}\r\n}\r\nV_101 = F_48 ( V_95 , V_96 , V_97 ,\r\nF_22 ( V_84 ) , 4096 ) ;\r\nif ( V_102 > V_11 )\r\nV_11 = V_102 ;\r\nV_97 = ( ! V_36 || ( V_36 && ! V_11 ) ) ? V_101 :\r\nF_48 ( V_95 , V_96 , V_11 + V_97 ,\r\nF_22 ( V_84 ) , 4096 ) ;\r\nif ( ! V_101 && ! V_97 ) {\r\nif ( V_84 -> V_15 || V_84 -> V_16 )\r\nF_34 ( & V_43 -> V_53 -> V_8 , L_10\r\nL_11 , V_84 ,\r\nV_43 -> V_56 , V_43 -> V_57 ) ;\r\nV_84 -> V_17 = 0 ;\r\nreturn;\r\n}\r\nV_84 -> V_15 = 4096 ;\r\nV_84 -> V_16 = V_84 -> V_15 + V_101 - 1 ;\r\nV_84 -> V_17 |= V_40 ;\r\nif ( V_97 > V_101 && V_36 ) {\r\nF_5 ( V_36 , V_43 -> V_53 , V_84 , V_97 - V_101 , 4096 ) ;\r\nF_12 ( V_19 , & V_43 -> V_53 -> V_8 , L_12\r\nL_13 , V_84 ,\r\nV_43 -> V_56 , V_43 -> V_57 , V_97 - V_101 ) ;\r\n}\r\n}\r\nstatic int F_53 ( struct V_51 * V_43 , unsigned long V_104 ,\r\nunsigned long type , T_1 V_96 ,\r\nT_1 V_11 ,\r\nstruct V_1 * V_36 )\r\n{\r\nstruct V_7 * V_8 ;\r\nT_1 V_12 , V_27 , V_95 , V_101 , V_97 ;\r\nT_1 V_105 [ 12 ] ;\r\nint V_106 , V_107 ;\r\nstruct V_9 * V_84 = F_46 ( V_43 , type ) ;\r\nunsigned int V_108 = 0 ;\r\nT_1 V_102 = 0 ;\r\nif ( ! V_84 )\r\nreturn 0 ;\r\nmemset ( V_105 , 0 , sizeof( V_105 ) ) ;\r\nV_107 = 0 ;\r\nV_95 = 0 ;\r\nV_108 = V_84 -> V_17 & V_77 ;\r\nV_84 -> V_17 &= ~ V_77 ;\r\nF_11 (dev, &bus->devices, bus_list) {\r\nint V_20 ;\r\nfor ( V_20 = 0 ; V_20 < V_21 ; V_20 ++ ) {\r\nstruct V_9 * V_22 = & V_8 -> V_9 [ V_20 ] ;\r\nT_1 V_103 ;\r\nif ( V_22 -> V_26 || ( V_22 -> V_17 & V_104 ) != type )\r\ncontinue;\r\nV_103 = F_22 ( V_22 ) ;\r\n#ifdef F_54\r\nif ( V_36 && V_20 >= V_109 &&\r\nV_20 <= V_110 ) {\r\nV_22 -> V_16 = V_22 -> V_15 - 1 ;\r\nF_5 ( V_36 , V_8 , V_22 , V_103 , 0 ) ;\r\nV_102 += V_103 ;\r\ncontinue;\r\n}\r\n#endif\r\nV_27 = F_14 ( V_8 , V_22 ) ;\r\nV_106 = F_55 ( V_27 ) - 20 ;\r\nif ( V_106 > 11 ) {\r\nF_15 ( & V_8 -> V_8 , L_14\r\nL_15 , V_20 , V_22 ,\r\n( unsigned long long ) V_27 ) ;\r\nV_22 -> V_17 = 0 ;\r\ncontinue;\r\n}\r\nV_95 += V_103 ;\r\nif ( V_106 < 0 )\r\nV_106 = 0 ;\r\nif ( V_103 == V_27 )\r\nV_105 [ V_106 ] += V_27 ;\r\nif ( V_106 > V_107 )\r\nV_107 = V_106 ;\r\nV_108 &= V_22 -> V_17 & V_77 ;\r\nif ( V_36 )\r\nV_102 += F_10 ( V_36 , V_22 ) ;\r\n}\r\n}\r\nV_27 = 0 ;\r\nV_12 = 0 ;\r\nfor ( V_106 = 0 ; V_106 <= V_107 ; V_106 ++ ) {\r\nT_1 V_111 = 1 ;\r\nV_111 <<= ( V_106 + 20 ) ;\r\nif ( ! V_27 )\r\nV_12 = V_111 ;\r\nelse if ( F_50 ( V_27 + V_12 , V_12 ) < V_111 )\r\nV_12 = V_111 >> 1 ;\r\nV_27 += V_105 [ V_106 ] ;\r\n}\r\nV_101 = F_51 ( V_95 , V_96 , 0 , F_22 ( V_84 ) , V_12 ) ;\r\nif ( V_102 > V_11 )\r\nV_11 = V_102 ;\r\nV_97 = ( ! V_36 || ( V_36 && ! V_11 ) ) ? V_101 :\r\nF_51 ( V_95 , V_96 , V_11 ,\r\nF_22 ( V_84 ) , V_12 ) ;\r\nif ( ! V_101 && ! V_97 ) {\r\nif ( V_84 -> V_15 || V_84 -> V_16 )\r\nF_34 ( & V_43 -> V_53 -> V_8 , L_10\r\nL_11 , V_84 ,\r\nV_43 -> V_56 , V_43 -> V_57 ) ;\r\nV_84 -> V_17 = 0 ;\r\nreturn 1 ;\r\n}\r\nV_84 -> V_15 = V_12 ;\r\nV_84 -> V_16 = V_101 + V_12 - 1 ;\r\nV_84 -> V_17 |= V_40 | V_108 ;\r\nif ( V_97 > V_101 && V_36 ) {\r\nF_5 ( V_36 , V_43 -> V_53 , V_84 , V_97 - V_101 , V_12 ) ;\r\nF_12 ( V_19 , & V_43 -> V_53 -> V_8 , L_12\r\nL_16 , V_84 ,\r\nV_43 -> V_56 , V_43 -> V_57 , ( unsigned long long ) V_97 - V_101 ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nunsigned long F_56 ( struct V_9 * V_10 )\r\n{\r\nif ( V_10 -> V_17 & V_58 )\r\nreturn V_112 ;\r\nif ( V_10 -> V_17 & V_63 )\r\nreturn V_113 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_57 ( struct V_51 * V_43 ,\r\nstruct V_1 * V_36 )\r\n{\r\nstruct V_7 * V_52 = V_43 -> V_53 ;\r\nstruct V_9 * V_84 = & V_52 -> V_9 [ V_85 ] ;\r\nT_1 V_114 = V_113 * 2 ;\r\nT_2 V_115 ;\r\nif ( V_84 [ 0 ] . V_26 )\r\ngoto V_116;\r\nV_84 [ 0 ] . V_15 = V_112 ;\r\nV_84 [ 0 ] . V_16 = V_84 [ 0 ] . V_15 + V_112 - 1 ;\r\nV_84 [ 0 ] . V_17 |= V_58 | V_40 ;\r\nif ( V_36 ) {\r\nV_84 [ 0 ] . V_16 -= V_112 ;\r\nF_5 ( V_36 , V_52 , V_84 , V_112 ,\r\nV_112 ) ;\r\n}\r\nV_116:\r\nif ( V_84 [ 1 ] . V_26 )\r\ngoto V_117;\r\nV_84 [ 1 ] . V_15 = V_112 ;\r\nV_84 [ 1 ] . V_16 = V_84 [ 1 ] . V_15 + V_112 - 1 ;\r\nV_84 [ 1 ] . V_17 |= V_58 | V_40 ;\r\nif ( V_36 ) {\r\nV_84 [ 1 ] . V_16 -= V_112 ;\r\nF_5 ( V_36 , V_52 , V_84 + 1 , V_112 ,\r\nV_112 ) ;\r\n}\r\nV_117:\r\nF_19 ( V_52 , V_118 , & V_115 ) ;\r\nif ( V_115 & V_119 ) {\r\nV_115 &= ~ V_119 ;\r\nF_43 ( V_52 , V_118 , V_115 ) ;\r\nF_19 ( V_52 , V_118 , & V_115 ) ;\r\n}\r\nF_19 ( V_52 , V_118 , & V_115 ) ;\r\nif ( ! ( V_115 & V_120 ) ) {\r\nV_115 |= V_120 ;\r\nF_43 ( V_52 , V_118 , V_115 ) ;\r\nF_19 ( V_52 , V_118 , & V_115 ) ;\r\n}\r\nif ( V_84 [ 2 ] . V_26 )\r\ngoto V_121;\r\nif ( V_115 & V_120 ) {\r\nV_84 [ 2 ] . V_15 = V_113 ;\r\nV_84 [ 2 ] . V_16 = V_84 [ 2 ] . V_15 + V_113 - 1 ;\r\nV_84 [ 2 ] . V_17 |= V_63 | V_76 |\r\nV_40 ;\r\nif ( V_36 ) {\r\nV_84 [ 2 ] . V_16 -= V_113 ;\r\nF_5 ( V_36 , V_52 , V_84 + 2 ,\r\nV_113 , V_113 ) ;\r\n}\r\nV_114 = V_113 ;\r\n}\r\nV_121:\r\nif ( V_84 [ 3 ] . V_26 )\r\ngoto V_122;\r\nV_84 [ 3 ] . V_15 = V_113 ;\r\nV_84 [ 3 ] . V_16 = V_84 [ 3 ] . V_15 + V_114 - 1 ;\r\nV_84 [ 3 ] . V_17 |= V_63 | V_40 ;\r\nif ( V_36 ) {\r\nV_84 [ 3 ] . V_16 -= V_114 ;\r\nF_5 ( V_36 , V_52 , V_84 + 3 , V_114 ,\r\nV_113 ) ;\r\n}\r\nV_122:\r\n;\r\n}\r\nvoid T_4 F_58 ( struct V_51 * V_43 ,\r\nstruct V_1 * V_36 )\r\n{\r\nstruct V_7 * V_8 ;\r\nunsigned long V_104 , V_123 ;\r\nT_1 V_124 = 0 , V_125 = 0 ;\r\nF_11 (dev, &bus->devices, bus_list) {\r\nstruct V_51 * V_126 = V_8 -> V_57 ;\r\nif ( ! V_126 )\r\ncontinue;\r\nswitch ( V_8 -> V_28 >> 8 ) {\r\ncase V_127 :\r\nF_57 ( V_126 , V_36 ) ;\r\nbreak;\r\ncase V_128 :\r\ndefault:\r\nF_58 ( V_126 , V_36 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_43 -> V_53 )\r\nreturn;\r\nswitch ( V_43 -> V_53 -> V_28 >> 8 ) {\r\ncase V_127 :\r\nbreak;\r\ncase V_128 :\r\nF_45 ( V_43 ) ;\r\nif ( V_43 -> V_53 -> V_129 ) {\r\nV_125 = V_130 ;\r\nV_124 = V_131 ;\r\n}\r\ndefault:\r\nF_52 ( V_43 , V_36 ? 0 : V_125 ,\r\nV_125 , V_36 ) ;\r\nV_104 = V_63 ;\r\nV_123 = V_63 | V_76 ;\r\nif ( F_53 ( V_43 , V_123 , V_123 ,\r\nV_36 ? 0 : V_124 ,\r\nV_124 , V_36 ) )\r\nV_104 = V_123 ;\r\nelse\r\nV_124 += V_124 ;\r\nF_53 ( V_43 , V_104 , V_63 ,\r\nV_36 ? 0 : V_124 ,\r\nV_124 , V_36 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid T_4 F_59 ( struct V_51 * V_43 )\r\n{\r\nF_58 ( V_43 , NULL ) ;\r\n}\r\nstatic void T_4 F_60 ( const struct V_51 * V_43 ,\r\nstruct V_1 * V_36 ,\r\nstruct V_1 * V_42 )\r\n{\r\nstruct V_51 * V_126 ;\r\nstruct V_7 * V_8 ;\r\nF_32 ( V_43 , V_36 , V_42 ) ;\r\nF_11 (dev, &bus->devices, bus_list) {\r\nV_126 = V_8 -> V_57 ;\r\nif ( ! V_126 )\r\ncontinue;\r\nF_60 ( V_126 , V_36 , V_42 ) ;\r\nswitch ( V_8 -> V_28 >> 8 ) {\r\ncase V_128 :\r\nif ( ! F_61 ( V_8 ) )\r\nF_44 ( V_126 ) ;\r\nbreak;\r\ncase V_127 :\r\nF_33 ( V_126 ) ;\r\nbreak;\r\ndefault:\r\nF_34 ( & V_8 -> V_8 , L_17\r\nL_18 , F_62 ( V_126 ) , V_126 -> V_132 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nvoid T_4 F_63 ( const struct V_51 * V_43 )\r\n{\r\nF_60 ( V_43 , NULL , NULL ) ;\r\n}\r\nstatic void T_4 F_64 ( const struct V_7 * V_52 ,\r\nstruct V_1 * V_50 ,\r\nstruct V_1 * V_42 )\r\n{\r\nstruct V_51 * V_126 ;\r\nF_31 ( (struct V_7 * ) V_52 ,\r\nV_50 , V_42 ) ;\r\nV_126 = V_52 -> V_57 ;\r\nif ( ! V_126 )\r\nreturn;\r\nF_60 ( V_126 , V_50 , V_42 ) ;\r\nswitch ( V_52 -> V_28 >> 8 ) {\r\ncase V_128 :\r\nF_44 ( V_126 ) ;\r\nbreak;\r\ncase V_127 :\r\nF_33 ( V_126 ) ;\r\nbreak;\r\ndefault:\r\nF_34 ( & V_52 -> V_8 , L_17\r\nL_18 , F_62 ( V_126 ) , V_126 -> V_132 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_65 ( struct V_51 * V_43 ,\r\nunsigned long type )\r\n{\r\nint V_18 ;\r\nbool V_133 = false ;\r\nstruct V_7 * V_8 ;\r\nstruct V_9 * V_22 ;\r\nunsigned long V_92 = V_58 | V_63 |\r\nV_76 ;\r\nV_8 = V_43 -> V_53 ;\r\nfor ( V_18 = V_85 ; V_18 <= V_134 ;\r\nV_18 ++ ) {\r\nV_22 = & V_8 -> V_9 [ V_18 ] ;\r\nif ( ( V_22 -> V_17 & V_92 ) != type )\r\ncontinue;\r\nif ( ! V_22 -> V_26 )\r\ncontinue;\r\nF_66 ( V_22 ) ;\r\nif ( ! F_30 ( V_22 ) ) {\r\nF_12 ( V_19 , & V_8 -> V_8 ,\r\nL_19 , V_18 , V_22 ) ;\r\nV_22 -> V_16 = F_22 ( V_22 ) - 1 ;\r\nV_22 -> V_15 = 0 ;\r\nV_22 -> V_17 = 0 ;\r\nV_133 = true ;\r\n}\r\n}\r\nif ( V_133 ) {\r\nif ( type & V_76 )\r\ntype = V_76 ;\r\nF_42 ( V_43 , type ) ;\r\n}\r\n}\r\nstatic void T_4 F_67 ( struct V_51 * V_43 ,\r\nunsigned long type ,\r\nenum V_135 V_136 )\r\n{\r\nstruct V_7 * V_8 ;\r\nbool V_137 = true ;\r\nF_11 (dev, &bus->devices, bus_list) {\r\nstruct V_51 * V_126 = V_8 -> V_57 ;\r\nif ( ! V_126 )\r\ncontinue;\r\nV_137 = false ;\r\nif ( ( V_8 -> V_28 >> 8 ) != V_128 )\r\ncontinue;\r\nif ( V_136 == V_138 )\r\nF_67 ( V_126 , type ,\r\nV_138 ) ;\r\n}\r\nif ( F_26 ( V_43 ) )\r\nreturn;\r\nif ( ( V_43 -> V_53 -> V_28 >> 8 ) != V_128 )\r\nreturn;\r\nif ( ( V_136 == V_138 ) || V_137 )\r\nF_65 ( V_43 , type ) ;\r\n}\r\nstatic void F_68 ( struct V_51 * V_43 )\r\n{\r\nstruct V_9 * V_10 ;\r\nint V_20 ;\r\nF_47 (bus, res, i) {\r\nif ( ! V_10 || ! V_10 -> V_16 || ! V_10 -> V_17 )\r\ncontinue;\r\nF_12 ( V_19 , & V_43 -> V_8 , L_20 , V_20 , V_10 ) ;\r\n}\r\n}\r\nstatic void F_69 ( struct V_51 * V_43 )\r\n{\r\nstruct V_51 * V_126 ;\r\nstruct V_7 * V_8 ;\r\nF_68 ( V_43 ) ;\r\nF_11 (dev, &bus->devices, bus_list) {\r\nV_126 = V_8 -> V_57 ;\r\nif ( ! V_126 )\r\ncontinue;\r\nF_69 ( V_126 ) ;\r\n}\r\n}\r\nstatic int T_5 F_70 ( struct V_51 * V_43 )\r\n{\r\nint V_139 = 0 ;\r\nstruct V_7 * V_8 ;\r\nF_11 (dev, &bus->devices, bus_list) {\r\nint V_140 ;\r\nstruct V_51 * V_126 = V_8 -> V_57 ;\r\nif ( ! V_126 )\r\ncontinue;\r\nV_140 = F_70 ( V_126 ) ;\r\nif ( V_140 + 1 > V_139 )\r\nV_139 = V_140 + 1 ;\r\n}\r\nreturn V_139 ;\r\n}\r\nstatic int T_5 F_71 ( void )\r\n{\r\nint V_139 = 0 ;\r\nstruct V_51 * V_43 ;\r\nF_11 (bus, &pci_root_buses, node) {\r\nint V_140 ;\r\nV_140 = F_70 ( V_43 ) ;\r\nif ( V_140 > V_139 )\r\nV_139 = V_140 ;\r\n}\r\nreturn V_139 ;\r\n}\r\nvoid T_5 F_72 ( char * V_141 )\r\n{\r\nif ( ! strncmp ( V_141 , L_21 , 3 ) )\r\nV_142 = V_143 ;\r\nelse if ( ! strncmp ( V_141 , L_22 , 2 ) )\r\nV_142 = V_144 ;\r\n}\r\nstatic bool T_5 F_73 ( void )\r\n{\r\nreturn V_142 >= V_144 ;\r\n}\r\nstatic void T_5 F_74 ( void )\r\n{\r\n#if F_49 ( F_54 ) && F_49 ( V_145 )\r\nstruct V_7 * V_8 = NULL ;\r\nif ( V_142 != V_146 )\r\nreturn;\r\nF_75 (dev) {\r\nint V_20 ;\r\nfor ( V_20 = V_109 ; V_20 <= V_110 ; V_20 ++ ) {\r\nstruct V_9 * V_22 = & V_8 -> V_9 [ V_20 ] ;\r\nif ( V_22 -> V_17 && ! V_22 -> V_15 ) {\r\nV_142 = V_147 ;\r\nreturn;\r\n}\r\n}\r\n}\r\n#endif\r\n}\r\nvoid T_5\r\nF_76 ( void )\r\n{\r\nstruct V_51 * V_43 ;\r\nF_28 ( V_36 ) ;\r\nstruct V_1 * V_148 = NULL ;\r\nint V_149 = 0 ;\r\nenum V_135 V_136 = V_150 ;\r\nF_28 ( V_42 ) ;\r\nstruct V_3 * V_151 ;\r\nunsigned long V_92 = V_58 | V_63 |\r\nV_76 ;\r\nint V_152 = 1 ;\r\nF_74 () ;\r\nif ( F_73 () ) {\r\nint V_153 = F_71 () ;\r\nV_152 = V_153 + 1 ;\r\nF_77 ( V_19 L_23 ,\r\nV_153 , V_152 ) ;\r\n}\r\nV_154:\r\nif ( V_149 + 1 == V_152 )\r\nV_148 = & V_36 ;\r\nF_11 (bus, &pci_root_buses, node)\r\nF_58 ( V_43 , V_148 ) ;\r\nF_11 (bus, &pci_root_buses, node)\r\nF_60 ( V_43 , V_148 , & V_42 ) ;\r\nif ( V_148 )\r\nF_78 ( ! F_29 ( V_148 ) ) ;\r\nV_149 ++ ;\r\nif ( F_29 ( & V_42 ) )\r\ngoto V_155;\r\nif ( V_149 >= V_152 ) {\r\nif ( V_142 == V_146 )\r\nF_77 ( V_156 L_24 ) ;\r\nelse if ( V_142 == V_147 )\r\nF_77 ( V_156 L_25 ) ;\r\nF_1 ( & V_42 ) ;\r\ngoto V_155;\r\n}\r\nF_77 ( V_19 L_26 ,\r\nV_149 + 1 ) ;\r\nif ( ( V_149 + 1 ) > 2 )\r\nV_136 = V_138 ;\r\nF_11 (fail_res, &fail_head, list) {\r\nV_43 = V_151 -> V_8 -> V_43 ;\r\nF_67 ( V_43 ,\r\nV_151 -> V_17 & V_92 ,\r\nV_136 ) ;\r\n}\r\nF_11 (fail_res, &fail_head, list) {\r\nstruct V_9 * V_10 = V_151 -> V_10 ;\r\nV_10 -> V_15 = V_151 -> V_15 ;\r\nV_10 -> V_16 = V_151 -> V_16 ;\r\nV_10 -> V_17 = V_151 -> V_17 ;\r\nif ( V_151 -> V_8 -> V_57 )\r\nV_10 -> V_17 = 0 ;\r\n}\r\nF_1 ( & V_42 ) ;\r\ngoto V_154;\r\nV_155:\r\nF_11 (bus, &pci_root_buses, node)\r\nF_79 ( V_43 ) ;\r\nF_11 (bus, &pci_root_buses, node)\r\nF_69 ( V_43 ) ;\r\n}\r\nvoid F_80 ( struct V_7 * V_52 )\r\n{\r\nstruct V_51 * V_26 = V_52 -> V_57 ;\r\nF_28 ( V_148 ) ;\r\nint V_149 = 0 ;\r\nF_28 ( V_42 ) ;\r\nstruct V_3 * V_151 ;\r\nint V_157 ;\r\nunsigned long V_92 = V_58 | V_63 |\r\nV_76 ;\r\nV_154:\r\nF_58 ( V_26 , & V_148 ) ;\r\nF_64 ( V_52 , & V_148 , & V_42 ) ;\r\nF_78 ( ! F_29 ( & V_148 ) ) ;\r\nV_149 ++ ;\r\nif ( F_29 ( & V_42 ) )\r\ngoto V_158;\r\nif ( V_149 >= 2 ) {\r\nF_1 ( & V_42 ) ;\r\ngoto V_158;\r\n}\r\nF_77 ( V_19 L_26 ,\r\nV_149 + 1 ) ;\r\nF_11 (fail_res, &fail_head, list) {\r\nstruct V_51 * V_43 = V_151 -> V_8 -> V_43 ;\r\nunsigned long V_17 = V_151 -> V_17 ;\r\nF_67 ( V_43 , V_17 & V_92 ,\r\nV_138 ) ;\r\n}\r\nF_11 (fail_res, &fail_head, list) {\r\nstruct V_9 * V_10 = V_151 -> V_10 ;\r\nV_10 -> V_15 = V_151 -> V_15 ;\r\nV_10 -> V_16 = V_151 -> V_16 ;\r\nV_10 -> V_17 = V_151 -> V_17 ;\r\nif ( V_151 -> V_8 -> V_57 )\r\nV_10 -> V_17 = 0 ;\r\n}\r\nF_1 ( & V_42 ) ;\r\ngoto V_154;\r\nV_158:\r\nV_157 = F_81 ( V_52 ) ;\r\nF_82 ( V_52 ) ;\r\nF_79 ( V_26 ) ;\r\n}\r\nunsigned int T_4 F_83 ( struct V_51 * V_43 )\r\n{\r\nunsigned int V_159 ;\r\nstruct V_7 * V_8 ;\r\nF_28 ( V_148 ) ;\r\nV_159 = F_84 ( V_43 ) ;\r\nF_85 ( & V_160 ) ;\r\nF_11 (dev, &bus->devices, bus_list)\r\nif ( V_8 -> V_161 == V_162 ||\r\nV_8 -> V_161 == V_163 )\r\nif ( V_8 -> V_57 )\r\nF_58 ( V_8 -> V_57 ,\r\n& V_148 ) ;\r\nF_86 ( & V_160 ) ;\r\nF_60 ( V_43 , & V_148 , NULL ) ;\r\nF_78 ( ! F_29 ( & V_148 ) ) ;\r\nF_79 ( V_43 ) ;\r\nF_87 ( V_43 ) ;\r\nreturn V_159 ;\r\n}
