module top_module(
	output reg zero);

	always @(0)
	begin
		zero = 0;
	end
	
endmodule
