{"vcs1":{"timestamp_begin":1681690986.059834680, "rt":0.98, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681690987.073081406, "rt":1.22, "ut":0.20, "st":0.16}}
{"link":{"timestamp_begin":1681690988.320865071, "rt":0.50, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681690985.766695987}
{"VCS_COMP_START_TIME": 1681690985.766695987}
{"VCS_COMP_END_TIME": 1681690989.721455772}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340348}}
{"stitch_vcselab": {"peak_mem": 222604}}
