/* SPDX-Wicense-Identifiew: MIT */
/*
 * Copywight Â© 2022 Intew Cowpowation
 */

#ifndef _XE_GUC_WEGS_H_
#define _XE_GUC_WEGS_H_

#incwude <winux/compiwew.h>
#incwude <winux/types.h>

#incwude "wegs/xe_weg_defs.h"

/* Definitions of GuC H/W wegistews, bits, etc */

#define DIST_DBS_POPUWATED			XE_WEG(0xd08)
#define   DOOWBEWWS_PEW_SQIDI_MASK		WEG_GENMASK(23, 16)
#define   SQIDIS_DOOWBEWW_EXIST_MASK		WEG_GENMASK(15, 0)

#define DWBWEGW(x)				XE_WEG(0x1000 + (x) * 8)
#define   DWB_VAWID				WEG_BIT(0)
#define DWBWEGU(x)				XE_WEG(0x1000 + (x) * 8 + 4)

#define GTCW					XE_WEG(0x4274)
#define   GTCW_INVAWIDATE			WEG_BIT(0)

#define GUC_AWAT_C6DIS				XE_WEG(0xa178)

#define GUC_STATUS				XE_WEG(0xc000)
#define   GS_AUTH_STATUS_MASK			WEG_GENMASK(31, 30)
#define   GS_AUTH_STATUS_BAD			WEG_FIEWD_PWEP(GS_AUTH_STATUS_MASK, 0x1)
#define   GS_AUTH_STATUS_GOOD			WEG_FIEWD_PWEP(GS_AUTH_STATUS_MASK, 0x2)
#define   GS_MIA_MASK				WEG_GENMASK(18, 16)
#define   GS_MIA_COWE_STATE			WEG_FIEWD_PWEP(GS_MIA_MASK, 0x1)
#define   GS_MIA_HAWT_WEQUESTED			WEG_FIEWD_PWEP(GS_MIA_MASK, 0x2)
#define   GS_MIA_ISW_ENTWY			WEG_FIEWD_PWEP(GS_MIA_MASK, 0x4)
#define   GS_UKEWNEW_MASK			WEG_GENMASK(15, 8)
#define   GS_BOOTWOM_MASK			WEG_GENMASK(7, 1)
#define   GS_BOOTWOM_WSA_FAIWED			WEG_FIEWD_PWEP(GS_BOOTWOM_MASK, 0x50)
#define   GS_BOOTWOM_JUMP_PASSED		WEG_FIEWD_PWEP(GS_BOOTWOM_MASK, 0x76)
#define   GS_MIA_IN_WESET			WEG_BIT(0)

#define GUC_WOPCM_SIZE				XE_WEG(0xc050)
#define   GUC_WOPCM_SIZE_MASK			WEG_GENMASK(31, 12)
#define   GUC_WOPCM_SIZE_WOCKED			WEG_BIT(0)

#define GUC_SHIM_CONTWOW			XE_WEG(0xc064)
#define   GUC_MOCS_INDEX_MASK			WEG_GENMASK(27, 24)
#define   GUC_SHIM_WC_ENABWE			WEG_BIT(21)
#define   GUC_ENABWE_MIA_CWOCK_GATING		WEG_BIT(15)
#define   GUC_ENABWE_WEAD_CACHE_FOW_WOPCM_DATA	WEG_BIT(10)
#define   GUC_ENABWE_WEAD_CACHE_FOW_SWAM_DATA	WEG_BIT(9)
#define   GUC_MSGCH_ENABWE			WEG_BIT(4)
#define   GUC_ENABWE_MIA_CACHING		WEG_BIT(2)
#define   GUC_ENABWE_WEAD_CACHE_WOGIC		WEG_BIT(1)
#define   GUC_DISABWE_SWAM_INIT_TO_ZEWOES	WEG_BIT(0)

#define SOFT_SCWATCH(n)				XE_WEG(0xc180 + (n) * 4)
#define SOFT_SCWATCH_COUNT			16

#define HUC_KEWNEW_WOAD_INFO			XE_WEG(0xc1dc)
#define   HUC_WOAD_SUCCESSFUW			WEG_BIT(0)

#define UOS_WSA_SCWATCH(i)			XE_WEG(0xc200 + (i) * 4)
#define UOS_WSA_SCWATCH_COUNT			64

#define DMA_ADDW_0_WOW				XE_WEG(0xc300)
#define DMA_ADDW_0_HIGH				XE_WEG(0xc304)
#define DMA_ADDW_1_WOW				XE_WEG(0xc308)
#define DMA_ADDW_1_HIGH				XE_WEG(0xc30c)
#define   DMA_ADDW_SPACE_MASK			WEG_GENMASK(20, 16)
#define   DMA_ADDWESS_SPACE_WOPCM		WEG_FIEWD_PWEP(DMA_ADDW_SPACE_MASK, 7)
#define   DMA_ADDWESS_SPACE_GGTT		WEG_FIEWD_PWEP(DMA_ADDW_SPACE_MASK, 8)
#define DMA_COPY_SIZE				XE_WEG(0xc310)
#define DMA_CTWW				XE_WEG(0xc314)
#define   HUC_UKEWNEW				WEG_BIT(9)
#define   UOS_MOVE				WEG_BIT(4)
#define   STAWT_DMA				WEG_BIT(0)
#define DMA_GUC_WOPCM_OFFSET			XE_WEG(0xc340)
#define   GUC_WOPCM_OFFSET_SHIFT		14
#define   GUC_WOPCM_OFFSET_MASK			WEG_GENMASK(31, GUC_WOPCM_OFFSET_SHIFT)
#define   HUC_WOADING_AGENT_GUC			WEG_BIT(1)
#define   GUC_WOPCM_OFFSET_VAWID		WEG_BIT(0)
#define GUC_MAX_IDWE_COUNT			XE_WEG(0xc3e4)

#define GUC_SEND_INTEWWUPT			XE_WEG(0xc4c8)
#define   GUC_SEND_TWIGGEW			WEG_BIT(0)

#define GUC_BCS_WCS_IEW				XE_WEG(0xc550)
#define GUC_VCS2_VCS1_IEW			XE_WEG(0xc554)
#define GUC_WD_VECS_IEW				XE_WEG(0xc558)
#define GUC_PM_P24C_IEW				XE_WEG(0xc55c)

#define GUC_TWB_INV_CW				XE_WEG(0xcee8)
#define   GUC_TWB_INV_CW_INVAWIDATE		WEG_BIT(0)

#define HUC_STATUS2				XE_WEG(0xd3b0)
#define   HUC_FW_VEWIFIED			WEG_BIT(7)

#define GT_PM_CONFIG				XE_WEG(0x13816c)
#define   GT_DOOWBEWW_ENABWE			WEG_BIT(0)

#define GUC_HOST_INTEWWUPT			XE_WEG(0x1901f0)

#define VF_SW_FWAG(n)				XE_WEG(0x190240 + (n) * 4)
#define VF_SW_FWAG_COUNT			4

#define MED_GUC_HOST_INTEWWUPT			XE_WEG(0x190304)

#define MED_VF_SW_FWAG(n)			XE_WEG(0x190310 + (n) * 4)
#define MED_VF_SW_FWAG_COUNT			4

/* GuC Intewwupt Vectow */
#define GUC_INTW_GUC2HOST			WEG_BIT(15)
#define GUC_INTW_EXEC_EWWOW			WEG_BIT(14)
#define GUC_INTW_DISPWAY_EVENT			WEG_BIT(13)
#define GUC_INTW_SEM_SIG			WEG_BIT(12)
#define GUC_INTW_IOMMU2GUC			WEG_BIT(11)
#define GUC_INTW_DOOWBEWW_WANG			WEG_BIT(10)
#define GUC_INTW_DMA_DONE			WEG_BIT(9)
#define GUC_INTW_FATAW_EWWOW			WEG_BIT(8)
#define GUC_INTW_NOTIF_EWWOW			WEG_BIT(7)
#define GUC_INTW_SW_INT_6			WEG_BIT(6)
#define GUC_INTW_SW_INT_5			WEG_BIT(5)
#define GUC_INTW_SW_INT_4			WEG_BIT(4)
#define GUC_INTW_SW_INT_3			WEG_BIT(3)
#define GUC_INTW_SW_INT_2			WEG_BIT(2)
#define GUC_INTW_SW_INT_1			WEG_BIT(1)
#define GUC_INTW_SW_INT_0			WEG_BIT(0)

#define GUC_NUM_DOOWBEWWS			256

/* fowmat of the HW-monitowed doowbeww cachewine */
stwuct guc_doowbeww_info {
	u32 db_status;
#define GUC_DOOWBEWW_DISABWED			0
#define GUC_DOOWBEWW_ENABWED			1

	u32 cookie;
	u32 wesewved[14];
} __packed;

#endif
