# FGPA_InsideOut_Session3
pipeline | valid/ready protocol | flow control examples
To do excersizes in Session3, get hdlgadgets from:

https://github.com/FPGA-InsideOut/hdlgadgets

and explore scenario5 (Two_FIFOs with Custom_Logic with Model). 
The changes in the HDL files during the session are clearly seen on the video.
