# 1 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 16 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
/dts-v1/;

# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mt6785-clk.h" 1
# 18 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2

# 1 "../scripts/dtc/include-prefixes/dt-bindings/mmc/mt6785-msdc.h" 1
# 21 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6785-pinfunc.h" 1
# 12 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6785-pinfunc.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 13 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6785-pinfunc.h" 2
# 22 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/memory/mt6785-larb-port.h" 1
# 23 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gce/mt6785-gce.h" 1
# 18 "../scripts/dtc/include-prefixes/dt-bindings/gce/mt6785-gce.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gce/mt6382-gce.h" 1
# 19 "../scripts/dtc/include-prefixes/dt-bindings/gce/mt6785-gce.h" 2
# 24 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/mt635x-auxadc.h" 1
# 25 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mfd/mt6359-irq.h" 1
# 26 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "./include/generated/autoconf.h" 1
# 27 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2

/ {
 model = "MT6785";
 compatible = "mediatek,MT6785";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;


 chosen: chosen {
  bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";




  kaslr-seed = <0 0>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@000 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0000>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };

  cpu1: cpu@001 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0100>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };

  cpu2: cpu@002 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0200>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };

  cpu3: cpu@003 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0300>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0400>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0500>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a75";
   reg = <0x0600>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a75";
   reg = <0x0700>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&standby &mcdi_cpu &mcdi_cluster>,
    <&idledram &idlesyspll &idlebus26m &suspend>;
  };


  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
    core4 {
     cpu = <&cpu4>;
    };
    core5 {
     cpu = <&cpu5>;
    };
    doe_dvfs_cl0: doe {
    };
   };
   cluster1 {
    core0 {
     cpu = <&cpu6>;
    };
    core1 {
     cpu = <&cpu7>;
    };
    doe_dvfs_cl1: doe {
    };

   };
  };

  idle-states {
   entry-method = "arm,psci";

   standby: standby {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00000001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   mcdi_cpu: mcdi-cpu {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00010001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   mcdi_cluster: mcdi-cluster {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   idledram: idledram {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010002>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    status = "okay";
   };

   idlesyspll: idlesyspll {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010003>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    status = "okay";
   };

   idlebus26m: idlebus26m {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010004>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    status = "okay";
   };

   suspend: suspend {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010005>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    status = "okay";
   };
  };
 };

 cache_parity {
  compatible = "mediatek,cache_parity";
  version = <1>;
  reg = <0 0x0c530000 0 0x10000>;
  err_level = <1>;
  irq_config = <0 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <1 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <2 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <3 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <4 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <5 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <6 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <7 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <1024 0xc8c0 0x01000000 0xc8c0 12 0xc8c8 0x00000001>;
  interrupts = <0 22 4>,
   <0 23 4>,
   <0 24 4>,
   <0 25 4>,
   <0 26 4>,
   <0 27 4>,
   <0 28 4>,
   <0 29 4>,
   <0 19 4>;
 };

 lastbus@10001000 {
  compatible = "mediatek,lastbus-v1";
  reg = <0 0x10001000 0 0x1000>,
   <0 0x10003000 0 0x1000>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <1 7 8>;
 };

 dsu-pmu-0 {
  compatible = "arm,dsu-pmu";
  interrupts = <0 18 4>;
  cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
   <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
 };

 memory {
  device_type = "memory";
  reg = <0 0x40000000 0 0x3e605000>;
 };


 mobicore {
  compatible = "trustonic,mobicore";
  interrupts = <0 89 1>;
 };


 utos {
  compatible = "microtrust,utos";
  interrupts = <0 91 1>,
   <0 92 1>;
 };
 utos_tester {
  compatible = "microtrust,tester-v1";
 };
 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  reserve-memory-ssmr {
   compatible = "mediatek,reserve-memory-ssmr";
   no-map;
   size = <0 0x1000>;
   alignment = <0 0x1000>;
   alloc-ranges = <0 0xc0000000 4 0x00000000>;
  };

  zmc-default {
   compatible = "mediatek,zone_movable_cma";
   size = <0 0x2d000000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0xc0000000 4 0x00000000>;
  };

  reserve-memory-sspm_share {
   compatible = "mediatek,reserve-memory-sspm_share";
   no-map;
   status = "okay";



   size = <0 0x510000>;

   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
  };

  reserve-memory-scp_share {
   compatible = "mediatek,reserve-memory-scp_share";
   no-map;
   size = <0 0x00320000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x50000000>;
  };

  ion-carveout-heap {
   compatible = "mediatek,ion-carveout-heap";
   no-map;
   size = <0 0xc000>;
   alignment = <0 0x1000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

  consys-reserve-memory {
   compatible = "mediatek,consys-reserve-memory";
   no-map;
   size = <0 0x400000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

  wifi_mem: wifi-reserve-memory {
   compatible = "shared-dma-pool";
   no-map;
   size = <0 0x300000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

  reserve-memory-adsp_share {
   compatible = "mediatek,reserve-memory-adsp_share";
   no-map;
   size = <0 0x1000000>;
   alignment = <0 0x1000>;
   alloc-ranges = <0 0x40000000 0 0x40000000>;
  };

 };

 cpu_dbgapb: cpu_dbgapb@0e010000 {
  compatible = "mediatek,hw_dbg";
  num = <8>;
  reg = <0 0x0e010000 0 0x1000>,
   <0 0x0e110000 0 0x1000>,
   <0 0x0e210000 0 0x1000>,
   <0 0x0e310000 0 0x1000>,
   <0 0x0e410000 0 0x1000>,
   <0 0x0e510000 0 0x1000>,
   <0 0x0e610000 0 0x1000>,
   <0 0x0e710000 0 0x1000>;
 };

 gic: interrupt-controller {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  #redistributor-regions = <1>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0 0x0c000000 0 0x40000>,
        <0 0x0c040000 0 0x200000>,
        <0 0x0c53a650 0 0x50>;
  interrupts = <1 9 4>;
 };

 sysirq: intpol-controller@0 {
  compatible = "mediatek,mt6577-sysirq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x0c53a650 0 0x50>;
 };

 clocks {
  clk_null: clk_null {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  clk26m: clk26m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <26000000>;
  };

  clk32k: clk32k {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32000>;
  };
 };

 topckgen: topckgen@10000000 {
  compatible = "mediatek,topckgen", "syscon";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 infracfg_ao: infracfg_ao@10001000 {
  compatible = "mediatek,infracfg_ao", "syscon";
  reg = <0 0x10001000 0 0x1000>;
  #clock-cells = <1>;
 };

 scpsys: scpsys@10001000 {
  compatible = "mediatek,scpsys";
  reg = <0 0x10001000 0 0x1000>,
    <0 0x10006000 0 0x1000>,
    <0 0x1020e000 0 0x1000>,
    <0 0x10000000 0 0x1000>,
    <0 0x14019000 0 0x1000>;
  #clock-cells = <1>;
 };

 scp_dvfs {
  compatible = "mediatek,scp_dvfs";
  clocks = <&topckgen 15>,
   <&clk26m>,
   <&topckgen 48>,
   <&topckgen 49>,
   <&topckgen 45>,
   <&topckgen 61>,
   <&topckgen 46>,
   <&topckgen 52>,
   <&topckgen 146>;

  clock-names = "clk_mux",
   "clk_pll_0",
   "clk_pll_1",
   "clk_pll_2",
   "clk_pll_3",
   "clk_pll_4",
   "clk_pll_5",
   "clk_pll_6",
   "clk_pll_7";
 };

 infracfg_ao_mem@10002000 {
  compatible = "mediatek,infracfg_ao_mem";
  reg = <0 0x10002000 0 0x1000>;
 };

 iocfg_rm: iocfg_rm@11c20000 {
  compatible = "mediatek,iocfg_rm";
  reg = <0 0x11c20000 0 0x1000>;
 };

 iocfg_br: iocfg_br@11d10000 {
  compatible = "mediatek,iocfg_br";
  reg = <0 0x11d10000 0 0x1000>;
 };

 iocfg_bl: iocfg_bl@11e20000 {
  compatible = "mediatek,iocfg_bl";
  reg = <0 0x11e20000 0 0x1000>;
 };

 iocfg_lb: iocfg_lb@11e70000 {
  compatible = "mediatek,iocfg_lb";
  reg = <0 0x11e70000 0 0x1000>;
 };

 iocfg_rt: iocfg_rt@11ea0000 {
  compatible = "mediatek,iocfg_rt";
  reg = <0 0x11ea0000 0 0x1000>;
 };

 iocfg_lt: iocfg_lt@11f20000 {
  compatible = "mediatek,iocfg_lt";
  reg = <0 0x11f20000 0 0x1000>;
 };

 iocfg_tl: iocfg_tl@11f30000 {
  compatible = "mediatek,iocfg_tl";
  reg = <0 0x11f30000 0 0x1000>;
 };

 pericfg@10003000 {
  compatible = "mediatek,pericfg";
  reg = <0 0x10003000 0 0x1000>;
 };

 gpio: gpio@10005000 {
  compatible = "mediatek,gpio";
  reg = <0 0x10005000 0 0x1000>;
 };

 pio: pinctrl {
  compatible = "mediatek,mt6785-pinctrl";
  reg_bases = <&gpio>,
       <&iocfg_rm>,
       <&iocfg_br>,
       <&iocfg_bl>,
       <&iocfg_lb>,
       <&iocfg_rt>,
       <&iocfg_lt>,
       <&iocfg_tl>;
  reg_base_eint = <&eint>;
  pins-are-numbered;
  gpio-controller;
  gpio-ranges = <&pio 0 0 210>;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <4>;
  interrupts = <0 204 4>;
 };

 sleep:sleep@10006000 {
  compatible = "mediatek,sleep";
  reg = <0 0x10006000 0 0x1000>;
  interrupts = <0 213 8>;
 };

 md32pcm@10006a00 {
  compatible = "mediatek,md32pcm";
  reg = <0 0x10006a00 0 0x1000>;
 };

 md32pcm_sram@1001e000 {
  compatible = "mediatek,md32pcm_sram";
  reg = <0 0x1001e000 0 0x1000>;
 };

 toprgu:toprgu@10007000 {
  compatible = "mediatek,toprgu";
  reg = <0 0x10007000 0 0x1000>;
  interrupts = <0 72 8>;
 };

 apxgpt@10008000 {
  compatible = "mediatek,apxgpt";
  reg = <0 0x10008000 0 0x1000>;
  interrupts = <0 203 8>;
  clocks =
   <&clk32k>;
 };

 rsvd@10009000 {
  compatible = "mediatek,rsvd";
  reg = <0 0x10009000 0 0x1000>;
 };

 hacc@1000a000 {
  compatible = "mediatek,hacc";
  reg = <0 0x1000a000 0 0x1000>;
  interrupts = <0 221 8>;
 };

 eint: apirq@1000b000 {
  compatible = "mediatek,apirq";
  reg = <0 0x1000b000 0 0x1000>;
  interrupts = <0 204 4>;
 };

 apmixed: apmixed@1000c000 {
  compatible = "mediatek,apmixed", "syscon";
  reg = <0 0x1000c000 0 0x1000>;
  #clock-cells = <1>;
 };

 fhctl@1000ce00 {
  compatible = "mediatek,fhctl";
  reg = <0 0x1000ce00 0 0x1000>;
 };

 pwrap: pwrap@1000d000 {
  compatible = "mediatek,mt6785-pwrap";
  reg = <0 0x1000d000 0 0x1000>;
  reg-names = "pwrap";
  interrupts = <0 212 4>;
  clocks = <&clk26m>, <&clk26m>;
  clock-names = "spi", "wrap";

  main_pmic: mt6359-pmic {
   compatible = "mediatek,mt6359-pmic";
   interrupt-parent = <&pio>;
   interrupts = <193 4 193 0>;
   status = "okay";
  };
 };

 pwraph: pwraphal@ {
  compatible = "mediatek,pwraph";
  mediatek,pwrap-regmap = <&pwrap>;
 };

 pwrap_mpu@1000d000 {
  compatible = "mediatek,pwrap_mpu";
  reg = <0 0x1000d000 0 0x1000>;
 };

 pwrap_p2p@105cb000 {
  compatible = "mediatek,pwrap_p2p";
  reg = <0 0x105cb000 0 0x1000>;
 };

 pwrap_md32@10448000 {
  compatible = "mediatek,pwrap_md32";
  reg = <0 0x10448000 0 0x1000>;
 };

 devapc_ao_mm@1000e000 {
  compatible = "mediatek,devapc_ao_mm";
  reg = <0 0x1000e000 0 0x1000>;
 };

 sleep_reg_md@1000f000 {
  compatible = "mediatek,sleep_reg_md";
  reg = <0 0x1000f000 0 0x1000>;
 };

 keypad: kp@10010000 {
  compatible = "mediatek,kp";
  reg = <0 0x10010000 0 0x1000>;
  interrupts = <0 75 2>;
 };

 topmisc@10011000 {
  compatible = "mediatek,topmisc";
  reg = <0 0x10011000 0 0x1000>;
 };

 dvfsrc: dvfsrc@10012000 {
  compatible = "mediatek,dvfsrc";
  reg = <0 0x10012000 0 0x1000>;
  interrupts = <0 240 4>;
 };

 apcldmain_ao@10014000 {
  compatible = "mediatek,apcldmain_ao";
  reg = <0 0x10014000 0 0x1000>;
 };

 dpmaif:dpmaif@10014000 {
  compatible = "mediatek,dpmaif";
  reg = <0 0x10014000 0 0x1000>,
   <0 0x10014400 0 0x1000>,
   <0 0x1022D000 0 0x1000>,
   <0 0x1022D100 0 0x1000>,
   <0 0x1022D400 0 0x1000>,
   <0 0x1022C000 0 0x1000>,
   <0 0x1022E000 0 0x1000>;
  interrupts = <0 199 4>;
  mediatek,dpmaif_capability = <6>;

 };

 mddriver:mddriver {
  compatible = "mediatek,mddriver";
  mediatek,mdhif_type = <6>;
  mediatek,md_id = <0>;
  mediatek,cldma_capability = <6>;
  reg = <0 0x10209000 0 0x1000>,
   <0 0x1020a000 0 0x1000>;
  interrupts = <0 77 2>,
        <0 174 8>,
        <0 175 8>;
  clocks = <&scpsys 1>,
   <&infracfg_ao 55>,
   <&infracfg_ao 46>,
   <&infracfg_ao 49>,
   <&infracfg_ao 38>,
   <&infracfg_ao 39>,
   <&infracfg_ao 93>,
   <&infracfg_ao 94>,
   <&infracfg_ao 103>;
  clock-names = "scp-sys-md1-main",
   "infra-dpmaif-clk",
   "infra-ccif-ap",
   "infra-ccif-md",
   "infra-ccif1-ap",
   "infra-ccif1-md",
   "infra-ccif2-ap",
   "infra-ccif2-md",
   "infra-ccif4-md";
 };

 radio_md_cfg:radio_md_cfg {
  compatible = "mediatek,radio_md_cfg";
 };

 md_auxadc:md_auxadc {
  compatible = "mediatek,md_auxadc";
  io-channels = <&auxadc 2>;
  io-channel-names = "md-channel";
 };

 apcldmaout_ao@10014400 {
  compatible = "mediatek,apcldmaout_ao";
  reg = <0 0x10014400 0 0x1000>;
 };

 apcldmamisc_ao@10014800 {
  compatible = "mediatek,apcldmamisc_ao";
  reg = <0 0x10014800 0 0x1000>;
 };

 devapc_mpu_ao@10015000 {
  compatible = "mediatek,devapc_mpu_ao";
  reg = <0 0x10015000 0 0x1000>;
 };

 aes_top0@10016000 {
  compatible = "mediatek,aes_top0";
  reg = <0 0x10016000 0 0x1000>;
 };

 chipid@08000000 {
  compatible = "mediatek,chipid";
  reg = <0 0x08000000 0 0x0004>,
        <0 0x08000004 0 0x0004>,
        <0 0x08000008 0 0x0004>,
        <0 0x0800000c 0 0x0004>;
 };

 sys_timer@10017000 {
  compatible = "mediatek,sys_timer";
  reg = <0 0x10017000 0 0x1000>;
  reg-names = "sys_timer_base";
  interrupts = <0 224 4>;
  clocks = <&topckgen 114>;
 };

 timer: timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 8>,
    <1 14 8>,
    <1 11 8>,
    <1 10 8>;
  clock-frequency = <13000000>;
 };

 scp@10500000 {
  compatible = "mediatek,scp";
  status = "okay";
  reg = <0 0x10500000 0 0xc0000>,
    <0 0x105c0000 0 0x3000>,
    <0 0x105c4000 0 0x1000>,
    <0 0x105d4000 0 0x6000>;
  interrupts = <0 201 4>;
  core_1 = "enable";
  scp_sramSize = <0x000c0000>;
 };

 modem_temp_share@10018000 {
  compatible = "mediatek,modem_temp_share";
  reg = <0 0x10018000 0 0x1000>;
 };

 devapc_ao_md@10019000 {
  compatible = "mediatek,devapc_ao_md";
  reg = <0 0x10019000 0 0x1000>;
 };

 mbist_ao@10013000 {
  compatible = "mediatek,mbist_ao";
  reg = <0 0x10013000 0 0x1000>;
 };

 security_ao@1001a000 {
  compatible = "mediatek,security_ao";
  reg = <0 0x1001a000 0 0x1000>;
 };

 topckgen_ao@1001b000 {
  compatible = "mediatek,topckgen_ao";
  reg = <0 0x1001b000 0 0x1000>;
 };

 devapc_ao_infra_peri@1001c000 {
  compatible = "mediatek,devapc_ao_infra_peri";
  reg = <0 0x1001c000 0 0x1000>;
 };

 device_mpu_low@1021a000 {
  compatible = "mediatek,device_mpu_low";
  reg = <0 0x1021a000 0 0x1000>;
  prot-base = <0x0 0x40000000>;
  prot-size = <0x4 0x00000000>;
  page-size = <0x200000>;
  interrupts = <0 169 4>;
 };

 device_mpu_low_acp@1021b000 {
  compatible = "mediatek,device_mpu_low_acp";
  reg = <0 0x1021b000 0 0x1000>;
 };

 infracfg_mem@1021c000 {
  compatible = "mediatek,infracfg_mem";
  reg = <0 0x1021c000 0 0x1000>;
 };
# 1042 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
 m4u@10220000 {
  cell-index = <0>;
  compatible = "mediatek,mm_m4u";
  reg = <0 0x10220000 0 0x1000>;
  interrupts = <0 187 8>;
  #iommu-cells = <1>;
 };

 iommu0_bank1: m4u@10221000 {
  cell-index = <0>;
  compatible = "mediatek,bank1_m4u0";
  reg = <0 0x10221000 0 0x1000>;
  interrupts = <0 188 8>;
 };

 iommu0_bank2: m4u@10222000 {
  cell-index = <0>;
  compatible = "mediatek,bank2_m4u0";
  reg = <0 0x10222000 0 0x1000>;
  interrupts = <0 189 8>;
 };

 iommu0_bank3: m4u@10223000 {
  cell-index = <0>;
  compatible = "mediatek,bank3_m4u0";
  reg = <0 0x10223000 0 0x1000>;
  interrupts = <0 190 8>;
 };

 m4u@10224000 {
  cell-index = <2>;
  compatible = "mediatek,sec_m4u";
  reg = <0 0x10224000 0 0x1000>;
  interrupts = <0 191 8>;
 };

 m4u@1024f000 {
  cell-index = <1>;
  compatible = "mediatek,vpu_m4u";
  reg = <0 0x1024f000 0 0x1000>;
  interrupts = <0 192 8>;
 };

 iommu1_bank1: m4u@10250000 {
  cell-index = <1>;
  compatible = "mediatek,bank1_m4u1";
  reg = <0 0x10250000 0 0x1000>;
  interrupts = <0 193 8>;
 };

 iommu1_bank2: m4u@10251000 {
  cell-index = <1>;
  compatible = "mediatek,bank2_m4u1";
  reg = <0 0x10251000 0 0x1000>;
  interrupts = <0 194 8>;
 };

 iommu1_bank3: m4u@10252000 {
  cell-index = <1>;
  compatible = "mediatek,bank3_m4u1";
  reg = <0 0x10252000 0 0x1000>;
  interrupts = <0 195 8>;
 };

 m4u@10253000 {
  cell-index = <3>;
  compatible = "mediatek,sec_vpu_m4u";
  reg = <0 0x10253000 0 0x1000>;
  interrupts = <0 196 8>;
 };


 scp_cfgreg@105c0000 {
  compatible = "mediatek,scp_cfgreg";
  reg = <0 0x105c0000 0 0x1000>;
 };

 scp_mad@105c1000 {
  compatible = "mediatek,scp_mad";
  reg = <0 0x105c1000 0 0x1000>;
 };

 scp_intc@105c2000 {
  compatible = "mediatek,scp_intc";
  reg = <0 0x105c2000 0 0x1000>;
 };

 scp_timer@105c3000 {
  compatible = "mediatek,scp_timer";
  reg = <0 0x105c3000 0 0x1000>;
 };

 scp_clk_ctrl@105c4000 {
  compatible = "mediatek,scp_clk_ctrl";
  reg = <0 0x105c4000 0 0x1000>;
 };

 scp_i2c0@105c5000 {
  compatible = "mediatek,scp_i2c0";
  reg = <0 0x105c5000 0 0x1000>;
 };

 scp_i2c1@105c6000 {
  compatible = "mediatek,scp_i2c1";
  reg = <0 0x105c6000 0 0x1000>;
 };

 scp_i2c2@105c7000 {
  compatible = "mediatek,scp_i2c2";
  reg = <0 0x105c7000 0 0x1000>;
 };

 scp_gpio@105c8000 {
  compatible = "mediatek,scp_gpio";
  reg = <0 0x105c8000 0 0x1000>;
 };

 scp_uart@105c9000 {
  compatible = "mediatek,scp_uart";
  reg = <0 0x105c9000 0 0x1000>;
 };

 scp_cirq_eint@105ca000 {
  compatible = "mediatek,scp_cirq_eint";
  reg = <0 0x105ca000 0 0x1000>;
 };

 scp_dma@105cd000 {
  compatible = "mediatek,scp_dma";
  reg = <0 0x105cd000 0 0x1000>;
 };

 scp_uart1@105ce000 {
  compatible = "mediatek,scp_uart1";
  reg = <0 0x105ce000 0 0x1000>;
 };

 scp_spi0@105cf000 {
  compatible = "mediatek,scp_spi0";
  reg = <0 0x105cf000 0 0x1000>;
 };

 scp_spi1@105d0000 {
  compatible = "mediatek,scp_spi1";
  reg = <0 0x105d0000 0 0x1000>;
 };

 scp_spi2@105d1000 {
  compatible = "mediatek,scp_spi2";
  reg = <0 0x105d1000 0 0x1000>;
 };

 dbgapb@0d000000 {
  compatible = "mediatek,dbgapb";
  reg = <0 0x0d000000 0 0x1000>;
 };

 mcucci@0c510000 {
  compatible = "mediatek,mcucci";
  reg = <0 0x0c510000 0 0x1000>;
 };

 mcdi:mcdi@0011b000 {
  compatible = "mediatek,mt6785-mcdi";
  mediatek,enabled = <1>;
  reg = <0 0x0011b000 0 0x800>,
        <0 0x0c53a000 0 0x1000>;
 };

 qos@0011bb80 {
  compatible = "mediatek,qos-2.0";
  reg = <0 0x0011bb80 0 0x80>;
 };

 mcusys_par_wrap@0c530000 {
  compatible = "mediatek,mcusys_par_wrap";
  reg = <0 0x0c530000 0 0x1000>;
 };

 mcucfg_mp0_counter@0c530000 {
  compatible = "mediatek,mcucfg_mp0_counter";
  reg = <0 0x0c530000 0 0x10000>;
 };

 dcm: dcm {
  compatible = "mediatek,dcm";
 };

 mcucfg: mcucfg@0c530000 {
  compatible = "mediatek,mcucfg";
  reg = <0 0x0c530000 0 0x10000>;
 };

 mp_cpusys_top@0c538000 {
  compatible = "mediatek,mp_cpusys_top";
  reg = <0 0x0c538000 0 0x1000>;
 };

 cpccfg_reg@0c53a800 {
  compatible = "mediatek,cpccfg_reg";
  reg = <0 0x0c53a800 0 0x1000>;
 };

 cpcdbg_reg@0c53ab00 {
  compatible = "mediatek,cpcdbg_reg";
  reg = <0 0x0c53ab00 0 0x1000>;
 };

 cpcspmc_reg@0c53a700 {
  compatible = "mediatek,cpcspmc_reg";
  reg = <0 0x0c53a700 0 0x1000>;
 };

 infracfg@1020e000 {
  compatible = "mediatek,infracfg";
  reg = <0 0x1020e000 0 0x1000>;
 };

 sramrom@10214000 {
  compatible = "mediatek,sramrom";
  reg = <0 0x10214000 0 0x1000>;
 };

 emi:emi@10219000 {
  compatible = "mediatek,emi";
  reg = <0 0x10219000 0 0x1000>,
        <0 0x10226000 0 0x1000>,
        <0 0x10235000 0 0x1000>,
        <0 0x10245000 0 0x1000>,
        <0 0x1020e000 0 0x1000>;
  interrupts = <0 170 8>;

  emi_dcm = <0>;
 };

 device_mpu@1021a000 {
  compatible = "mediatek,device_mpu";
  reg = <0 0x1021a000 0 0x1000>;
 };

 sys_cirq@10204000 {
  compatible = "mediatek,sys_cirq";
  reg = <0 0x10204000 0 0x1000>;
  mediatek,cirq_num = <277>;
  mediatek,spi_start_offset = <64>;
  sw_reset = <1>;
  interrupts = <0 340 8>;
 };

 devapc@10207000 {
  compatible = "mediatek,mt6785-devapc";
  reg = <0 0x10207000 0 0x1000>,
        <0 0x1000e000 0 0x1000>,
        <0 0x10033000 0 0x1000>,
        <0 0x0011a000 0 0x1000>;
  interrupts = <0 168 8>;
  clocks = <&infracfg_ao 45>;
  clock-names = "devapc-infra-clock";
 };

 bus_dbg@10208000 {
  compatible = "mediatek,bus_dbg-v2";
  reg = <0 0x10208000 0 0x1000>,
   <0 0x10001000 0 0x1000>;
  mediatek,bus_dbg_con_offset = <0x2fc>;
  interrupts = <0 167 8>;
 };

 ap_ccif0@10209000 {
  compatible = "mediatek,ap_ccif0";
  reg = <0 0x10209000 0 0x1000>;
  interrupts = <0 174 8>;
 };

 md_ccif0@1020a000 {
  compatible = "mediatek,md_ccif0";
  reg = <0 0x1020a000 0 0x1000>;
 };

 ap_ccif1@1020b000 {
  compatible = "mediatek,ap_ccif1";
  reg = <0 0x1020b000 0 0x1000>;
  interrupts = <0 176 8>;
 };

 md_ccif1@1020c000 {
  compatible = "mediatek,md_ccif1";
  reg = <0 0x1020c000 0 0x1000>;
 };

 ap_ccif2@1023c000 {
  compatible = "mediatek,ap_ccif2";
  reg = <0 0x1023c000 0 0x1000>;
  interrupts = <0 179 8>;
 };

 md_ccif2@1023d000 {
  compatible = "mediatek,md_ccif2";
  reg = <0 0x1023d000 0 0x1000>;
 };

 ap_ccif3@1023e000 {
  compatible = "mediatek,ap_ccif3";
  reg = <0 0x1023e000 0 0x1000>;
  interrupts = <0 180 8>;
 };

 md_ccif3@1023f000 {
  compatible = "mediatek,md_ccif3";
  reg = <0 0x1023f000 0 0x1000>;
 };

 ap_ccif4@1024c000 {
  compatible = "mediatek,ap_ccif4";
  reg = <0 0x1024c000 0 0x1000>;
 };

 md_ccif4@1024d000 {
  compatible = "mediatek,md_ccif4";
  reg = <0 0x1024d000 0 0x1000>;
 };

 infra_mbist@1020d000 {
  compatible = "mediatek,infra_mbist";
  reg = <0 0x1020d000 0 0x1000>;
 };

 hwrng: hwrng {
  compatible = "mediatek,mt67xx-rng";
 };

 dxcc_sec@10210000 {
  compatible = "mediatek,dxcc_sec";
  reg = <0 0x10210000 0 0x1000>;
  interrupts = <0 198 4>;
 };

 smi_common_ao@10211000 {
  compatible = "mediatek,smi_common_ao";
  reg = <0 0x10211000 0 0x1000>;
 };

 cq_dma@10212000 {
  compatible = "mediatek,mt-cqdma-v1";
  reg = <0 0x10212000 0 0x80>,
   <0 0x10212080 0 0x80>,
   <0 0x10212100 0 0x80>;
  interrupts = <0 139 8>,
   <0 140 8>,
   <0 141 8>;
  nr_channel = <3>;
  clocks = <&infracfg_ao 78>;
  clock-names = "cqdma";
 };
# 1458 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
 mm_vpu_m0_smi_common@10254000 {
  compatible = "mediatek,mm_vpu_m0_smi_common";
  reg = <0 0x10254000 0 0x1000>;
 };

 mm_vpu_m1_smi_common@10255000 {
  compatible = "mediatek,mm_vpu_m1_smi_common";
  reg = <0 0x10255000 0 0x1000>;
 };

 axi2acp_smi_common@10256000 {
  compatible = "mediatek,axi2acp_smi_common";
  reg = <0 0x10256000 0 0x1000>;
 };

 mipi_tx0@11e50000 {
  compatible = "mediatek,mipi_tx0";
  reg = <0 0x11e50000 0 0x1000>;
 };

 mipi_tx1@10216000 {
  compatible = "mediatek,mipi_tx1";
  reg = <0 0x10216000 0 0x1000>;
 };

 mipi_rx_ana_csi0a@11c80000 {
  compatible = "mediatek,mipi_rx_ana_csi0a";
  reg = <0 0x11c80000 0 0x1000>;
 };

 mipi_rx_ana_csi0b@11c81000 {
  compatible = "mediatek,mipi_rx_ana_csi0b";
  reg = <0 0x11c81000 0 0x1000>;
 };

 mipi_rx_ana_csi1a@11c82000 {
  compatible = "mediatek,mipi_rx_ana_csi1a";
  reg = <0 0x11c82000 0 0x1000>;
 };

 mipi_rx_ana_csi1b@11c83000 {
  compatible = "mediatek,mipi_rx_ana_csi1b";
  reg = <0 0x11c83000 0 0x1000>;
 };

 mipi_rx_ana_csi2a@11c84000 {
  compatible = "mediatek,mipi_rx_ana_csi2a";
  reg = <0 0x11c84000 0 0x1000>;
 };

 mipi_rx_ana_csi2b@11c85000 {
  compatible = "mediatek,mipi_rx_ana_csi2b";
  reg = <0 0x11c85000 0 0x1000>;
 };

 apcldmain@1021b000 {
  compatible = "mediatek,apcldmain";
  reg = <0 0x1021b000 0 0x1000>;
 };

 apcldmaout@1021b400 {
  compatible = "mediatek,apcldmaout";
  reg = <0 0x1021b400 0 0x1000>;
 };

 apcldmamisc@1021b800 {
  compatible = "mediatek,apcldmamisc";
  reg = <0 0x1021b800 0 0x1000>;
 };

 mdcldmain@1021c000 {
  compatible = "mediatek,mdcldmain";
  reg = <0 0x1021c000 0 0x1000>;
 };

 mdcldmaout@1021c400 {
  compatible = "mediatek,mdcldmaout";
  reg = <0 0x1021c400 0 0x1000>;
 };

 mdcldmamisc@1021c800 {
  compatible = "mediatek,mdcldmamisc";
  reg = <0 0x1021c800 0 0x1000>;
 };

 infra_md@1021d000 {
  compatible = "mediatek,infra_md";
  reg = <0 0x1021d000 0 0x1000>;
 };

 infra_md_cfg@1021d000 {
  compatible = "mediatek,infra_md_cfg";
  reg = <0 0x1021d000 0 0x1000>;
 };

 bpi_bsi_slv0@1021e000 {
  compatible = "mediatek,bpi_bsi_slv0";
  reg = <0 0x1021e000 0 0x1000>;
 };

 bpi_bsi_slv1@1021f000 {
  compatible = "mediatek,bpi_bsi_slv1";
  reg = <0 0x1021f000 0 0x1000>;
 };

 bpi_bsi_slv2@10225000 {
  compatible = "mediatek,bpi_bsi_slv2";
  reg = <0 0x10225000 0 0x1000>;
 };

 emi_mpu@10226000 {
  compatible = "mediatek,emi_mpu";
  reg = <0 0x10226000 0 0x1000>;
 };

 dvfsp@10227000 {
  compatible = "mediatek,dvfsp";
  reg = <0 0x10227000 0 0x1000>;
 };

 dvfsp: dvfsp@0011bc00 {
  compatible = "mediatek,mt6785-dvfsp";
  reg = <0 0x0011bc00 0 0x1400>,
        <0 0x0011bc00 0 0x1400>;
  state = <1>;
  imax_state = <2>;
  change_flag = <0>;
  little-rise-time = <1000>;
  little-down-time = <750>;
  big-rise-time = <1000>;
  big-down-time = <750>;
  L-table = <2000 96 1 1
      1933 92 1 1
      1866 88 1 1
      1800 83 1 1
      1733 80 1 1
      1666 75 1 1
      1548 71 1 1
      1475 66 2 1
      1375 64 2 1
      1275 58 2 1
      1175 54 2 1
      1075 49 2 1
       999 46 2 1
       925 43 2 1
       850 40 2 1
       774 38 2 1 >;

  B-table = <2200 100 1 1
      2133 96 1 1
      2066 92 1 1
      2000 88 1 1
      1933 84 1 1
      1866 80 1 1
      1800 75 1 1
      1651 70 1 1
      1503 64 1 1
      1414 61 2 1
      1295 57 2 1
      1176 53 2 1
      1087 49 2 1
       998 46 2 1
       909 43 2 1
       850 40 2 1 >;

  CCI-table = <1400 96 2 1
        1353 92 2 1
        1306 88 2 1
        1260 84 2 1
        1190 78 2 1
        1155 75 2 1
        1120 71 2 1
         984 64 2 1
         917 62 2 1
         827 58 2 1
         737 54 2 2
         669 51 2 2
         579 47 2 2
         512 44 2 2
         445 41 2 2
         400 38 2 2 >;

 };

 mt_cpufreq: mt_cpufreq {
  compatible = "mediatek,mt-cpufreq";
 };

 gce@10228000 {
  compatible = "mediatek,gce";
  reg = <0 0x10228000 0 0x4000>;
  interrupts = <0 185 8>;
  disp_mutex_reg = <0x14016000 0x1000>;
  g3d_config_base = <0x13000000 0 0xffff0000>;
  mmsys_config_base = <0x14000000 1 0xffff0000>;
  disp_dither_base = <0x14010000 2 0xffff0000>;
  mm_na_base = <0x14020000 3 0xffff0000>;
  imgsys_base = <0x15020000 4 0xffff0000>;
  vdec_gcon_base = <0x18800000 5 0xffff0000>;
  venc_gcon_base = <0x18810000 6 0xffff0000>;
  conn_peri_base = <0x18820000 7 0xffff0000>;
  topckgen_base = <0x18830000 8 0xffff0000>;
  kp_base = <0x18840000 9 0xffff0000>;
  scp_sram_base = <0x10000000 10 0xffff0000>;
  infra_na3_base = <0x10010000 11 0xffff0000>;
  infra_na4_base = <0x10020000 12 0xffff0000>;
  scp_base = <0x10030000 13 0xffff0000>;
  mcucfg_base = <0x10040000 14 0xffff0000>;
  gcpu_base = <0x10050000 15 0xffff0000>;
  usb0_base = <0x10200000 16 0xffff0000>;
  usb_sif_base = <0x10280000 17 0xffff0000>;
  audio_base = <0x17000000 18 0xffff0000>;
  vdec_base = <0x17010000 19 0xffff0000>;
  msdc2_base = <0x17020000 20 0xffff0000>;
  vdec1_base = <0x17030000 21 0xffff0000>;
  msdc3_base = <0x18000000 22 0xffff0000>;
  ap_dma_base = <0x18010000 23 0xffff0000>;
  gce_base = <0x18020000 24 0xffff0000>;
  vdec2_base = <0x18040000 25 0xffff0000>;
  vdec3_base = <0x18050000 26 0xffff0000>;
  camsys_base = <0x18080000 27 0xffff0000>;
  camsys1_base = <0x180a0000 28 0xffff0000>;
  camsys2_base = <0x180b0000 29 0xffff0000>;
  pwm_sw_base = <0x1100e000 99 0xffff0000>;
  mipitx0_base = <0x11e50000 99 0xffff0000>;
  disp_rdma0_sof = <0>;
  disp_rdma1_sof = <1>;
  mdp_rdma0_sof = <2>;
  mdp_rdma1_sof = <3>;
  mdp_rsz0_sof = <4>;
  mdp_rsz1_sof = <5>;
  mdp_tdshp_sof = <6>;
  mdp_wrot0_sof = <7>;
  mdp_wrot1_sof = <8>;
  disp_ovl0_sof = <9>;
  disp_2l_ovl0_sof = <10>;
  disp_2l_ovl1_sof = <11>;
  disp_wdma0_sof = <12>;
  disp_color0_sof = <13>;
  disp_ccorr0_sof = <14>;
  disp_aal0_sof = <15>;
  disp_gamma0_sof = <16>;
  disp_dither0_sof = <17>;
  disp_pwm0_sof = <18>;
  disp_dsi0_sof = <19>;
  disp_dpi0_sof = <20>;
  disp_postmask0_sof = <21>;
  disp_rsz0_sof = <22>;
  mdp_aal_sof = <23>;
  mdp_ccorr_sof = <24>;
  disp_dbi0_sof = <25>;
  isp_relay_sof = <26>;
  ipu_relay_sof = <27>;
  disp_rdma0_frame_done = <28>;
  disp_rdma1_frame_done = <29>;
  mdp_rdma0_frame_done = <30>;
  mdp_rdma1_frame_done = <31>;
  mdp_rsz0_frame_done = <32>;
  mdp_rsz1_frame_done = <33>;
  mdp_tdshp_frame_done = <34>;
  mdp_wrot0_write_frame_done = <35>;
  mdp_wrot1_write_frame_done = <36>;
  disp_ovl0_frame_done = <37>;
  disp_2l_ovl0_frame_done = <38>;
  disp_2l_ovl1_frame_done = <39>;
  disp_wdma0_frame_done = <40>;
  disp_color0_frame_done = <41>;
  disp_ccorr0_frame_done = <42>;
  disp_aal0_frame_done = <43>;
  disp_gamma0_frame_done = <44>;
  disp_dither0_frame_done = <45>;
  disp_dsi0_frame_done = <46>;
  disp_dpi0_frame_done = <47>;
  disp_rsz0_frame_done = <49>;
  mdp_aal_frame_done = <50>;
  mdp_ccorr_frame_done = <51>;
  disp_postmask0_frame_done = <52>;
  stream_done_0 = <130>;
  stream_done_1 = <131>;
  stream_done_2 = <132>;
  stream_done_3 = <133>;
  stream_done_4 = <134>;
  stream_done_5 = <135>;
  stream_done_6 = <136>;
  stream_done_7 = <137>;
  stream_done_8 = <138>;
  stream_done_9 = <139>;
  stream_done_10 = <140>;
  stream_done_11 = <141>;
  buf_underrun_event_0 = <142>;
  buf_underrun_event_1 = <143>;
  buf_underrun_event_2 = <144>;
  buf_underrun_event_3 = <145>;
  dsi0_te_event = <146>;
  dsi0_irq_event = <147>;
  dsi0_done_event = <148>;
  disp_postmask0_frame_rst_done_pulse = <150>;
  disp_wdma0_rst_done = <151>;
  mdp_wrot0_rst_done = <153>;
  mdp_rdma0_rst_done = <154>;
  disp_ovl0_frame_rst_done_pusle = <155>;
  disp_ovl0_2l_frame_rst_done_pusle = <156>;
  disp_ovl1_2l_frame_rst_done_pusle = <157>;
  dip_cq_thread0_frame_done = <257>;
  dip_cq_thread1_frame_done = <258>;
  dip_cq_thread2_frame_done = <259>;
  dip_cq_thread3_frame_done = <260>;
  dip_cq_thread4_frame_done = <261>;
  dip_cq_thread5_frame_done = <262>;
  dip_cq_thread6_frame_done = <263>;
  dip_cq_thread7_frame_done = <264>;
  dip_cq_thread8_frame_done = <265>;
  dip_cq_thread9_frame_done = <266>;
  dip_cq_thread10_frame_done = <267>;
  dip_cq_thread11_frame_done = <268>;
  dip_cq_thread12_frame_done = <269>;
  dip_cq_thread13_frame_done = <270>;
  dip_cq_thread14_frame_done = <271>;
  dip_cq_thread15_frame_done = <272>;
  dip_cq_thread16_frame_done = <273>;
  dip_cq_thread17_frame_done = <274>;
  dip_cq_thread18_frame_done = <275>;
  amd_frame_done = <276>;
  dve_done = <277>;
  wmfe_done = <278>;
  rsc_frame_done = <279>;
  mfb_done = <280>;
  wpe_a_frame_done = <281>;
  wpe_b_frame_done = <282>;
  occ_done = <283>;
  venc_cmdq_frame_done = <289>;
  venc_cmdq_pause_done = <290>;
  jpgenc_cmdq_done = <291>;
  venc_cmdq_mb_done = <292>;
  venc_cmdq_128byte_cnt_done = <293>;
  isp_frame_done_a = <321>;
  isp_frame_done_b = <322>;
  camsv0_pass1_done = <323>;
  camsv1_pass1_done = <324>;
  camsv2_pass1_done = <325>;
  tsf_done = <326>;
  seninf_0_fifo_full = <327>;
  seninf_1_fifo_full = <328>;
  seninf_2_fifo_full = <329>;
  seninf_3_fifo_full = <330>;
  seninf_4_fifo_full = <331>;
  seninf_5_fifo_full = <332>;
  seninf_6_fifo_full = <333>;
  seninf_7_fifo_full = <334>;
  apu_gce_core0_event_0 = <353>;
  apu_gce_core0_event_1 = <354>;
  apu_gce_core0_event_2 = <355>;
  apu_gce_core0_event_3 = <356>;
  apu_gce_core1_event_0 = <385>;
  apu_gce_core1_event_1 = <386>;
  apu_gce_core1_event_2 = <387>;
  apu_gce_core1_event_3 = <388>;
  vdec_event_0 = <416>;
  vdec_event_1 = <417>;
  vdec_event_2 = <418>;
  vdec_event_3 = <419>;
  vdec_event_4 = <420>;
  vdec_event_5 = <421>;
  vdec_event_6 = <422>;
  vdec_event_7 = <423>;
  vdec_event_8 = <424>;
  vdec_event_9 = <425>;
  vdec_event_10 = <426>;
  vdec_event_11 = <427>;
  vdec_event_12 = <428>;
  vdec_event_13 = <429>;
  vdec_event_14 = <430>;
  vdec_event_15 = <431>;
  dsi0_te_from_infra = <898>;
  mmsys_config = <&mmsys_config>;
  mm_mutex = <&mm_mutex>;
  mdp_rdma0 = <&mdp_rdma0>;
  mdp_rdma1 = <&mdp_rdma1>;
  mdp_rsz0 = <&mdp_rsz0>;
  mdp_rsz1 = <&mdp_rsz1>;
  mdp_wrot0 = <&mdp_wrot0>;
  mdp_wrot1 = <&mdp_wrot1>;
  mdp_tdshp0 = <&mdp_tdshp>;
  mdp_aal0 = <&mdp_aal>;
  mdp_hdr0 = <&mdp_hdr>;
  mdp_color0 = <&disp_color0>;
  smi_larb0 = <&smi_larb0>;
  mediatek,mailbox-gce = <&gce_mbox>;
  sram_share_cnt = <2>;
  sram_share_engine = <21>, <22>;
  sram_share_event = <710>, <711>;

  thread_count = <56>;



  secure_thread = <8 11>;
  mboxes = <&gce_mbox 0 0 4>,
   <&gce_mbox 1 0 4>,
   <&gce_mbox 2 0 5>,
   <&gce_mbox 3 0 4>,
   <&gce_mbox 4 0 4>,
   <&gce_mbox 5 0 4>,
   <&gce_mbox 6 0 3>,
   <&gce_mbox 7 0xffffffff 2>,


   <&gce_mbox_svp 8 0 4>,
   <&gce_mbox_svp 9 0 4>,
   <&gce_mbox_svp 10 0 1>,
   <&gce_mbox_svp 11 0 1>,






   <&gce_mbox 12 0 1>,
   <&gce_mbox 13 0 1>,
   <&gce_mbox 14 0 1>,


   <&gce_mbox 15 0xffffffff 1>,



   <&gce_mbox 18 0 1>,
   <&gce_mbox 19 0 1>,
   <&gce_mbox 20 0 1>,
   <&gce_mbox 21 0 1>,
   <&gce_mbox 22 0 1>,
   <&gce_mbox 23 0 1>;
   gce-cpr-range = <0 1312>;
   clocks = <&infracfg_ao 9>,
    <&infracfg_ao 25>;
   clock-names = "GCE", "GCE_TIMER";
  gce_mbox_bdg = <&gce_mbox_bdg>;
 };

 gce_mbox: gce_mbox@10228000 {
  compatible = "mediatek,mt6785-gce";
  reg = <0 0x10228000 0 0x4000>;
  interrupts = <0 185 8>;
  #mbox-cells = <3>;
  #gce-event-cells = <1>;
  #gce-subsys-cells = <2>;
  default_tokens = /bits/ 16 <700>,
   /bits/ 16 <701>,
   /bits/ 16 <702>,
   /bits/ 16 <703>,
   /bits/ 16 <704>,
   /bits/ 16 <710>,
   /bits/ 16 <711>;
  clocks = <&infracfg_ao 9>,
   <&infracfg_ao 25>;
  clock-names = "gce", "gce-timer";
 };

 gce_mbox_bdg: gce_mbox_bdg {
  compatible = "mediatek,mailbox-gce-bdg";
  #mbox-cells = <3>;
  #gce-event-cells = <1>;
  #gce-subsys-cells = <2>;
  mboxes = <&gce_mbox_bdg 20 0 2>,
    <&gce_mbox_bdg 21 0 1>;
 };

 cmdq-bdg-test {
  compatible = "mediatek,cmdq-bdg-test";
  mediatek,gce = <&gce_mbox_bdg>;
  mboxes = <&gce_mbox_bdg 22 0 2>,
    <&gce_mbox_bdg 23 0 1>;
  token_user0 = /bits/ 16 <649>;
  token_gpr_set4 = /bits/ 16 <704>;
 };



 gce_mbox_svp: gce_mbox_svp@10228000 {
  compatible = "mediatek,mailbox-gce-svp";
  reg = <0 0x10228000 0 0x4000>;
  interrupts = <0 185 8>,
   <0 186 8>;
  #mbox-cells = <3>;
  clocks = <&infracfg_ao 9>,
   <&infracfg_ao 25>;
  clock-names = "gce", "gce-timer";
 };


 dpmaif@1022c000 {
  compatible = "mediatek,dpmaif";
  reg = <0 0x1022c000 0 0x1000>;
 };

 chn0_emi@10235000 {
  compatible = "mediatek,chn0_emi";
  reg = <0 0x10235000 0 0x1000>;
 };

 dramc@10230000 {
  compatible = "mediatek,dramc";
  reg = <0 0x10230000 0 0x2000>,
   <0 0x10240000 0 0x2000>,
   <0 0x10234000 0 0x1000>,
   <0 0x10244000 0 0x1000>,
   <0 0x10238000 0 0x2000>,
   <0 0x10248000 0 0x2000>,
   <0 0x10236000 0 0x1000>,
   <0 0x10246000 0 0x1000>;
 };

 chn1_emi@10245000 {
  compatible = "mediatek,chn1_emi";
  reg = <0 0x10245000 0 0x1000>;
 };

 fmem_smi@1024e000 {
  compatible = "mediatek,fmem_smi";
  reg = <0 0x1024e000 0 0x1000>;
 };

 gic@1024e000 {
  compatible = "mediatek,gic";
  reg = <0 0x1024e000 0 0x1000>;
 };

 sspm@10400000 {
  compatible = "mediatek,sspm";
  reg = <0 0x10400000 0 0x28000>,
   <0 0x10440000 0 0x10000>,
   <0 0x10450000 0 0x100>,
   <0 0x10451000 0 0x8>,
   <0 0x10460000 0 0x100>,
   <0 0x10461000 0 0x8>,
   <0 0x10470000 0 0x100>,
   <0 0x10471000 0 0x8>,
   <0 0x10480000 0 0x100>,
   <0 0x10481000 0 0x8>,
   <0 0x10490000 0 0x100>,
   <0 0x10491000 0 0x8>;

  reg-names = "sspm_base",
   "cfgreg",
   "mbox0_base",
   "mbox0_ctrl",
   "mbox1_base",
   "mbox1_ctrl",
   "mbox2_base",
   "mbox2_ctrl",
   "mbox3_base",
   "mbox3_ctrl",
   "mbox4_base",
   "mbox4_ctrl";

  interrupts = <0 232 4>,
   <0 235 4>,
   <0 236 4>,
   <0 237 4>,
   <0 238 4>,
   <0 239 4>;

  interrupt-names = "ipc",
   "mbox0",
   "mbox1",
   "mbox2",
   "mbox3",
   "mbox4";
  sspm_mem_key = "mediatek,reserve-memory-sspm_share";
  sspm_mem_tbl = <0 0x100100>,
   <1 0x300>,
   <2 0xc00>,
   <3 0x1800>,
   <4 0x1000>,
   <5 0x1800>,


   <6 0x400000>,

   <7 0x9000>,
   <8 0x1000>;
  sspm_share_buffer_supported;
 };

 adsp_common: adsp_common@10600000 {
  compatible = "mediatek,adsp_common";
  reg = <0 0x10001000 0 0x1000>,
   <0 0x10003000 0 0x1000>;
  clocks = <&infracfg_ao 104>,
   <&topckgen 115>,
   <&clk26m>,
   <&topckgen 105>,
   <&topckgen 148>,
   <&topckgen 150>;
  clock-names = "clk_adsp_infra",
   "clk_top_adsp_sel",
   "clk_adsp_clk26m",
   "clk_top_mmpll_d4",
   "clk_top_adsppll_d4",
   "clk_top_adsppll_d6";
  adsp-rsv-ipidma-a = <0x200000>;
  adsp-rsv-logger-a = <0x80000>;
  adsp-rsv-dbg-dump-a = <0x80000>;
  adsp-rsv-core-dump-a = <0x400>;
  adsp-rsv-audio = <0x5c0000>;
 };

 adsp_core0: adsp_core0@10610000 {
  compatible = "mediatek,adsp_core_0";
  reg = <0 0x10600000 0 0x10000>,
   <0 0x10630000 0 0x9000>,
   <0 0x10610000 0 0x8000>;
  system = <0 0x56000000 0 0x700000>;
  interrupts = <0 182 8>,
        <0 183 8>;
 };

 ap_dma@11000000 {
  compatible = "mediatek,ap_dma";
  reg = <0 0x11000000 0 0x1000>;
  interrupts = <0 118 8>;
 };

 auxadc: auxadc@11001000 {
  compatible = "mediatek,mt6768-auxadc";
  reg = <0 0x11001000 0 0x1000>;
  interrupts = <0 64 2>;
  clocks = <&infracfg_ao 36>;
  clock-names = "main";
  #io-channel-cells = <1>;


  mediatek,cali-en-bit = <20>;

  mediatek,cali-ge-bit = <10>;

  mediatek,cali-oe-bit = <0>;

  mediatek,cali-efuse-index = <106>;
 };

 apdma: dma-controller@11000880 {
  compatible = "mediatek,mt6577-uart-dma";
  reg = <0 0x11000880 0 0x80>,
        <0 0x11000900 0 0x80>,
        <0 0x11000980 0 0x80>,
        <0 0x11000A00 0 0x80>;
  interrupts = <0 134 8>,
        <0 135 8>,
        <0 136 8>,
        <0 137 8>;
  clocks = <&infracfg_ao 43>;
  clock-names = "apdma";
  #dma-cells = <1>;
  dma-bits = <34>;
 };

 apuart0: serial@11002000 {
  compatible = "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x1000>;
  interrupts = <0 115 8>;
  clocks = <&clk26m>, <&infracfg_ao 21>;
  clock-names = "baud", "bus";
  dmas = <&apdma 0
    &apdma 1>;
  dma-names = "tx", "rx";
 };

 apuart1: serial@11003000 {
  compatible = "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x1000>;
  interrupts = <0 116 8>;
  clocks = <&clk26m>, <&infracfg_ao 22>;
  clock-names = "baud", "bus";
  dmas = <&apdma 2
    &apdma 3>;
  dma-names = "tx", "rx";
 };

 i2c_common: i2c_common {
  compatible = "mediatek,i2c_common";
  dma_support = /bits/ 8 <3>;
  idvfs = /bits/ 8 <1>;
  set_dt_div = /bits/ 8 <1>;
  check_max_freq = /bits/ 8 <1>;
  ver = /bits/ 8 <2>;
  set_ltiming = /bits/ 8 <1>;
  ext_time_config = /bits/ 16 <0x1801>;
  cnt_constraint = /bits/ 8 <1>;
 };

 i2c0: i2c0@11007000 {
  compatible = "mediatek,i2c";
  id = <0>;
  reg = <0 0x11007000 0 0x1000>,
   <0 0x11000080 0 0x80>;
  interrupts = <0 105 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <51>;
  sda-gpio-id = <52>;
  gpio_start = <0x11ea0000>;
  mem_len = <0x1000>;
  eh_cfg = <0x40>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0x100>;
  aed = <0x1a>;
 };

 i2c1: i2c1@11008000 {
  compatible = "mediatek,i2c";
  id = <1>;
  reg = <0 0x11008000 0 0x1000>,
   <0 0x11000100 0 0x80>;
  interrupts = <0 106 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <61>;
  sda-gpio-id = <62>;
  gpio_start = <0x11e20000>;
  mem_len = <0x1000>;
  eh_cfg = <0x10>;
  pu_cfg = <0x40>;
  rsel_cfg = <0x60>;
  aed = <0x1a>;
 };

 i2c2: i2c2@11009000 {
  compatible = "mediatek,i2c";
  id = <2>;
  reg = <0 0x11009000 0 0x1000>,
   <0 0x11000180 0 0x180>;
  interrupts = <0 107 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <112>;
  sda-gpio-id = <113>;
  gpio_start = <0x11d10000>;
  mem_len = <0x1000>;
  eh_cfg = <0x30>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0xd0>;
  aed = <0x1a>;
  ch_offset_default = <0x100>;
  ch_offset_ccu = <0x200>;
 };

 i2c3: i2c3@1100f000 {
  compatible = "mediatek,i2c";
  id = <3>;
  reg = <0 0x1100f000 0 0x1000>,
   <0 0x11000300 0 0x80>;
  interrupts = <0 108 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <55>;
  sda-gpio-id = <56>;
  gpio_start = <0x11ea0000>;
  mem_len = <0x1000>;
  eh_cfg = <0x40>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0x100>;
  aed = <0x1a>;
 };

 i2c4: i2c4@11011000 {
  compatible = "mediatek,i2c";
  id = <4>;
  reg = <0 0x11011000 0 0x1000>,
   <0 0x11000380 0 0x180>;
  interrupts = <0 109 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <110>;
  sda-gpio-id = <111>;
  gpio_start = <0x11d10000>;
  mem_len = <0x1000>;
  eh_cfg = <0x30>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0xd0>;
  aed = <0x1a>;
  ch_offset_default = <0x100>;
  ch_offset_ccu = <0x200>;
 };

 i2c5: i2c5@11016000 {
  compatible = "mediatek,i2c";
  id = <5>;
  reg = <0 0x11016000 0 0x1000>,
   <0 0x11000500 0 0x80>;
  interrupts = <0 110 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <28>;
  sda-gpio-id = <29>;
  gpio_start = <0x11f20000>;
  mem_len = <0x1000>;
  eh_cfg = <0x20>;
  pu_cfg = <0x80>;
  rsel_cfg = <0xc0>;
  aed = <0x1a>;
 };

 i2c6: i2c6@11005000 {
  compatible = "mediatek,i2c";
  id = <6>;
  reg = <0 0x11005000 0 0x1000>,
   <0 0x11000580 0 0x100>;
  interrupts = <0 111 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <45>;
  sda-gpio-id = <46>;
  gpio_start = <0x11ea0000>;
  mem_len = <0x1000>;
  eh_cfg = <0x40>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0x100>;
  aed = <0x1a>;
 };

 i2c7: i2c7@1101a000 {
  compatible = "mediatek,i2c";
  id = <7>;
  reg = <0 0x1101a000 0 0x1000>,
   <0 0x11000680 0 0x100>;
  interrupts = <0 112 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <198>;
  sda-gpio-id = <199>;
  gpio_start = <0x11ea0000>;
  mem_len = <0x1000>;
  eh_cfg = <0x40>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0x100>;
  aed = <0x1a>;
  ch_offset_default = <0x100>;
 };

 i2c8: i2c8@1101b000 {
  compatible = "mediatek,i2c";
  id = <8>;
  reg = <0 0x1101b000 0 0x1000>,
   <0 0x11000780 0 0x80>;
  interrupts = <0 113 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1a>;
 };

 i2c9: i2c9@11015000 {
  compatible = "mediatek,i2c";
  id = <9>;
  reg = <0 0x11015000 0 0x1000>,
   <0 0x11000800 0 0x80>;
  interrupts = <0 114 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 43>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1a>;
 };

 pwm@11006000 {
  compatible = "mediatek,pwm";
  reg = <0 0x11006000 0 0x1000>;
  interrupts = <0 200 8>;
  clocks = <&infracfg_ao 16>,
   <&infracfg_ao 17>,
   <&infracfg_ao 18>,
   <&infracfg_ao 19>,
   <&infracfg_ao 15>,
   <&infracfg_ao 20>;

  clock-names = "PWM1-main",
   "PWM2-main",
   "PWM3-main",
   "PWM4-main",
   "PWM-HCLK-main",
   "PWM-main";
 };

 spi0: spi0@1100a000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1100a000 0 0x1000>;
  interrupts = <0 143 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 28>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi1: spi1@11010000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11010000 0 0x1000>;
  interrupts = <0 147 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 57>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi2: spi2@11012000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11012000 0 0x1000>;
  interrupts = <0 152 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 60>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi3: spi3@11013000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11013000 0 0x1000>;
  interrupts = <0 153 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 61>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi4: spi4@11018000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11018000 0 0x1000>;
  interrupts = <0 156 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 76>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi5: spi5@11019000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <1>;
  reg = <0 0x11019000 0 0x1000>;
  interrupts = <0 157 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 77>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi6: spi6@1101d000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1101d000 0 0x1000>;
  interrupts = <0 144 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 106>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi7: spi7@1101e000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1101e000 0 0x1000>;
  interrupts = <0 145 8>;
  clocks = <&topckgen 55>,
    <&topckgen 7>,
    <&infracfg_ao 107>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 therm_ctrl@1100b000 {
  compatible = "mediatek,therm_ctrl";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 100 8>;
  clocks = <&infracfg_ao 10>;
  clock-names = "therm-main";
 };

 tboard_thermistor1: thermal-sensor1 {
  compatible = "mediatek,mtboard-thermistor1";
  io-channels = <&auxadc 0>;
  io-channel-names = "thermistor-ch0";
 };

 tboard_thermistor2: thermal-sensor2 {
  compatible = "mediatek,mtboard-thermistor2";
  io-channels = <&auxadc 1>;
  io-channel-names = "thermistor-ch1";
 };

 drcc: drcc {
  compatible = "mediatek,drcc";
  state = <255>;
  drcc0_Vref = <255>;
  drcc1_Vref = <255>;
  drcc2_Vref = <255>;
  drcc3_Vref = <255>;
  drcc4_Vref = <255>;
  drcc5_Vref = <255>;
  drcc6_Vref = <255>;
  drcc7_Vref = <255>;
  drcc0_Hwgatepct = <255>;
  drcc1_Hwgatepct = <255>;
  drcc2_Hwgatepct = <255>;
  drcc3_Hwgatepct = <255>;
  drcc4_Hwgatepct = <255>;
  drcc5_Hwgatepct = <255>;
  drcc6_Hwgatepct = <255>;
  drcc7_Hwgatepct = <255>;
  drcc0_Code = <255>;
  drcc1_Code = <255>;
  drcc2_Code = <255>;
  drcc3_Code = <255>;
  drcc4_Code = <255>;
  drcc5_Code = <255>;
  drcc6_Code = <255>;
  drcc7_Code = <255>;
 };

 eem_fsm: eem_fsm@1100b000 {
  compatible = "mediatek,eem_fsm";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 150 8>;
  eem-status = <1>;
  eem-initmon-little = <0xf>;
  eem-initmon-big = <0xf>;
  eem-initmon-cci = <0xf>;
  eem-initmon-gpu = <0xf>;
  eem-clamp-little = <0>;
  eem-clamp-big = <0>;
  eem-clamp-cci = <0>;
  eem-clamp-gpu = <0>;
  eem-offset-little = <0xff>;
  eem-offset-big = <0xff>;
  eem-offset-cci = <0xff>;
  eem-offset-gpu = <0xff>;
 };

 btif@1100c000 {
  compatible = "mediatek,btif";

  reg = <0 0x1100c000 0 0x1000>,

   <0 0x11000b80 0 0x80>,

   <0 0x11000c00 0 0x80>;

  interrupts = <0 138 8>,

   <0 155 8>,

   <0 154 8>;
  clocks = <&infracfg_ao 27>,

   <&infracfg_ao 43>;

  clock-names = "btifc","apdmac";
 };

 consys: consys@18002000 {
  compatible = "mediatek,mt6785-consys";
  #address-cells = <2>;
  #size-cells = <2>;

  reg = <0 0x18002000 0 0x1000>,

      <0 0x10007000 0 0x0100>,

      <0 0x10001000 0 0x1000>,

      <0 0x10006000 0 0x1000>,

      <0 0x18007000 0 0x1000>,

      <0 0x180b1000 0 0x1000>,

      <0 0x180a3000 0 0x1000>,

      <0 0x180a5000 0 0x800>,

      <0 0x180c1000 0 0x1000>,

      <0 0x18004000 0 0x1000>,

      <0 0x1024c000 0 0x40>,

      <0 0x10003000 0 0x1000>;

  interrupts = <0 321 8>,

      <0 78 8>,

      <0 323 1>;
  clocks = <&scpsys 2>,
   <&infracfg_ao 102>;
  clock-names = "conn", "ccif";
 };

 irtx@1100d000 {
  compatible = "mediatek,irtx";
  reg = <0 0x1100d000 0 0x1000>;
 };

 disp_pwm0@1100e000 {
  compatible = "mediatek,disp_pwm0";
  reg = <0 0x1100e000 0 0x1000>;
  interrupts = <0 151 8>;
 };

 i2c1_imm@11014000 {
  compatible = "mediatek,i2c1_imm";
  reg = <0 0x11014000 0 0x1000>;
 };

 imp_iic_wrap@11017000 {
  compatible = "mediatek,imp_iic_wrap";
  reg = <0 0x11017000 0 0x1000>;
 };

 dfd@10200b00 {
  compatible = "mediatek,dfd";
  reg = <0 0x10200b00 0 0x10000>;

  mediatek,enabled = <1>;
  mediatek,chain_length = <0xa7f8>;
  mediatek,rg_dfd_timeout = <0xa0>;
 };

 dfd_cache: dfd_cache {
  compatible = "mediatek,dfd_cache";
  mediatek,enabled = <0>;
  mediatek,l2c_trigger = <0>;
  mediatek,rg_dfd_timeout = <0x3e80>;
 };

 usb0:usb3@11200000 {
  compatible = "mediatek,usb3";
  reg = <0 0x11200000 0 0x10000>,
   <0 0x11203e00 0 0x100>,
   <0 0x11e40000 0 0x10000>;
  reg-names = "ssusb_base",
    "ssusb_ippc",
    "ssusb_sif2";
  interrupts = <0 96 8>;
  interrupt-names = "musb-hdrc";
  debug_level = <6>;
  fpga_i2c_physical_base = <0x11009100>;
 };

 mtu3_0:mtu3_0@11200000 {
  compatible = "mediatek,mt6785-mtu3";
  reg = <0 0x11201000 0 0x3000>,
        <0 0x11203E00 0 0x100>;
  reg-names = "mac", "ippc";
  interrupts = <0 96 8>;
  interrupt-names = "ssusb_mac";
  clocks = <&infracfg_ao 91>,
      <&infracfg_ao 105>;
  clock-names = "sys_ck", "rel_clk";
  phy-cells = <1>;
  phys = <&usb0phy 0>;
  phy-names = "port0_phy";
  extcon = <&extcon_usb>;
  dr_mode = "otg";


 };

 xhci0:usb3_xhci@11200000 {
  compatible = "mediatek,mt67xx-xhci";
  reg = <0 0x11200000 0 0x1000>;
  reg-names = "mac";
  interrupts = <0 97 8>;
  interrupt-names = "xhci";
  clocks = <&infracfg_ao 105>;
  clock-names = "sys_ck";
  phys = <&usb0phy 0>;
  phy-names = "port0_phy";
 };

 extcon_usb: extcon_usb {
  compatible = "mediatek,extcon-usb";
 };

 usb_boost_manager {
  compatible = "mediatek,usb_boost";
  boost_period = <30>;
 };

 usbphy0:usbphy {
  compatible = "usb-nop-xceiv";
 };

 usb0phy:usbphy0@11E40000 {
  compatible = "mediatek,mt6785-phy";
  reg = <0 0x11e40000 0 0x10000>,
     <0 0x11203e00 0 0x100>;
  reg-names = "sif_base", "ippc";
  #phy-cells = <1>;
 };

 usb3_phy {
  compatible = "mediatek,usb3_phy";
  reg = <0 0x11E40000 0 0x10000>;
  reg-names = "sif_base";
  clocks = <&infracfg_ao 91>,
    <&infracfg_ao 105>;
  clock-names = "ssusb_clk", "sys_ck";
  #phy-cells = <1>;
 };

 audio: audio@11210000 {
  compatible = "mediatek,audio", "syscon";
  reg = <0 0x11210000 0 0x1000>;
  #clock-cells = <1>;
 };

 afe: mt6785-afe-pcm@11210000 {
  compatible = "mediatek,mt6785-sound";
  reg = <0 0x11210000 0 0x1000>;
  interrupts = <0 184 8>;
  clocks = <&audio 1>,
   <&audio 8>,
   <&audio 9>,
   <&audio 7>,
   <&audio 21>,
   <&audio 2>,
   <&audio 3>,
   <&audio 5>,
   <&audio 4>,
   <&audio 6>,
   <&audio 10>,
   <&audio 11>,
   <&audio 20>,
   <&audio 22>,
   <&audio 23>,
   <&audio 24>,
   <&audio 25>,
   <&audio 26>,
   <&audio 27>,
   <&audio 28>,
   <&scpsys 8>,
   <&infracfg_ao 48>,
   <&infracfg_ao 56>,
   <&topckgen 12>,
   <&topckgen 13>,
   <&topckgen 49>,
   <&topckgen 20>,
   <&topckgen 73>,
   <&topckgen 21>,
   <&topckgen 77>,
   <&topckgen 31>,
   <&topckgen 76>,
   <&topckgen 32>,
   <&topckgen 80>,
   <&topckgen 122>,
   <&topckgen 123>,
   <&topckgen 124>,
   <&topckgen 125>,
   <&topckgen 126>,
   <&topckgen 127>,
   <&topckgen 128>,
   <&topckgen 129>,
   <&topckgen 130>,
   <&topckgen 131>,
   <&topckgen 132>,
   <&topckgen 133>,
   <&topckgen 134>,
   <&topckgen 141>,
   <&clk26m>;

  clock-names = "aud_afe_clk",
   "aud_dac_clk",
   "aud_dac_predis_clk",
   "aud_adc_clk",
   "aud_adda6_adc_clk",
   "aud_apll22m_clk",
   "aud_apll24m_clk",
   "aud_apll1_tuner_clk",
   "aud_apll2_tuner_clk",
   "aud_tdm_clk",
   "aud_tml_clk",
   "aud_nle",
   "aud_dac_hires_clk",
   "aud_adc_hires_clk",
   "aud_adc_hires_tml",
   "aud_adda6_adc_hires_clk",
   "aud_3rd_dac_clk",
   "aud_3rd_dac_predis_clk",
   "aud_3rd_dac_tml",
   "aud_3rd_dac_hires_clk",
   "scp_sys_audio",
   "aud_infra_clk",
   "mtkaif_26m_clk",
   "top_mux_audio",
   "top_mux_audio_int",
   "top_mainpll_d2_d4",
   "top_mux_aud_1",
   "top_apll1_ck",
   "top_mux_aud_2",
   "top_apll2_ck",
   "top_mux_aud_eng1",
   "top_apll1_d8",
   "top_mux_aud_eng2",
   "top_apll2_d8",
   "top_i2s0_m_sel",
   "top_i2s1_m_sel",
   "top_i2s2_m_sel",
   "top_i2s3_m_sel",
   "top_i2s4_m_sel",
   "top_i2s5_m_sel",
   "top_apll12_div0",
   "top_apll12_div1",
   "top_apll12_div2",
   "top_apll12_div3",
   "top_apll12_div4",
   "top_apll12_divb",
   "top_apll12_div5",
   "top_mux_audio_h",
   "top_clk26m_clk";

  pinctrl-names = "aud_clk_mosi_off",
    "aud_clk_mosi_on",
    "aud_dat_mosi_off",
    "aud_dat_mosi_on",
    "aud_dat_miso_off",
    "aud_dat_miso_on",
    "vow_dat_miso_off",
    "vow_dat_miso_on",
    "vow_clk_miso_off",
    "vow_clk_miso_on",
    "aud_nle_mosi_off",
    "aud_nle_mosi_on",
    "aud_dat_miso2_off",
    "aud_dat_miso2_on",
    "aud_gpio_i2s0_off",
    "aud_gpio_i2s0_on",
    "aud_gpio_i2s1_off",
    "aud_gpio_i2s1_on",
    "aud_gpio_i2s2_off",
    "aud_gpio_i2s2_on",
    "aud_gpio_i2s3_off",
    "aud_gpio_i2s3_on",
    "aud_gpio_i2s5_off",
    "aud_gpio_i2s5_on",
    "aud_dat_mosi_ch34_off",
    "aud_dat_mosi_ch34_on",
    "aud_dat_miso_ch34_off",
    "aud_dat_miso_ch34_on";
  pinctrl-0 = <&aud_clk_mosi_off>;
  pinctrl-1 = <&aud_clk_mosi_on>;
  pinctrl-2 = <&aud_dat_mosi_off>;
  pinctrl-3 = <&aud_dat_mosi_on>;
  pinctrl-4 = <&aud_dat_miso_off>;
  pinctrl-5 = <&aud_dat_miso_on>;
  pinctrl-6 = <&vow_dat_miso_off>;
  pinctrl-7 = <&vow_dat_miso_on>;
  pinctrl-8 = <&vow_clk_miso_off>;
  pinctrl-9 = <&vow_clk_miso_on>;
  pinctrl-10 = <&aud_nle_mosi_off>;
  pinctrl-11 = <&aud_nle_mosi_on>;
  pinctrl-12 = <&aud_dat_miso2_off>;
  pinctrl-13 = <&aud_dat_miso2_on>;
  pinctrl-14 = <&aud_gpio_i2s0_off>;
  pinctrl-15 = <&aud_gpio_i2s0_on>;
  pinctrl-16 = <&aud_gpio_i2s1_off>;
  pinctrl-17 = <&aud_gpio_i2s1_on>;
  pinctrl-18 = <&aud_gpio_i2s2_off>;
  pinctrl-19 = <&aud_gpio_i2s2_on>;
  pinctrl-20 = <&aud_gpio_i2s3_off>;
  pinctrl-21 = <&aud_gpio_i2s3_on>;
  pinctrl-22 = <&aud_gpio_i2s5_off>;
  pinctrl-23 = <&aud_gpio_i2s5_on>;
  pinctrl-24 = <&aud_dat_mosi_ch34_off>;
  pinctrl-25 = <&aud_dat_mosi_ch34_on>;
  pinctrl-26 = <&aud_dat_miso_ch34_off>;
  pinctrl-27 = <&aud_dat_miso_ch34_on>;
 };

 mt6359_snd: mt6359_snd {
  compatible = "mediatek,mt6359-sound";
  mediatek,pwrap-regmap = <&pwrap>;
 };


        sound: sound {
                compatible = "mediatek,mt6785-mt6359-sound";
                mediatek,audio-codec = <&mt6359_snd>;
                mediatek,platform = <&afe>;
                mediatek,snd_audio_dsp = <&snd_audio_dsp>;
                mtk_spk_i2s_out = <3>;
                mtk_spk_i2s_in = <0>;

                mediatek,speaker-codec {
                        sound-dai = <&speaker_amp>;
                };
        };
# 2898 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
 snd_scp_ultra: snd_scp_ultra {
  compatible = "mediatek,snd_scp_ultra";
  scp_ultra_dl_memif_id = <0x7>;
  scp_ultra_ul_memif_id = <0xe>;
 };


 snd_audio_dsp: snd_audio_dsp {
  compatible = "mediatek,snd_audio_dsp";
  mtk_dsp_voip = <0x1 0x1 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_primary = <0x0 0x0 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_offload = <0x0 0x6 0xffffffff 0xffffffff 0x400000>;
  mtk_dsp_deep = <0x0 0x3 0xffffffff 0xffffffff 0x30000>;
  mtk_dsp_playback = <0x1 0x4 0xf 0x13 0x30000>;
  mtk_dsp_music = <0x0 0xffffffff 0xffffffff 0xffffffff 0x0>;
  mtk_dsp_capture1 = <0x1 0xffffffff 0xc 0x12 0x20000>;
  mtk_dsp_a2dp = <0x0 0xffffffff 0xffffffff 0xffffffff 0x40000>;
  mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
  mtk_dsp_call_final = <0x5 0x4 0xf 0x13 0x18000>;
  mtk_dsp_fast = <0x0 0xffffffff 0xffffffff 0xffffffff 0x5000>;
  mtk_dsp_ktv = <0x1 0x8 0x11 0xffffffff 0x10000>;
  mtk_dsp_capture_raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
  mtk_dsp_ver = <0x0>;
  swdsp_smartpa_process_enable = <0x5>;
  mtk_dsp_mem_afe = <0x1 0x40000>;
 };

 audio_sram@11211000 {
  compatible = "mediatek,audio_sram";
  reg = <0 0x11211000 0 0x18000>;
  prefer_mode = <1>;
  mode_size = <0x12000 0x18000>;
  block_size = <0x1000>;
 };

 mtk-btcvsd-snd@18050000 {
  compatible = "mediatek,mtk-btcvsd-snd";
  reg=<0 0x18050000 0 0x1000>,
      <0 0x18080000 0 0x10000>;
  interrupts = <0 320 8>;
  mediatek,infracfg = <&infracfg_ao>;


  mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
  disable_write_silence = <0>;
 };

 mt_soc_playback_offload {
  compatible = "mediatek,mt_soc_offload_common";
 };


 msdc0: msdc@11230000 {
  compatible = "mediatek,msdc";
  reg = <0 0x11230000 0 0x10000>;
  interrupts = <0 101 8>;
 };

 wifi_pwrseq: wifi-pwrseq {
  compatible = "mmc-pwrseq-simple";
  status = "disabled";
 };

 msdc1: msdc@11240000{
  compatible = "mediatek,msdc";
  reg = <0 0x11240000 0 0x1000>;
  interrupts = <0 102 8>;
 };

 msdc1_top@11e10000 {
  compatible = "mediatek,msdc1_top";
  reg = <0 0x11e10000 0 0x1000>;
 };

 msdc0_top@11f50000 {
  compatible = "mediatek,msdc0_top";
  reg = <0 0x11f50000 0 0x1000>;
 };

 mmc0: mmc0@11230000 {
  compatible = "mediatek,mt6785-mmc";
  reg = <0 0x11230000 0 0x1000>,
      <0 0x11f50000 0 0x1000>;
  interrupts = <0 101 8>;
  clocks = <&topckgen 9>,
         <&infracfg_ao 29>,
         <&infracfg_ao 32>;
  clock-names = "source", "hclk", "source_cg";
  status = "disabled";
 };
# 3019 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
 ufshci:ufshci@11270000 {
  compatible = "mediatek,ufshci";
  reg = <0 0x11270000 0 0x2300>;
  interrupts = <0 104 8>;


  clocks =
   <&infracfg_ao 79>,
   <&infracfg_ao 62>,
   <&infracfg_ao 64>,
   <&infracfg_ao 80>;
  clock-names =
   "ufs0-clock",
   "ufs0-unipro-clk",
   "ufs0-mp-clk",
   "ufs0-aes-clk";
  freq-table-hz =
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>;
# 3049 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
  vcc-supply = <&mt_pmic_vemc_ldo_reg>;
  vcc-fixed-regulator;



  lanes-per-direction = <1>;


  mediatek,auto-hibern8-timer = <10>;


  mediatek,spm-level = <3>;



  mediatek,rpm-enable = <1>;


  mediatek,rpm-autosuspend-delay = <2000>;


  mediatek,rpm-level = <3>;
 };

 ufs_mphy@11fa0000 {
  compatible = "mediatek,ufs_mphy";
  reg = <0 0x11fa0000 0 0xc000>;
 };

 ca9peri@10e00000 {
  compatible = "mediatek,ca9peri";
  reg = <0 0x10e00000 0 0x1000>;
 };

 l2c@10f00000 {
  compatible = "mediatek,l2c";
  reg = <0 0x10f00000 0 0x1000>;
 };

 efusec@11c10000 {
  compatible = "mediatek,efusec";
  reg = <0 0x11c10000 0 0x1000>;
 };

 mfgcfg: mfgcfg@13fbf000 {
  compatible = "mediatek,mfgcfg", "syscon";
  reg = <0 0x13fbf000 0 0x1000>;
  #clock-cells = <1>;
 };

 mali@13040000 {
  compatible =
   "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
  reg = <0 0x13040000 0 0x10000>;
  interrupts =
   <0 309 8>,
   <0 310 8>,
   <0 311 8>,
   <0 312 8>,
   <0 313 8>;
  interrupt-names =
   "GPU",
   "MMU",
   "JOB",
   "EVENT",
   "PWR";
 };

 gpufreq {
  compatible = "mediatek,mt6785-gpufreq";
  clocks =
   <&topckgen 4>,
   <&topckgen 97>,
   <&topckgen 46>,
   <&mfgcfg 1>,
   <&scpsys 7>,
   <&scpsys 4>,
   <&scpsys 11>,
   <&scpsys 10>,
   <&scpsys 24>,
   <&scpsys 12>;
  clock-names =
   "clk_mux",
   "clk_main_parent",
   "clk_sub_parent",
   "subsys_mfg_cg",
   "mtcmos_mfg_async",
   "mtcmos_mfg",
   "mtcmos_mfg_core0",
   "mtcmos_mfg_core1",
   "mtcmos_mfg_core2",
   "mtcmos_mfg_core3";
 };

 mali_tb@13fbd000 {
  compatible = "mediatek,mali_tb";
  reg = <0 0x13fbd000 0 0x1000>;
 };

 mfg_dfp_60@13020000 {
  compatible = "mediatek,mfg_dfp_60";
  reg = <0 0x13020000 0 0x1000>;
 };

 mfg_tb@13fbff00 {
  compatible = "mediatek,mfg_tb";
  reg = <0 0x13fbff00 0 0x1000>;
 };

 mmsys_config: mmsys_config@14000000 {
  compatible = "mediatek,mmsys_config", "syscon";
  reg = <0 0x14000000 0 0x1000>;
  interrupts = <0 263 8>;
  #clock-cells = <1>;
  clocks = <&mmsys_config 11>,
    <&mmsys_config 37>,
    <&mmsys_config 12>,
    <&mmsys_config 38>;
  clock-names = "CAM_MDP_TX",
    "CAM_MDP_RX",
    "CAM_MDP2_TX",
    "CAM_MDP2_RX";
 };

 mdp_rdma0: mdp_rdma0@14001000 {
  compatible = "mediatek,mdp_rdma0";
  reg = <0 0x14001000 0 0x1000>;
  interrupts = <0 242 8>;
  clocks = <&mmsys_config 13>;
  clock-names = "MDP_RDMA0";
 };

 mdp_rdma1: mdp_rdma1@14002000 {
  compatible = "mediatek,mdp_rdma1";
  reg = <0 0x14002000 0 0x1000>;
  interrupts = <0 243 8>;
  clocks = <&mmsys_config 14>;
  clock-names = "MDP_RDMA1";
 };

 mdp_rsz0: mdp_rsz0@14003000 {
  compatible = "mediatek,mdp_rsz0";
  reg = <0 0x14003000 0 0x1000>;
  interrupts = <0 244 8>;
  clocks = <&mmsys_config 15>;
  clock-names = "MDP_RSZ0";
 };

 mdp_rsz1: mdp_rsz1@14004000 {
  compatible = "mediatek,mdp_rsz1";
  reg = <0 0x14004000 0 0x1000>;
  interrupts = <0 245 8>;
  clocks = <&mmsys_config 16>;
  clock-names = "MDP_RSZ1";
 };

 mdp_wrot0: mdp_wrot0@14005000 {
  compatible = "mediatek,mdp_wrot0";
  reg = <0 0x14005000 0 0x1000>;
  interrupts = <0 247 8>;
  clocks = <&mmsys_config 18>;
  clock-names = "MDP_WROT0";
 };

 mdp_wdma0@14006000 {
  compatible = "mediatek,mdp_wdma0";
  reg = <0 0x14006000 0 0x1000>;
 };

 mdp_tdshp: mdp_tdshp0@14007000 {
  compatible = "mediatek,mdp_tdshp0";
  reg = <0 0x14007000 0 0x1000>;
  clocks = <&mmsys_config 17>;
  clock-names = "MDP_TDSHP";
 };

 smi_larb0: smi_larb0@14017000 {
  compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
  reg = <0 0x14017000 0 0x1000>;
  interrupts = <0 264 8>;
  clocks = <&scpsys 3>, <&mmsys_config 2>;
  clock-names = "scp-dis", "mm-larb0";
  mediatek,smi-id = <0>;
 };

 smi_larb1: smi_larb1@14018000 {
  compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
  reg = <0 0x14018000 0 0x1000>;
  clocks = <&scpsys 3>, <&mmsys_config 3>;
  clock-names = "scp-dis", "mm-larb1";
  mediatek,smi-id = <1>;
 };

 smi_common@14019000 {
  compatible = "mediatek,smi_common";
  reg = <0 0x14019000 0 0x1000>;
  clocks = <&scpsys 3>,
   <&mmsys_config 1>;
  clock-names = "scp-dis", "mm-common";
  mediatek,smi-id = <8>;
  mmsys_config = <&mmsys_config>;
 };

 mmdvfs_pmqos {
  compatible = "mediatek,mmdvfs_pmqos";
  larb_groups = <0 1 2 3 5 6 7>;
  larb0 = <7 7 7 7 7 7 7 8 7>;
  larb1 = <7 7 7 7 7 7 7 7 7 8 7 8 7 7>;
  larb2 = <7 7 8 7 7 7 7 7 7 7 8 7>;
  larb3 = <7 8 8 8 7 7 7 7 7 7 8 8 7 8 8 7
     7 7 7>;
  larb5 = <7 8 8 7 7 7 8 7 7 8 7 8 7 7
     7 8 7 7 6 7 8 7 8 7 8 8>;
  larb6 = <8 8 8 8 7 7 8 7 8 8 8 7 8 8 8 7
     8 8 7 8 7 7 8 8 8 7 7 7 7 7 7>;
  larb7 = <8 8 8 7 7>;
  cam_larb = <6 10>;
  max_ostd_larb = <0 1>;
  max_ostd = <40>;
  comm_freq = "disp_freq";
  mm_step0 = <560 1 0 7>;
  mm_step1 = <450 1 0 8>;
  mm_step2 = <315 1 0 11>;
  cam_step0 = <560 1 1 7>;
  cam_step1 = <416 1 1 9>;
  cam_step2 = <315 1 1 11>;
  img_step0 = <560 1 2 7>;
  img_step1 = <364 1 2 10>;
  img_step2 = <315 1 2 11>;
  venc_step0 = <630 1 3 5>;
  venc_step1 = <450 1 3 8>;
  venc_step2 = <364 1 3 10>;
  vdec_step0 = <624 1 4 6>;
  vdec_step1 = <416 1 4 9>;
  vdec_step2 = <312 1 4 12>;

  fmeter_mux_ids = <2 8 5 50 51>;
  vopp_steps = <0 1 2>;
  disp_freq = "mm_step0", "mm_step1", "mm_step2";
  mdp_freq = "mm_step0", "mm_step1", "mm_step2";
  cam_freq = "cam_step0","cam_step1","cam_step2";
  img_freq = "img_step0","img_step1","img_step2";
  vdec_freq = "vdec_step0","vdec_step1","vdec_step2";
  venc_freq = "venc_step0","venc_step1","venc_step2";
  clocks = <&topckgen 2>,
   <&topckgen 3>,
   <&topckgen 35>,
   <&topckgen 117>,
   <&topckgen 118>,
   <&topckgen 108>,
   <&topckgen 60>,
   <&topckgen 143>,
   <&topckgen 112>,
   <&topckgen 61>,
   <&topckgen 45>,
   <&topckgen 109>,
   <&topckgen 64>;
  clock-names = "MMDVFS_CLK_MUX_MM",
   "MMDVFS_CLK_MUX_CAM",
   "MMDVFS_CLK_MUX_IMG",
   "MMDVFS_CLK_MUX_VENC",
   "MMDVFS_CLK_MUX_VDEC",
   "MMDVFS_CLK_MMPLL_D5",
   "MMDVFS_CLK_UNIVPLL_D2",
   "MMDVFS_CLK_TVDPLL_MAINPLL_D2_CK",
   "MMDVFS_CLK_MMPLL_D7",
   "MMDVFS_CLK_UNIVPLL_D3",
   "MMDVFS_CLK_MAINPLL_D3",
   "MMDVFS_CLK_MMPLL_D5_D2",
   "MMDVFS_CLK_UNIVPLL_D2_D2";
 };

 disp_rsz0@1401a000 {
  compatible = "mediatek,disp_rsz0";
  reg = <0 0x1401a000 0 0x1000>;
  interrupts = <0 265 8>;
 };

 mdp_aal: mdp_aal0@1401b000 {
  compatible = "mediatek,mdp_aal0";
  reg = <0 0x1401b000 0 0x1000>;
  clocks = <&mmsys_config 43>;
  clock-names = "MDP_AAL";
 };

 mdp_hdr: mdp_hdr0@1401c000 {
  compatible = "mediatek,mdp_hdr0";
  reg = <0 0x1401c000 0 0x1000>;
  clocks = <&mmsys_config 44>;
  clock-names = "MDP_HDR";
 };

 dbi0@1401d000 {
  compatible = "mediatek,dbi0";
  reg = <0 0x1401d000 0 0x1000>;
 };

 i2c@1401e000 {
  compatible = "mediatek,i2c";
  reg = <0 0x1401e000 0 0x1000>;
 };

 dsi1@1401f000 {
  compatible = "mediatek,dsi1";
  reg = <0 0x1401f000 0 0x1000>;
 };

 mdp_wrot1: mdp_wrot1@14020000 {
  compatible = "mediatek,mdp_wrot1";
  reg = <0 0x14020000 0 0x1000>;
  clocks = <&mmsys_config 47>;
  clock-names = "MDP_WROT1";
 };

 disp_postmask0@14021000 {
  compatible = "mediatek,disp_postmask0";
  reg = <0 0x14021000 0 0x1000>;
  interrupts = <0 268 8>;
 };


 disp_mutex1@14030000 {
  compatible = "mediatek,disp_mutex1";
  reg = <0 0x14030000 0 0x1000>;
 };

 mdp_tdshp1@14031000 {
  compatible = "mediatek,mdp_tdshp1";
  reg = <0 0x14031000 0 0x1000>;
 };

 mdp_aal1@14032000 {
  compatible = "mediatek,mdp_aal1";
  reg = <0 0x14032000 0 0x1000>;
 };

 mdp_hdr1@14033000 {
  compatible = "mediatek,mdp_hdr1";
  reg = <0 0x14033000 0 0x1000>;
 };

 disp_color1@14040000 {
  compatible = "mediatek,disp_color1";
  reg = <0 0x14040000 0 0x1000>;
 };

 disp_ccorr1@14041000 {
  compatible = "mediatek,disp_ccorr1";
  reg = <0 0x14041000 0 0x1000>;
 };

 disp_aal1@14042000 {
  compatible = "mediatek,disp_aal1";
  reg = <0 0x14042000 0 0x1000>;
 };

 disp_gamma1@14043000 {
  compatible = "mediatek,disp_gamma1";
  reg = <0 0x14043000 0 0x1000>;
 };

 disp_dither1@14044000 {
  compatible = "mediatek,disp_dither1";
  reg = <0 0x14044000 0 0x1000>;
 };

 disp_rsz1@14045000 {
  compatible = "mediatek,disp_rsz1";
  reg = <0 0x14045000 0 0x1000>;
 };

 dbi1@14046000 {
  compatible = "mediatek,dbi1";
  reg = <0 0x14046000 0 0x1000>;
 };

 dpi1@14047000 {
  compatible = "mediatek,dpi1";
  reg = <0 0x14047000 0 0x1000>;
 };

 disp_pvric0@14050000 {
  compatible = "mediatek,disp_pvric0";
  reg = <0 0x14050000 0 0x1000>;
 };

 mdp_pvric0@14051000 {
  compatible = "mediatek,mdp_pvric0";
  reg = <0 0x14051000 0 0x1000>;
 };

 mdp_pvric1@14052000 {
  compatible = "mediatek,mdp_pvric1";
  reg = <0 0x14052000 0 0x1000>;
 };

 vcu: vcu@16000000 {
  compatible = "mediatek-vcu";
  mediatek,vcuid = <0>;
  mediatek,vcuname = "vcu";
  reg = <0 0x16000000 0 0x40000>,
    <0 0x17020000 0 0x10000>,
    <0 0x19002000 0 0x1000>;



  mediatek,mailbox-gce = <&gce_mbox>;
  mboxes = <&gce_mbox 16 0 1>,
   <&gce_mbox 17 0 1>;

  gce-event-names = "vdec_pic_start",
   "vdec_decode_done",
   "vdec_pause",
   "vdec_dec_error",
   "vdec_mc_busy_overflow_timeout",
   "vdec_all_dram_req_done",
   "vdec_ini_fetch_rdy",
   "vdec_process_flag",
   "vdec_search_start_code_done",
   "vdec_ref_reorder_done",
   "vdec_wp_tble_done",
   "vdec_count_sram_clr_done",
   "venc_eof",
   "venc_cmdq_pause_done",
   "venc_mb_done",
   "venc_128B_cnt_done";

  gce-events = <&gce_mbox 416>,
   <&gce_mbox 417>,
   <&gce_mbox 418>,
   <&gce_mbox 419>,
   <&gce_mbox 420>,
   <&gce_mbox 421>,
   <&gce_mbox 422>,
   <&gce_mbox 423>,
   <&gce_mbox 424>,
   <&gce_mbox 425>,
   <&gce_mbox 426>,
   <&gce_mbox 427>,
   <&gce_mbox 289>,
   <&gce_mbox 290>,
   <&gce_mbox 292>,
   <&gce_mbox 293>;
 };

 vdec_gcon: vdec_gcon@16000000 {
  compatible = "mediatek,vdec_gcon", "syscon";
  reg = <0 0x16000000 0 0x1000>,
    <0 0x16020000 0 0x400>,
    <0 0x16021000 0 0x1000>,
    <0 0x16023000 0 0x1000>,
    <0 0x16025000 0 0x1000>;



  mediatek,larb = <&smi_larb1>;
  interrupts = <0 329 8>;
  mediatek,vcu = <&vcu>;

  clocks =
   <&scpsys 3>,
   <&scpsys 13>,
   <&scpsys 6>,
   <&mmsys_config 1>,
   <&mmsys_config 4>,
   <&mmsys_config 5>,
   <&vdec_gcon 1>,
   <&venc_gcon 2>;
  clock-names =
   "MT_SCP_SYS_DIS",
   "MT_SCP_SYS_VDE",
   "MT_SCP_SYS_VEN",
   "MT_CG_SMI_COMMON",
   "MT_CG_GALS_COMM0",
   "MT_CG_GALS_COMM1",
   "MT_CG_VDEC",
   "MT_CG_VENC";
  #clock-cells = <1>;
 };

 vdec_mbist@16001000 {
  compatible = "mediatek,vdec_mbist";
  reg = <0 0x16001000 0 0x1000>;
 };

 vdec@16020000 {
  compatible = "mediatek,vdec";
  reg = <0 0x16020000 0 0x1000>;
  interrupts = <0 329 8>;
 };

 vld@16020000 {
  compatible = "mediatek,vld";
  reg = <0 0x16020000 0 0x1000>;
 };

 vld_top@16020800 {
  compatible = "mediatek,vld_top";
  reg = <0 0x16020800 0 0x1000>;
 };

 mc@16021000 {
  compatible = "mediatek,mc";
  reg = <0 0x16021000 0 0x1000>;
 };

 avc_vld@16022000 {
  compatible = "mediatek,avc_vld";
  reg = <0 0x16022000 0 0x1000>;
 };

 avc_mv@16023000 {
  compatible = "mediatek,avc_mv";
  reg = <0 0x16023000 0 0x1000>;
 };

 vdec_pp@16024000 {
  compatible = "mediatek,vdec_pp";
  reg = <0 0x16024000 0 0x1000>;
 };

 vdtop@16025000 {
  compatible = "mediatek,vdtop";
  reg = <0 0x16025000 0 0x1000>;
 };

 vp6@16026000 {
  compatible = "mediatek,vp6";
  reg = <0 0x16026000 0 0x1000>;
 };

 vld2@16026800 {
  compatible = "mediatek,vld2";
  reg = <0 0x16026800 0 0x1000>;
 };

 avs_vld@16027000 {
  compatible = "mediatek,avs_vld";
  reg = <0 0x16027000 0 0x1000>;
 };

 vp8_vld@16027800 {
  compatible = "mediatek,vp8_vld";
  reg = <0 0x16027800 0 0x1000>;
 };

 hevc_vld@16028000 {
  compatible = "mediatek,hevc_vld";
  reg = <0 0x16028000 0 0x1000>;
 };

 vp9_vld@16028400 {
  compatible = "mediatek,vp9_vld";
  reg = <0 0x16028400 0 0x1000>;
 };

 vdec_core0_vad@1602c000 {
  compatible = "mediatek,vdec_core0_vad";
  reg = <0 0x1602c000 0 0x1000>;
 };

 smi_larb2: smi_larb2@16010000 {
  compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
  reg = <0 0x16010000 0 0x1000>;
  interrupts = <0 330 8>;
  clocks = <&scpsys 13>, <&vdec_gcon 1>;
  clock-names = "scp-vde", "vdec-vdec";
  mediatek,smi-id = <2>;
 };

 venc_gcon: venc_gcon@17000000 {
  compatible = "mediatek,venc_gcon", "syscon";
  reg = <0 0x17000000 0 0x1000>,
   <0 0x17020000 0 0x1000>;



  mediatek,larb = <&smi_larb4>;
  interrupts = <0 270 8>;
  mediatek,vcu = <&vcu>;

  clocks =
   <&scpsys 3>,
   <&scpsys 13>,
   <&scpsys 6>,
   <&mmsys_config 1>,
   <&mmsys_config 4>,
   <&mmsys_config 5>,
   <&vdec_gcon 1>,
   <&venc_gcon 2>;
  clock-names =
   "MT_SCP_SYS_DIS",
   "MT_SCP_SYS_VDE",
   "MT_SCP_SYS_VEN",
   "MT_CG_SMI_COMMON",
   "MT_CG_GALS_COMM0",
   "MT_CG_GALS_COMM1",
   "MT_CG_VDEC",
   "MT_CG_VENC";
  #clock-cells = <1>;
 };

 smi_larb3: smi_larb3@17010000 {
  compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
  reg = <0 0x17010000 0 0x1000>;
  interrupts = <0 269 8>;
  clocks = <&scpsys 6>, <&venc_gcon 2>,
   <&venc_gcon 3>;
  clock-names = "scp-ven", "venc-venc", "venc-jpgenc";
  mediatek,smi-id = <3>;
 };

 venc@17020000 {
  compatible = "mediatek,venc";
  reg = <0 0x17020000 0 0x2000>;
  interrupts = <0 270 8>;
 };

 venc_jpg@17030000 {
  compatible = "mediatek,venc_jpg";
  reg = <0 0x17030000 0 0x10000>;
  interrupts = <0 271 8>;
  clocks =
   <&venc_gcon 3>;
  clock-names =
   "MT_CG_VENC_JPGENC";
  cshot-spec = <368>;
 };

 mbist@17070000 {
  compatible = "mediatek,mbist";
  reg = <0 0x17070000 0 0x1000>;
 };

 mjc_config@12000000 {
  compatible = "mediatek,mjc_config";
  reg = <0 0x12000000 0 0x1000>;
 };

 mjc_top@12001000 {
  compatible = "mediatek,mjc_top";
  reg = <0 0x12001000 0 0x1000>;
 };

 imgsys1_dfp@1502e000 {
  compatible = "mediatek,imgsys1_dfp";
  reg = <0 0x1502e000 0 0x1000>;
 };

 imgsys: imgsys@15020000 {
  compatible = "mediatek,imgsys", "syscon";
  reg = <0 0x15020000 0 0x1000>;
  #clock-cells = <1>;
    clocks =
    <&imgsys 1>,
    <&imgsys 3>;
  clock-names =
    "DIP_CG_IMG_LARB5",
    "DIP_CG_IMG_DIP";
 };

 imgsyscq@15020000 {
  compatible = "mediatek,imgsyscq";
  reg = <0 0x15020000 0 0x10>;
 };

 smi_larb4: smi_larb4@1502f000 {
  compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
  reg = <0 0x1502f000 0 0x1000>;
  interrupts = <0 299 8>;
  clocks = <&scpsys 5>, <&imgsys 2>;
  clock-names = "scp-isp", "img-larb4";
  mediatek,smi-id = <4>;
 };

 smi_larb5: smi_larb5@15021000 {
  compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
  reg = <0 0x15021000 0 0x1000>;
  interrupts = <0 291 8>;
  clocks = <&scpsys 5>, <&imgsys 1>;
  clock-names = "scp-isp", "img-larb5";
  mediatek,smi-id = <5>;
 };

 dip1@15022000 {
  compatible = "mediatek,dip1";
  reg = <0 0x15022000 0 0x6000>;
  interrupts = <0 292 8>;
 };

 dip2@15023000 {
  compatible = "mediatek,dip2";
  reg = <0 0x15023000 0 0x1000>;
 };

 dip3@15024000 {
  compatible = "mediatek,dip3";
  reg = <0 0x15024000 0 0x1000>;
 };

 dip4@15025000 {
  compatible = "mediatek,dip4";
  reg = <0 0x15025000 0 0x1000>;
 };

 dip5@15026000 {
  compatible = "mediatek,dip5";
  reg = <0 0x15026000 0 0x1000>;
 };

 dip6@15027000 {
  compatible = "mediatek,dip6";
  reg = <0 0x15027000 0 0x1000>;
 };

 dpe@15028000 {
  compatible = "mediatek,dpe";
  reg = <0 0x15028000 0 0x1000>;
  interrupts = <0 294 8>;

  clocks = <&imgsys 5>;
  clock-names = "DPE_CG_IMG_DPE";
 };

 dpe_dma@15028000 {
  compatible = "mediatek,dpe_dma";
  reg = <0 0x15028000 0 0x1000>;
 };

 rsc@15029000 {
  compatible = "mediatek,rsc";
  reg = <0 0x15029000 0 0x1000>;
  interrupts = <0 295 8>;

  clocks = <&imgsys 6>;
  clock-names = "RSC_CLK_IMG_RSC";
 };

 wpe_a@1502a000 {
  compatible = "mediatek,wpe_a";
  reg = <0 0x1502a000 0 0x1000>;
  interrupts = <0 297 8>;

  clocks = <&imgsys 8>;
  clock-names = "WPE_CLK_IMG_WPE_A";
 };

 wpe_b@1502d000 {
  compatible = "mediatek,wpe_b";
  reg = <0 0x1502d000 0 0x1000>;
  interrupts = <0 298 8>;

  clocks = <&imgsys 9>;
  clock-names = "WPE_CLK_IMG_WPE_B";
 };

 fdvt@1502b000 {
  compatible = "mediatek,fdvt";
  reg = <0 0x1502b000 0 0x1000>;
  interrupts = <0 293 8>;
  clocks = <&imgsys 4>;
  clock-names = "FD_CLK_IMG_FDVT";
 };

 fdvt_dma@1502b000 {
  compatible = "mediatek,fdvt_dma";
  reg = <0 0x1502b000 0 0x1000>;
 };

 mfb@1502e000 {
  compatible = "mediatek,mfb";
  reg = <0 0x1502e000 0 0x1000>;
  interrupts = <0 300 8>;

  clocks = <&imgsys 7>;
  clock-names = "MFB_CLK_IMG_MFB";
 };

 owe@1502c000 {
  compatible = "mediatek,owe";
  reg = <0 0x1502c000 0 0x1000>;
  interrupts = <0 301 8>;

  clocks = <&imgsys 10>;
  clock-names = "OWE_CLK_IMG_OWE";
 };

 owe_dma@1502c000 {
  compatible = "mediatek,owe_dma";
  reg = <0 0x1502c000 0 0x1000>;
 };

 eaf@1502d000 {
  compatible = "mediatek,eaf";
  reg = <0 0x1502d000 0 0x1000>;
 };

 eaf_dma@1502d000 {
  compatible = "mediatek,eaf_dma";
  reg = <0 0x1502d000 0 0x1000>;
 };

 imgsys1_vad@1502e000 {
  compatible = "mediatek,imgsys1_vad";
  reg = <0 0x1502e000 0 0x1000>;
 };

 smi_larb8: smi_larb8@15030000 {
  compatible = "mediatek,smi_larb8";
  reg = <0 0x15030000 0 0x1000>;
 };

 smi_larb9: smi_larb9@15031000 {
  compatible = "mediatek,smi_larb9";
  reg = <0 0x15031000 0 0x1000>;
 };

 smi_larb10: smi_larb10@15032000 {
  compatible = "mediatek,smi_larb10";
  reg = <0 0x15032000 0 0x1000>;
 };

 smi_larb11: smi_larb11@15033000 {
  compatible = "mediatek,smi_larb11";
  reg = <0 0x15033000 0 0x1000>;
 };

 wifi: wifi@18000000 {
  compatible = "mediatek,wifi";
  reg = <0 0x18000000 0 0x100000>;
  interrupts = <0 322 8>;
  memory-region = <&wifi_mem>;
 };

 ipu_conn@19000000 {
  compatible = "mediatek,ipu_conn";
  reg = <0 0x19000000 0 0x1000>;
 };

 ipu_vcore@19020000 {
  compatible = "mediatek,ipu_vcore";
  reg = <0 0x19020000 0 0x1000>;
 };

 apu_vcore: apu_vcore@19020000 {
  compatible = "mediatek,apu_vcore", "syscon";
  reg = <0 0x19020000 0 0x1000>;
  #clock-cells = <1>;
 };

 apu_conn: apu_conn@19000000 {
  compatible = "mediatek,apu_conn", "syscon";
  reg = <0 0x19000000 0 0x1000>;
  #clock-cells = <1>;
 };

 apu0: apu0@19180000 {
  compatible = "mediatek,apu0", "syscon";
  reg = <0 0x19180000 0 0x1000>;
  interrupts = <0 325 8>;
  #clock-cells = <1>;
 };

 apu1: apu1@19280000 {
  compatible = "mediatek,apu1", "syscon";
  reg = <0 0x19280000 0 0x1000>;
  interrupts = <0 326 8>;
  #clock-cells = <1>;
 };

 vpu_core0@0x19100000 {
  compatible = "mediatek,vpu_core0";
  reg = <0 0x19100000 0 0x94000>;
  interrupts = <0 325 8>;
  clocks = <&topckgen 36>,
   <&topckgen 37>,
   <&topckgen 38>,
   <&topckgen 39>,
   <&apu0 1>,
   <&apu0 2>,
   <&apu0 3>,
   <&apu1 1>,
   <&apu1 2>,
   <&apu1 3>,
   <&apu_conn 1>,
   <&apu_conn 2>,
   <&apu_conn 3>,
   <&apu_conn 4>,
   <&apu_conn 5>,
   <&apu_conn 6>,
   <&apu_conn 7>,
   <&apu_conn 8>,
   <&apu_vcore 1>,
   <&apu_vcore 2>,
   <&apu_vcore 3>,
   <&apu_vcore 4>,
   <&clk26m>,
   <&topckgen 153>,
   <&topckgen 69>,
   <&topckgen 68>,
   <&topckgen 49>,
   <&topckgen 67>,
   <&topckgen 48>,
   <&topckgen 64>,
   <&topckgen 45>,
   <&topckgen 61>,
   <&topckgen 112>,
   <&topckgen 111>,
   <&topckgen 149>,
   <&topckgen 81>,
   <&topckgen 60>,
   <&topckgen 148>,
   <&topckgen 44>,
   <&topckgen 105>,
   <&mmsys_config 10>,
   <&mmsys_config 7>,
   <&mmsys_config 5>,
   <&mmsys_config 4>,
   <&mmsys_config 1>,
   <&mmsys_config 12>,
   <&mmsys_config 38>,
   <&scpsys 3>,
   <&scpsys 14>,
   <&scpsys 15>,
   <&scpsys 20>,
   <&scpsys 21>,
   <&scpsys 16>,
   <&scpsys 17>,
   <&scpsys 18>,
   <&scpsys 19>;

  clock-names = "clk_top_dsp_sel",
   "clk_top_dsp1_sel",
   "clk_top_dsp2_sel",
   "clk_top_ipu_if_sel",
   "clk_apu_core0_jtag_cg",
   "clk_apu_core0_axi_m_cg",
   "clk_apu_core0_apu_cg",
   "clk_apu_core1_jtag_cg",
   "clk_apu_core1_axi_m_cg",
   "clk_apu_core1_apu_cg",
   "clk_apu_conn_apu_cg",
   "clk_apu_conn_ahb_cg",
   "clk_apu_conn_axi_cg",
   "clk_apu_conn_isp_cg",
   "clk_apu_conn_cam_adl_cg",
   "clk_apu_conn_img_adl_cg",
   "clk_apu_conn_emi_26m_cg",
   "clk_apu_conn_vpu_udi_cg",
   "clk_apu_vcore_ahb_cg",
   "clk_apu_vcore_axi_cg",
   "clk_apu_vcore_adl_cg",
   "clk_apu_vcore_qos_cg",
   "clk_top_clk26m",
   "clk_top_apupll_ck",
   "clk_top_univpll_d3_d8",
   "clk_top_univpll_d3_d4",
   "clk_top_mainpll_d2_d4",
   "clk_top_univpll_d3_d2",
   "clk_top_mainpll_d2_d2",
   "clk_top_univpll_d2_d2",
   "clk_top_mainpll_d3",
   "clk_top_univpll_d3",
   "clk_top_mmpll_d7",
   "clk_top_mmpll_d6",
   "clk_top_adsppll_d5",
   "clk_top_tvdpll_ck",
   "clk_top_univpll_d2",
   "clk_top_adsppll_d4",
   "clk_top_mainpll_d2",
   "clk_top_mmpll_d4",
   "clk_mmsys_gals_ipu2mm",
   "clk_mmsys_gals_ipu12mm",
   "clk_mmsys_gals_comm1",
   "clk_mmsys_gals_comm0",
   "clk_mmsys_smi_common",
   "clk_mmsys_ipu_dl_txck",
   "clk_mmsys_ipu_dl_rx_ck",
   "mtcmos_dis",
   "mtcmos_vpu_vcore_dormant",
   "mtcmos_vpu_vcore_shutdown",
   "mtcmos_vpu_conn_dormant",
   "mtcmos_vpu_conn_shutdown",
   "mtcmos_vpu_core0_dormant",
   "mtcmos_vpu_core0_shutdown",
   "mtcmos_vpu_core1_dormant",
   "mtcmos_vpu_core1_shutdown";
 };

 vpu_core1@0x19200000 {
  compatible = "mediatek,vpu_core1";
  reg = <0 0x19200000 0 0x94000>;
  interrupts = <0 326 8>;
 };

 apu_dvfs@19180000 {
  compatible = "mediatek,apu_dvfs";
  reg = <0 0x19180000 0 0x1000>;
 };
 camsys: camsys@1a000000 {
  compatible = "mediatek,camsys", "syscon";
  reg = <0 0x1a000000 0 0x1000>;
  #clock-cells = <1>;

  clocks = <&scpsys 3>,
    <&scpsys 5>,
    <&scpsys 9>,
    <&camsys 4>,
    <&camsys 5>,
    <&camsys 7>,
    <&camsys 8>;
  clock-names = "ISP_SCP_SYS_DIS",
    "ISP_SCP_SYS_ISP",
    "ISP_SCP_SYS_CAM",
    "CAMSYS_CAM_CGPDN",
    "CAMSYS_CAMTG_CGPDN",
    "CAMSYS_CAMSV0_CGPDN",
    "CAMSYS_CAMSV1_CGPDN";
 };

 smi_larb6: smi_larb6@1a001000 {
  compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
  reg = <0 0x1a001000 0 0x1000>;
  interrupts = <0 272 8>;
  clocks = <&scpsys 9>, <&camsys 1>;
  clock-names = "scp-cam", "cam-larb6";
  mediatek,smi-id = <6>;
 };

 smi_larb7: smi_larb7@1a002000 {
  compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
  reg = <0 0x1a002000 0 0x1000>;
  interrupts = <0 287 8>;
  clocks = <&scpsys 9>, <&camsys 2>;
  clock-names = "scp-cam", "cam-larb7";
  mediatek,smi-id = <7>;
 };

 cam1@1a003000 {
  compatible = "mediatek,cam1";
  reg = <0 0x1a003000 0 0x1000>;
  interrupts = <0 274 8>;
 };

 cam2@1a004000 {
  compatible = "mediatek,cam2";
  reg = <0 0x1a004000 0 0x2000>;
  interrupts = <0 275 8>;
 };

 cam3@1a006000 {
  compatible = "mediatek,cam3";
  reg = <0 0x1a006000 0 0x2000>;
  interrupts = <0 276 8>;
 };

 cam4@1a008000 {
  compatible = "mediatek,cam4";
  reg = <0 0x1a008000 0 0x2000>;
  interrupts = <0 277 8>;
 };

 camsv1@1a050000 {
  compatible = "mediatek,camsv1";
  reg = <0 0x1a050000 0 0x1000>;
  interrupts = <0 279 8>;
 };

 camsv2@1a051000 {
  compatible = "mediatek,camsv2";
  reg = <0 0x1a051000 0 0x1000>;
  interrupts = <0 280 8>;
 };

 camsv3@1a052000 {
  compatible = "mediatek,camsv3";
  reg = <0 0x1a052000 0 0x1000>;
  interrupts = <0 281 8>;
 };

 camsv4@1a053000 {
  compatible = "mediatek,camsv4";
  reg = <0 0x1a053000 0 0x1000>;
  interrupts = <0 282 8>;
 };

 camsv5@1a054000 {
  compatible = "mediatek,camsv5";
  reg = <0 0x1a054000 0 0x1000>;
 };

 camsv6@1a055000 {
  compatible = "mediatek,camsv6";
  reg = <0 0x1a055000 0 0x1000>;
 };

 seninf1_csi2@1a040000 {
  compatible = "mediatek,seninf1_csi2";
  reg = <0 0x1a040000 0 0x1000>;
 };

 seninf2_csi2@1a041000 {
  compatible = "mediatek,seninf2_csi2";
  reg = <0 0x1a041000 0 0x1000>;
 };

 seninf3_csi2@1a042000 {
  compatible = "mediatek,seninf3_csi2";
  reg = <0 0x1a042000 0 0x1000>;
 };

 seninf4_csi2@1a043000 {
  compatible = "mediatek,seninf4_csi2";
  reg = <0 0x1a043000 0 0x1000>;
 };

 seninf5_csi2@1a044000 {
  compatible = "mediatek,seninf5_csi2";
  reg = <0 0x1a044000 0 0x1000>;
 };

 seninf6_csi2@1a045000 {
  compatible = "mediatek,seninf6_csi2";
  reg = <0 0x1a045000 0 0x1000>;
 };

 seninf1@1a040000 {
  compatible = "mediatek,seninf1";
  reg = <0 0x1a040000 0 0x1000>;
 };

 seninf2@1a041000 {
  compatible = "mediatek,seninf2";
  reg = <0 0x1a041000 0 0x1000>;
 };

 seninf3@1a042000 {
  compatible = "mediatek,seninf3";
  reg = <0 0x1a042000 0 0x1000>;
 };

 seninf4@1a043000 {
  compatible = "mediatek,seninf4";
  reg = <0 0x1a043000 0 0x1000>;
 };

 seninf5@1a044000 {
  compatible = "mediatek,seninf5";
  reg = <0 0x1a044000 0 0x1000>;
 };

 seninf_top@1a040000 {
  compatible = "mediatek,seninf_top";
  reg = <0 0x1a040000 0 0x1000>;




  clocks = <&scpsys 3>,
   <&scpsys 9>,
   <&camsys 6>,
   <&topckgen 28>,
   <&topckgen 139>,
   <&topckgen 140>,
   <&topckgen 5>,
   <&topckgen 30>,
   <&topckgen 40>,
   <&topckgen 41>,
   <&topckgen 142>,
   <&clk26m>,
   <&topckgen 101>,
   <&topckgen 69>,
   <&topckgen 100>,
   <&topckgen 96>,
   <&topckgen 102>,
   <&topckgen 103>;
  clock-names = "SCP_SYS_DIS",
   "SCP_SYS_CAM",
   "CAMSYS_SENINF_CGPDN",
   "TOP_MUX_SENINF",
   "TOP_MUX_SENINF1",
   "TOP_MUX_SENINF2",
   "TOP_MUX_CAMTG",
   "TOP_MUX_CAMTG2",
   "TOP_MUX_CAMTG3",
   "TOP_MUX_CAMTG4",
   "TOP_MUX_CAMTG5",
   "TOP_CLK26M",
   "TOP_UNIVP_192M_D8",
   "TOP_UNIVPLL_D3_D8",
   "TOP_UNIVP_192M_D4",
   "TOP_F26M_CK_D2",
   "TOP_UNIVP_192M_D16",
   "TOP_UNIVP_192M_D32";
 };

 kd_camera_hw1:kd_camera_hw1@1a040000 {
  compatible = "mediatek,imgsensor";
 };

 flashlight_core: flashlight_core {
  compatible = "mediatek,flashlight_core";
 };

 flashlights_mt6360: flashlights_mt6360 {
  compatible = "mediatek,flashlights_mt6360";
  decouple = <1>;
  channel@1 {
   type = <0>;
   ct = <0>;
   part = <0>;
  };






 };

 ccu@1a0a0000 {
  compatible = "mediatek,ccu";
  reg = <0 0x1a0a1000 0 0x1000>;
  interrupts = <0 285 8>;

  clocks = <&camsys 9>,
   <&mmsys_config 6>,
   <&scpsys 9>;
  clock-names = "CCU_CLK_CAM_CCU",
       "CCU_CLK_MMSYS_CCU",
       "CAM_PWR";



 };


 atf_logger {
  compatible = "mediatek,atf_logger";
  interrupts = <0 88 1>;
 };


 amms_control {
  compatible = "mediatek,amms";
  interrupts = <0 334 1>;
 };

 odm: odm {
  compatible = "simple-bus";

 };

 memory_ssmr_features: memory-ssmr-features {
  compatible = "mediatek,memory-ssmr-features";
  svp-region-based-size = <0 0x10000000>;
  iris-recognition-size = <0 0x10000000>;
  2d_fr-size = <0 0x8000000>;
  tui-size = <0 0x4000000>;
  wfd-size = <0 0x4000000>;
  prot-region-based-size = <0 0x8000000>;
  ta-elf-size = <0 0x1000000>;
  ta-stack-heap-size = <0 0x6000000>;
  sdsp-tee-sharedmem-size = <0 0x1000000>;
  sdsp-firmware-size = <0 0x1000000>;
 };

 alc@60000000 {
  compatible = "mediatek,alc";
  reg = <0 0x60000000 0 0x1000>;
 };

 md_config@80000000 {
  compatible = "mediatek,md_config";
  reg = <0 0x80000000 0 0x1000>;
 };

 md_uart0@80010000 {
  compatible = "mediatek,md_uart0";
  reg = <0 0x80010000 0 0x1000>;
 };

 md_p_dma@80020000 {
  compatible = "mediatek,md_p_dma";
  reg = <0 0x80020000 0 0x1000>;
 };

 md_gpt@80030000 {
  compatible = "mediatek,md_gpt";
  reg = <0 0x80030000 0 0x1000>;
 };

 simif1@80040000 {
  compatible = "mediatek,simif1";
  reg = <0 0x80040000 0 0x1000>;
 };

 simif2@80050000 {
  compatible = "mediatek,simif2";
  reg = <0 0x80050000 0 0x1000>;
 };

 md_peri_misc@80060000 {
  compatible = "mediatek,md_peri_misc";
  reg = <0 0x80060000 0 0x1000>;
 };

 md_cirq@f0070000 {
  compatible = "mediatek,md_cirq";
  reg = <0 0xf0070000 0 0x1000>;
 };

 md_debug1@80080000 {
  compatible = "mediatek,md_debug1";
  reg = <0 0x80080000 0 0x1000>;
 };

 md_debug2@80090000 {
  compatible = "mediatek,md_debug2";
  reg = <0 0x80090000 0 0x1000>;
 };

 md_debug3@800a0000 {
  compatible = "mediatek,md_debug3";
  reg = <0 0x800a0000 0 0x1000>;
 };

 mdpar_dbgmon@800b0000 {
  compatible = "mediatek,mdpar_dbgmon";
  reg = <0 0x800b0000 0 0x1000>;
 };

 md_peri_clk_ctl@800c0000 {
  compatible = "mediatek,md_peri_clk_ctl";
  reg = <0 0x800c0000 0 0x1000>;
 };

 md_topsm@f00d0000 {
  compatible = "mediatek,md_topsm";
  reg = <0 0xf00d0000 0 0x1000>;
 };

 md_ost@f00e0000 {
  compatible = "mediatek,md_ost";
  reg = <0 0xf00e0000 0 0x1000>;
 };

 md_rgu@f00f0000 {
  compatible = "mediatek,md_rgu";
  reg = <0 0xf00f0000 0 0x1000>;
  interrupts = <0 77 2>;
 };

 md_i2c@80100000 {
  compatible = "mediatek,md_i2c";
  reg = <0 0x80100000 0 0x1000>;
 };

 md_eint@80110000 {
  compatible = "mediatek,md_eint";
  reg = <0 0x80110000 0 0x1000>;
 };

 md_clkctl@80120000 {
  compatible = "mediatek,md_clkctl";
  reg = <0 0x80120000 0 0x1000>;

 };

 md_global_con_dcm@80130000 {
  compatible = "mediatek,md_global_con_dcm";
  reg = <0 0x80130000 0 0x1000>;
 };

 md_pll_mixedsys@80140000 {
  compatible = "mediatek,md_pll_mixedsys";
  reg = <0 0x80140000 0 0x1000>;
 };

 md_clksw@80150000 {
  compatible = "mediatek,md_clksw";
  reg = <0 0x80150000 0 0x1000>;
 };

 a7_ost@f0160000 {
  compatible = "mediatek,a7_ost";
  reg = <0 0xf0160000 0 0x1000>;
 };

 md_lite_gpt@80170000 {
  compatible = "mediatek,md_lite_gpt";
  reg = <0 0x80170000 0 0x1000>;
 };

 mdperi_mbist_config@801a0000 {
  compatible = "mediatek,mdperi_mbist_config";
  reg = <0 0x801a0000 0 0x1000>;
 };

 md_sdf_top@801b0000 {
  compatible = "mediatek,md_sdf_top";
  reg = <0 0x801b0000 0 0x1000>;
 };

 psmcu_misc@80200000 {
  compatible = "mediatek,psmcu_misc";
  reg = <0 0x80200000 0 0x1000>;
 };

 psmcu_busmon@80210000 {
  compatible = "mediatek,psmcu_busmon";
  reg = <0 0x80210000 0 0x1000>;
 };

 goodix_fp: fingerprint {
  compatible = "mediatek,goodix-fp";
 };

 accdet: accdet {
  compatible = "mediatek,pmic-accdet";






 };
# 4491 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
        swtp: swtp {
        compatible = "mediatek, swtp-eint";
        };

        swtp_1: swtp_1 {
        compatible = "mediatek, swtp_1-eint";
        };


 ant_check {
  compatible = "longcheer,ant_check";
  ant_check_gpio = <&pio 85 0x0>;
 };

 ant_check_div {
  compatible = "longcheer,ant_check_div";
  ant_check_div_gpio = <&pio 86 0x0>;
 };

 mt6359_gauge {
  compatible = "mediatek,mt6359_gauge";
  gauge_name = "gauge";
  alias_name = "MT6359";
 };

 gauge_timer {
  compatible = "mediatek,gauge_timer_service";
 };



# 1 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_prop.dtsi" 1
# 13 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_prop.dtsi"
bat_gm30: battery{
 compatible = "mediatek,bat_gm30";
 DIFFERENCE_FULLOCV_ITH = <(400)>;

 SHUTDOWN_1_TIME = <(30)>;

 KEEP_100_PERCENT = <(1)>;

 R_FG_VALUE = <(5)>;

 EMBEDDED_SEL = <(0)>;

 PMIC_SHUTDOWN_CURRENT = <(20)>;

 FG_METER_RESISTANCE = <(100)>;

 CAR_TUNE_VALUE = <(100)>;

 PMIC_MIN_VOL = <(33500)>;

 POWERON_SYSTEM_IBOOT = <(500)>;

 SHUTDOWN_GAUGE0_VOLTAGE = <(34000)>;

 TEMPERATURE_T0 = <(50)>;

 TEMPERATURE_T1 = <(25)>;

 TEMPERATURE_T2 = <(10)>;

 TEMPERATURE_T3 = <(0)>;

 TEMPERATURE_T4 = <(-6)>;

 TEMPERATURE_T5 = <(-10)>;

 g_FG_PSEUDO100_T0 = <(100)>;

 g_FG_PSEUDO100_T1 = <(100)>;

 g_FG_PSEUDO100_T2 = <(100)>;

 g_FG_PSEUDO100_T3 = <(100)>;

 g_FG_PSEUDO100_T4 = <(100)>;

 Q_MAX_SYS_VOLTAGE_BAT0 = <(3350)>;

 Q_MAX_SYS_VOLTAGE_BAT1 = <(3350)>;

 Q_MAX_SYS_VOLTAGE_BAT2 = <(3350)>;

 Q_MAX_SYS_VOLTAGE_BAT3 = <(3350)>;

 COM_FG_METER_RESISTANCE = <(100)>;

 COM_R_FG_VALUE = <(0)>;

 enable_tmp_intr_suspend = <(0)>;

 ACTIVE_TABLE = <(6)>;

 MULTI_TEMP_GAUGE0 = <(1)>;


# 1 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_table.dtsi" 1
# 13 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_table.dtsi"
battery0_profile_t0_num = <100>;
battery0_profile_t0_col = <3>;
battery0_profile_t0 =
<
0 43280 975
301 43170 975
601 43050 1025
902 42929 1000
1202 42819 975
1503 42689 950
1804 42579 976
2104 42478 1049
2405 42348 976
2705 42248 1025
3006 42148 1050
3307 42037 1049
3607 41917 1026
3908 41807 1050
4208 41707 1050
4509 41587 1050
4810 41483 1052
5110 41374 1075
5411 41282 1075
5712 41172 1075
6012 41063 1073
6313 40963 1052
6613 40871 1075
6914 40751 1073
7215 40643 1060
7515 40563 1177
7816 40482 1196
8116 40391 1150
8417 40292 1146
8718 40203 1107
9018 40122 1175
9319 40040 1173
9619 39942 1152
9920 39862 1175
10221 39782 1183
10521 39701 1245
10822 39612 1205
11122 39530 1250
11423 39436 1242
11724 39308 1172
12024 39196 1144
12325 39077 1094
12625 38972 1053
12926 38899 1066
13227 38814 1003
13527 38761 1025
13828 38691 1022
14128 38625 1007
14429 38580 1042
14730 38523 1008
15030 38483 1054
15331 38440 1071
15632 38381 1046
15932 38335 1034
16233 38299 1097
16533 38243 1169
16834 38205 1029
17135 38175 1059
17435 38143 1095
17736 38103 1084
18036 38059 1111
18337 38008 1093
18638 37996 1256
18938 37968 1156
19239 37920 1095
19539 37910 1165
19840 37864 1125
20141 37832 1130
20441 37786 1135
20742 37714 1065
21042 37638 1025
21343 37582 1030
21644 37539 1050
21944 37489 1039
22245 37441 1011
22545 37401 1077
22846 37361 1142
23147 37323 1025
23447 37295 1037
23748 37264 1069
24048 37202 1043
24349 37129 1018
24650 37062 1060
24950 37029 1185
25251 36968 1075
25552 36866 1068
25852 36822 1029
26153 36797 989
26453 36793 1025
26754 36797 1039
27055 36787 1096
27355 36774 1178
27656 36737 1236
27956 36608 1178
28257 36305 1118
28558 35848 1115
28858 35271 1150
29159 34459 1187
29459 33091 1536
29760 29420 8600
>;
battery0_profile_t1_num = <100>;
battery0_profile_t1_col = <3>;
battery0_profile_t1 =
<
0 43200 1050
301 43080 1300
601 42960 1350
902 42839 1300
1202 42719 1325
1503 42619 1350
1804 42509 1375
2104 42388 1401
2405 42278 1450
2705 42168 1450
3006 42067 1474
3307 41938 1449
3607 41837 1424
3908 41727 1400
4208 41617 1401
4509 41527 1450
4810 41413 1448
5110 41313 1425
5411 41212 1427
5712 41093 1448
6012 40993 1429
6313 40893 1475
6613 40803 1475
6914 40716 1481
7215 40665 1550
7515 40599 1550
7816 40465 1541
8116 40289 1454
8417 40159 1502
8718 40043 1525
9018 39964 1530
9319 39905 1589
9619 39854 1720
9920 39792 1670
10221 39712 1625
10521 39628 1617
10822 39509 1550
11122 39408 1545
11423 39297 1497
11724 39177 1472
12024 39060 1447
12325 38970 1419
12625 38884 1381
12926 38830 1413
13227 38754 1328
13527 38703 1350
13828 38644 1350
14128 38591 1340
14429 38523 1279
14730 38483 1308
15030 38438 1342
15331 38377 1313
15632 38355 1371
15932 38321 1354
16233 38271 1371
16533 38225 1354
16834 38193 1366
17135 38155 1334
17435 38124 1380
17736 38094 1405
18036 38062 1425
18337 38022 1416
18638 37988 1389
18938 37972 1450
19239 37934 1450
19539 37904 1450
19840 37870 1440
20141 37824 1390
20441 37792 1355
20742 37752 1375
21042 37712 1380
21343 37672 1400
21644 37629 1400
21944 37584 1395
22245 37554 1386
22545 37523 1425
22846 37491 1419
23147 37453 1406
23447 37418 1413
23748 37364 1381
24048 37304 1387
24349 37239 1337
24650 37172 1320
24950 37129 1368
25251 37048 1343
25552 36982 1318
25852 36960 1321
26153 36957 1382
26453 36942 1393
26754 36920 1396
27055 36909 1450
27355 36863 1471
27656 36743 1504
27956 36423 1457
28257 35951 1497
28558 35341 1579
28858 34475 1731
29159 32837 5201
29459 28212 5733
29760 28180 5625
>;
battery0_profile_t2_num = <100>;
battery0_profile_t2_col = <3>;
battery0_profile_t2 =
<
0 43030 1900
301 42880 2100
601 42770 2200
902 42649 2225
1202 42519 2200
1503 42409 2225
1804 42299 2225
2104 42179 2225
2405 42078 2250
2705 41978 2250
3006 41868 2275
3307 41748 2276
3607 41648 2301
3908 41557 2325
4208 41447 2326
4509 41337 2351
4810 41233 2375
5110 41123 2375
5411 41023 2375
5712 40925 2377
6012 40856 2404
6313 40796 2458
6613 40742 2550
6914 40639 2546
7215 40494 2498
7515 40307 2475
7816 40150 2479
8116 40029 2523
8417 39913 2504
8718 39835 2555
9018 39785 2598
9319 39733 2577
9619 39665 2600
9920 39610 2598
10221 39510 2567
10521 39408 2492
10822 39287 2414
11122 39168 2320
11423 39060 2272
11724 38972 2253
12024 38900 2266
12325 38813 2203
12625 38754 2228
12926 38700 2241
13227 38625 2181
13527 38583 2225
13828 38525 2231
14128 38485 2278
14429 38442 2292
14730 38392 2242
15030 38345 2217
15331 38313 2300
15632 38270 2291
15932 38215 2259
16233 38186 2309
16533 38163 2346
16834 38125 2325
17135 38093 2325
17435 38054 2330
17736 38024 2345
18036 37994 2334
18337 37966 2375
18638 37942 2380
18938 37906 2395
19239 37884 2375
19539 37858 2385
19840 37840 2410
20141 37798 2355
20441 37784 2385
20742 37754 2415
21042 37720 2375
21343 37676 2375
21644 37652 2375
21944 37611 2370
22245 37576 2366
22545 37549 2420
22846 37499 2400
23147 37449 2411
23447 37398 2444
23748 37347 2444
24048 37292 2480
24349 37222 2432
24650 37149 2450
24950 37077 2463
25251 37032 2493
25552 37013 2509
25852 37012 2593
26153 36990 2616
26453 36982 2732
26754 36949 2806
27055 36869 2943
27355 36626 2918
27656 36188 2943
27956 35608 3108
28257 34814 3337
28558 33483 4112
28858 30540 11925
29159 30540 11925
29459 30540 11925
29760 30540 11925
>;
battery0_profile_t3_num = <100>;
battery0_profile_t3_col = <3>;
battery0_profile_t3 =
<
0 42730 2575
301 42550 3300
601 42409 3375
902 42269 3475
1202 42159 3526
1503 42059 3600
1804 41949 3601
2104 41848 3675
2405 41738 3700
2705 41638 3725
3006 41538 3750
3307 41418 3751
3607 41318 3801
3908 41217 3825
4208 41107 3826
4509 41017 3851
4810 40926 3875
5110 40868 3885
5411 40834 4028
5712 40749 4070
6012 40587 4002
6313 40414 4021
6613 40208 3975
6914 40060 3973
7215 39932 3954
7515 39833 4002
7816 39753 4025
8116 39676 4027
8417 39624 4050
8718 39554 4048
9018 39490 4018
9319 39381 3948
9619 39289 3918
9920 39179 3840
10221 39072 3750
10521 38991 3747
10822 38903 3725
11122 38832 3714
11423 38763 3633
11724 38706 3706
12024 38663 3750
12325 38604 3747
12625 38554 3728
12926 38503 3753
13227 38445 3778
13527 38405 3803
13828 38364 3819
14128 38316 3785
14429 38282 3850
14730 38235 3858
15030 38203 3896
15331 38165 3883
15632 38133 3929
15932 38095 3950
16233 38065 3959
16533 38033 3991
16834 37996 3959
17135 37975 4005
17435 37946 4030
17736 37924 4050
18036 37896 4059
18337 37876 4109
18638 37852 4140
18938 37818 4105
19239 37804 4120
19539 37776 4105
19840 37752 4125
20141 37714 4120
20441 37684 4110
20742 37658 4155
21042 37642 4170
21343 37599 4150
21644 37554 4166
21944 37517 4225
22245 37457 4236
22545 37397 4275
22846 37339 4292
23147 37284 4350
23447 37211 4356
23748 37134 4381
24048 37087 4433
24349 37075 4538
24650 37055 4615
24950 37037 4772
25251 37022 4934
25552 36984 5079
25852 36896 5266
26153 36678 5396
26453 36268 5526
26754 35713 5844
27055 34954 6319
27355 33750 7523
27656 31528 13715
27956 29540 9925
28257 29540 9925
28558 29540 9925
28858 29540 9925
29159 29540 9925
29459 29540 9925
29760 29540 9925
>;
battery0_profile_t4_num = <100>;
battery0_profile_t4_col = <3>;
battery0_profile_t4 =
<
0 42540 3510
301 42340 4471
601 42149 4992
902 41919 5602
1202 41779 5999
1503 41649 5931
1804 41529 6020
2104 41418 6057
2405 41309 5832
2705 41229 5963
3006 41148 6108
3307 41068 6000
3607 40967 6011
3908 40836 6037
4208 40675 5907
4509 40516 5813
4810 40377 5597
5110 40280 5510
5411 40200 5850
5712 40109 5689
6012 39989 5519
6313 39879 5370
6613 39749 5355
6914 39659 4926
7215 39558 5354
7515 39458 4973
7816 39368 5148
8116 39289 5076
8417 39218 5324
8718 39138 5095
9018 39068 5280
9319 38988 5283
9619 38918 5369
9920 38850 5350
10221 38770 5280
10521 38700 5090
10822 38640 5170
11122 38580 5131
11423 38519 5240
11724 38470 5207
12024 38439 4933
12325 38389 5164
12625 38339 5417
12926 38299 5261
13227 38259 5298
13527 38219 5193
13828 38189 5310
14128 38139 5301
14429 38109 5322
14730 38079 5392
15030 38050 5440
15331 38020 5709
15632 37990 5362
15932 37970 5679
16233 37940 5470
16533 37910 5462
16834 37890 5617
17135 37870 5384
17435 37839 5631
17736 37810 5672
18036 37790 5815
18337 37769 6531
18638 37729 6574
18938 37699 6726
19239 37669 6607
19539 37629 6834
19840 37590 6950
20141 37540 6910
20441 37500 6910
20742 37450 6910
21042 37410 6910
21343 37359 6910
21644 37310 6910
21944 37269 6910
22245 37219 6910
22545 37179 6910
22846 37149 6910
23147 37098 6910
23447 37017 6934
23748 36885 7910
24048 36682 7910
24349 36398 7910
24650 35992 7947
24950 35439 9100
25251 34577 9100
25552 33489 9100
25852 33319 9100
26153 33238 9100
26453 33068 9100
26754 32846 9100
27055 32543 9100
27355 32055 9100
27656 31165 9100
27956 30380 9100
28257 30380 9100
28558 30380 9100
28858 30380 9100
29159 30380 9100
29459 30380 9100
29760 30380 9100
>;
battery0_profile_t5_num = <100>;
battery0_profile_t5_col = <3>;
battery0_profile_t5 =
<
0 42420 9500
301 42210 5801
601 41979 6176
902 41699 6529
1202 41529 7252
1503 41379 7451
1804 41259 7577
2104 41139 7749
2405 41039 7702
2705 40969 7851
3006 40899 7927
3307 40838 8002
3607 40746 8100
3908 40595 8099
4208 40404 8075
4509 40204 8073
4810 40021 8025
5110 39893 8028
5411 39783 8078
5712 39684 8120
6012 39604 8056
6313 39525 8127
6613 39455 8156
6914 39394 8221
7215 39313 8169
7515 39222 8100
7816 39122 8094
8116 39034 8023
8417 38962 7998
8718 38874 7975
9018 38803 7973
9319 38735 7960
9619 38685 8052
9920 38634 8078
10221 38574 8085
10521 38516 7963
10822 38474 8080
11122 38415 8136
11423 38366 8225
11724 38328 8228
12024 38304 8253
12325 38254 8281
12625 38205 8322
12926 38168 8312
13227 38145 8403
13527 38106 8419
13828 38075 8381
14128 38035 8425
14429 37997 8433
14730 37977 8487
15030 37957 8554
15331 37933 8579
15632 37898 8600
15932 37887 8617
16233 37865 8696
16533 37840 8688
16834 37835 8759
17135 37805 8805
17435 37774 8825
17736 37748 8839
18036 37734 8919
18337 37702 9019
18638 37664 9100
18938 37632 9124
19239 37590 9240
19539 37540 9305
19840 37490 9340
20141 37440 9425
20441 37386 9551
20742 37320 9676
21042 37265 9822
21343 37202 10032
21644 37159 10177
21944 37111 10329
22245 37074 10595
22545 37048 10926
22846 37031 11277
23147 36982 11672
23447 36894 12228
23748 36743 12780
24048 36440 13300
24349 35974 13929
24650 35322 14812
24950 34380 16210
25251 32952 17130
25552 31174 13277
25852 30950 13150
26153 30950 13150
26453 30950 13150
26754 30950 13150
27055 30950 13150
27355 30950 13150
27656 30950 13150
27956 30950 13150
28257 30950 13150
28558 30950 13150
28858 30950 13150
29159 30950 13150
29459 30950 13150
29760 30950 13150
>;
# 78 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_prop.dtsi" 2
# 1 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_prop_dim2_ext.dtsi" 1
# 15 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_prop_dim2_ext.dtsi"
g_PMIC_MIN_VOL_row = <4>;
g_PMIC_MIN_VOL_col = <10>;
g_PMIC_MIN_VOL =
<
 33500 33500 33500 33500
 33000 33000 33000 33000
 33500 33500 33500 33500
 32200 32200 32200 32200
 31900 31900 31900 31900
 31500 31500 31500 31500
 31000 31000 31000 31000
 31000 31000 31000 31000
 31000 31000 31000 31000
 31000 31000 31000 31200
>;

g_PON_SYS_IBOOT_row = <4>;
g_PON_SYS_IBOOT_col = <10>;
g_PON_SYS_IBOOT =
<
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
 5000 5000 5000 5000
>;

g_QMAX_SYS_VOL_row = <4>;
g_QMAX_SYS_VOL_col = <10>;
g_QMAX_SYS_VOL =
<
 33500 33500 33500 33500
 33500 33500 33500 33500
 33500 33500 33500 33500
 32600 32600 32600 32600
 32550 32550 32550 32550
 32500 32500 32500 32500
 32800 32800 32800 32800
 32800 32800 32800 32800
 32800 32800 32800 32800
 32800 32800 32800 32800
>;

g_FG_PSEUDO100_row = <4>;
g_FG_PSEUDO100_col = <10>;
g_FG_PSEUDO100 =
<
 100 100 100 100
 100 100 100 100
 100 100 100 100
 100 100 100 100
 100 100 100 100
 100 100 100 100
 100 100 100 100
 100 100 100 100
 100 100 100 100
 100 100 100 100
>;
# 79 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6785_battery_prop.dtsi" 2
};
# 4522 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2


 mtkfb: mtkfb {
  compatible = "mediatek,mtkfb";
 };

 dispsys {
  compatible = "mediatek,dispsys";
  mediatek,larb = <&smi_larb0 &smi_larb1>;

  clocks = <&scpsys 3>,
   <&mmsys_config 1>,
   <&mmsys_config 2>,
   <&mmsys_config 3>,
   <&mmsys_config 4>,
   <&mmsys_config 5>,
   <&mmsys_config 20>,
   <&mmsys_config 21>,
   <&mmsys_config 22>,
   <&mmsys_config 23>,
   <&mmsys_config 24>,
   <&mmsys_config 25>,
   <&mmsys_config 26>,
   <&mmsys_config 27>,
   <&mmsys_config 28>,
   <&mmsys_config 29>,
   <&mmsys_config 30>,
   <&mmsys_config 32>,
   <&mmsys_config 33>,
   <&mmsys_config 34>,
   <&mmsys_config 35>,
   <&mmsys_config 39>,
   <&mmsys_config 41>,
   <&topckgen 2>,
   <&topckgen 22>,
   <&infracfg_ao 54>,
   <&clk26m>,
   <&mmsys_config 48>,
   <&mmsys_config 50>,
   <&topckgen 67>,
   <&topckgen 68>,
   <&topckgen 92>,
   <&topckgen 93>,
   <&topckgen 95>,
   <&topckgen 18>,
   <&topckgen 82>,
   <&topckgen 83>,
   <&topckgen 84>,
   <&topckgen 85>,
   <&topckgen 81>,
   <&apmixed 23>;

  clock-names = "CLK_MM_MTCMOS",
   "CLK_SMI_COMMON",
   "CLK_SMI_LARB0",
   "CLK_SMI_LARB1",
   "CLK_GALS_COMM0",
   "CLK_GALS_COMM1",
   "CLK_DISP_OVL0",
   "CLK_DISP_OVL0_2L",
   "CLK_DISP_OVL1_2L",
   "CLK_DISP_RDMA0",
   "CLK_DISP_RDMA1",
   "CLK_DISP_WDMA0",
   "CLK_DISP_COLOR0",
   "CLK_DISP_CCORR0",
   "CLK_DISP_AAL0",
   "CLK_DISP_GAMMA0",
   "CLK_DISP_DITHER0",
   "CLK_DSI0_MM_CK",
   "CLK_DSI0_IF_CK",
   "CLK_DPI_MM_CK",
   "CLK_DPI_IF_CK",
   "CLK_MM_26M",
   "CLK_DISP_RSZ",
   "CLK_MUX_MM",
   "CLK_MUX_DISP_PWM",
   "CLK_DISP_PWM",
   "CLK_26M",
   "CLK_DISP_POSTMASK",
   "CLK_DISP_OVL_FBDC",
   "CLK_UNIVPLL_D3_D2",
   "CLK_UNIVPLL_D3_D4",
   "CLK_OSC_D2",
   "CLK_OSC_D4",
   "CLK_OSC_D16",
   "CLK_MUX_DPI0",
   "CLK_TVDPLL_D2",
   "CLK_TVDPLL_D4",
   "CLK_TVDPLL_D8",
   "CLK_TVDPLL_D16",
   "CLK_TVDPLL_CK",
   "CLK_MIPID0_26M";
 };

 dsi_te: dsi_te {
  compatible = "mediatek, dsi_te-eint";
  status = "disabled";
 };
 mt6382_nfc: mt6382_nfc {
  compatible = "mediatek, mt6382_nfc-eint";
  interrupt-parent = <&pio>;
  interrupts = <25 (2 | 1) 25 0>;
  mt6382_nfc_srclk = <&pio 25 0x0>;
  status = "okay";
 };

 disp_ovl0@14008000 {
  compatible = "mediatek,disp_ovl0";
  reg = <0 0x14008000 0 0x1000>;
  interrupts = <0 249 8>;
 };

 disp_ovl0_2l@14009000 {
  compatible = "mediatek,disp_ovl0_2l";
  reg = <0 0x14009000 0 0x1000>;
  interrupts = <0 250 8>;
 };

 disp_ovl1_2l@1400a000 {
  compatible = "mediatek,disp_ovl1_2l";
  reg = <0 0x1400a000 0 0x1000>;
  interrupts = <0 251 8>;
 };

 disp_rdma0@1400b000 {
  compatible = "mediatek,disp_rdma0";
  reg = <0 0x1400b000 0 0x1000>;
  interrupts = <0 252 8>;
 };

 disp_rdma1@1400c000 {
  compatible = "mediatek,disp_rdma1";
  reg = <0 0x1400c000 0 0x1000>;
  interrupts = <0 253 8>;
 };

 disp_wdma0@1400d000 {
  compatible = "mediatek,disp_wdma0";
  reg = <0 0x1400d000 0 0x1000>;
  interrupts = <0 254 8>;
 };

 disp_color0: disp_color0@1400e000 {
  compatible = "mediatek,disp_color0";
  reg = <0 0x1400e000 0 0x1000>;
  interrupts = <0 255 8>;
  clocks = <&mmsys_config 26>;
  clock-names = "MDP_COLOR";
 };

 disp_ccorr0@1400f000 {
  compatible = "mediatek,disp_ccorr0";
  reg = <0 0x1400f000 0 0x1000>;
  interrupts = <0 256 8>;
 };

 disp_aal0@14010000 {
  compatible = "mediatek,disp_aal0";
  reg = <0 0x14010000 0 0x1000>;
  interrupts = <0 257 8>;
 };

 disp_gamma0@14011000 {
  compatible = "mediatek,disp_gamma0";
  reg = <0 0x14011000 0 0x1000>;
  interrupts = <0 258 8>;
 };

 disp_dither0@14012000 {
  compatible = "mediatek,disp_dither0";
  reg = <0 0x14012000 0 0x1000>;
  interrupts = <0 259 8>;
 };

 dsi_split@14013000 {
  compatible = "mediatek,dsi_split";
  reg = <0 0x14013000 0 0x1000>;
 };

 dsi0@14014000 {
  compatible = "mediatek,dsi0";
  reg = <0 0x14014000 0 0x1000>;
  interrupts = <0 260 8>;
 };

 dpi0@14015000 {
  compatible = "mediatek,dpi0";
  reg = <0 0x14015000 0 0x1000>;
  interrupts = <0 261 8>;
 };

 mm_mutex: mm_mutex@14016000 {
  compatible = "mediatek,mm_mutex";
  reg = <0 0x14016000 0 0x1000>;
  interrupts = <0 241 8>;
 };
 md_pcm@80220000 {
  compatible = "mediatek,md_pcm";
  reg = <0 0x80220000 0 0x1000>;
 };

 psmcu_mbist_config@80240000 {
  compatible = "mediatek,psmcu_mbist_config";
  reg = <0 0x80240000 0 0x1000>;
 };

 md_elm@80250000 {
  compatible = "mediatek,md_elm";
  reg = <0 0x80250000 0 0x1000>;
 };

 md_abm@80260000 {
  compatible = "mediatek,md_abm";
  reg = <0 0x80260000 0 0x1000>;
 };

 md_soe@80310000 {
  compatible = "mediatek,md_soe";
  reg = <0 0x80310000 0 0x1000>;
 };

 md_infra_busmon@80320000 {
  compatible = "mediatek,md_infra_busmon";
  reg = <0 0x80320000 0 0x1000>;
 };

 md_uart1@80330000 {
  compatible = "mediatek,md_uart1";
  reg = <0 0x80330000 0 0x1000>;
 };

 md_uart2@80340000 {
  compatible = "mediatek,md_uart2";
  reg = <0 0x80340000 0 0x1000>;
 };

 mdinfra_mbist_config@80350000 {
  compatible = "mediatek,mdinfra_mbist_config";
  reg = <0 0x80350000 0 0x1000>;
 };

 mdsys_mbist_config@80360000 {
  compatible = "mediatek,mdsys_mbist_config";
  reg = <0 0x80360000 0 0x1000>;
 };

 mdsmicfg@803a0000 {
  compatible = "mediatek,mdsmicfg";
  reg = <0 0x803a0000 0 0x1000>;
 };

 mdinfra_misc@803b0000 {
  compatible = "mediatek,mdinfra_misc";
  reg = <0 0x803b0000 0 0x1000>;
 };

 md_bus_recoder@803c0000 {
  compatible = "mediatek,md_bus_recoder";
  reg = <0 0x803c0000 0 0x1000>;
 };

 md_ppc_top@803d0000 {
  compatible = "mediatek,md_ppc_top";
  reg = <0 0x803d0000 0 0x1000>;
 };

 a7_wdt@f0400000 {
  compatible = "mediatek,a7_wdt";
  reg = <0 0xf0400000 0 0x1000>;
 };

 a7_mbist_config@f0410000 {
  compatible = "mediatek,a7_mbist_config";
  reg = <0 0xf0410000 0 0x1000>;
 };

 a7_cirq@f0420000 {
  compatible = "mediatek,a7_cirq";
  reg = <0 0xf0420000 0 0x1000>;
 };

 pf_bsi_apb1@80200000 {
  compatible = "mediatek,pf_bsi_apb1";
  reg = <0 0x80200000 0 0x1000>;
 };

 pf_bsi_apb2@80201000 {
  compatible = "mediatek,pf_bsi_apb2";
  reg = <0 0x80201000 0 0x1000>;
 };

 rfic1_bsispi@80202000 {
  compatible = "mediatek,rfic1_bsispi";
  reg = <0 0x80202000 0 0x1000>;
 };

 rfic2_bsispi@80203000 {
  compatible = "mediatek,rfic2_bsispi";
  reg = <0 0x80203000 0 0x1000>;
 };

 mipi0_bsispi@80205000 {
  compatible = "mediatek,mipi0_bsispi";
  reg = <0 0x80205000 0 0x1000>;
 };

 mipi1_bsispi@80206000 {
  compatible = "mediatek,mipi1_bsispi";
  reg = <0 0x80206000 0 0x1000>;
 };

 idc_suart@80207000 {
  compatible = "mediatek,idc_suart";
  reg = <0 0x80207000 0 0x1000>;
 };

 mdm_psys_misc@8020d000 {
  compatible = "mediatek,mdm_psys_misc";
  reg = <0 0x8020d000 0 0x1000>;
 };

 mdm_psys_mbistcon@8020e000 {
  compatible = "mediatek,mdm_psys_mbistcon";
  reg = <0 0x8020e000 0 0x1000>;
 };

 md1_abb_mixedsys@8020c000 {
  compatible = "mediatek,md1_abb_mixedsys";
  reg = <0 0x8020c000 0 0x1000>;
 };

 md2_abb_mixedsys@8020c000 {
  compatible = "mediatek,md2_abb_mixedsys";
  reg = <0 0x8020c000 0 0x1000>;
 };

 idma@82000000 {
  compatible = "mediatek,idma";
  reg = <0 0x82000000 0 0x1000>;
 };

 ahb2dspio@82800000 {
  compatible = "mediatek,ahb2dspio";
  reg = <0 0x82800000 0 0x1000>;
 };

 md2g_confg@82c00000 {
  compatible = "mediatek,md2g_confg";
  reg = <0 0x82c00000 0 0x1000>;
 };

 apc@82c30000 {
  compatible = "mediatek,apc";
  reg = <0 0x82c30000 0 0x1000>;
 };

 csd_acc@82c70000 {
  compatible = "mediatek,csd_acc";
  reg = <0 0x82c70000 0 0x1000>;
 };

 share_d1@82ca0000 {
  compatible = "mediatek,share_d1";
  reg = <0 0x82ca0000 0 0x1000>;
 };

 irdma@82cb0000 {
  compatible = "mediatek,irdma";
  reg = <0 0x82cb0000 0 0x1000>;
 };

 patch@82cc0000 {
  compatible = "mediatek,patch";
  reg = <0 0x82cc0000 0 0x1000>;
 };

 mdafe@82cd0000 {
  compatible = "mediatek,mdafe";
  reg = <0 0x82cd0000 0 0x1000>;
 };

 bfe@82ce0000 {
  compatible = "mediatek,bfe";
  reg = <0 0x82ce0000 0 0x1000>;
 };

 modem_lite_confg@83000000 {
  compatible = "mediatek,modem_lite_confg";
  reg = <0 0x83000000 0 0x1000>;
 };

 modem_lite_topsm@83010000 {
  compatible = "mediatek,modem_lite_topsm";
  reg = <0 0x83010000 0 0x1000>;
 };

 tdma@83020000 {
  compatible = "mediatek,tdma";
  reg = <0 0x83020000 0 0x1000>;
 };

 shreg2@83030000 {
  compatible = "mediatek,shreg2";
  reg = <0 0x83030000 0 0x1000>;
 };

 divider@83040000 {
  compatible = "mediatek,divider";
  reg = <0 0x83040000 0 0x1000>;
 };

 fcs@83050000 {
  compatible = "mediatek,fcs";
  reg = <0 0x83050000 0 0x1000>;
 };

 gcu@83060000 {
  compatible = "mediatek,gcu";
  reg = <0 0x83060000 0 0x1000>;
 };

 bsi_2g@83070000 {
  compatible = "mediatek,bsi_2g";
  reg = <0 0x83070000 0 0x1000>;
 };

 bpi_2g@83080000 {
  compatible = "mediatek,bpi_2g";
  reg = <0 0x83080000 0 0x1000>;
 };

 afc_2g@83090000 {
  compatible = "mediatek,afc_2g";
  reg = <0 0x83090000 0 0x1000>;
 };

 tdd@84000000 {
  compatible = "mediatek,tdd";
  reg = <0 0x84000000 0 0x1000>;
 };

 l2ulsbdma@85000000 {
  compatible = "mediatek,l2ulsbdma";
  reg = <0 0x85000000 0 0x1000>;
 };

 l2ulhbdma@85010000 {
  compatible = "mediatek,l2ulhbdma";
  reg = <0 0x85010000 0 0x1000>;
 };

 l2dlsbdma@85020000 {
  compatible = "mediatek,l2dlsbdma";
  reg = <0 0x85020000 0 0x1000>;
 };

 l2dlhbdma@85030000 {
  compatible = "mediatek,l2dlhbdma";
  reg = <0 0x85030000 0 0x1000>;
 };

 l2mbist@85040000 {
  compatible = "mediatek,l2mbist";
  reg = <0 0x85040000 0 0x1000>;
 };

 l2pseuphy@85050000 {
  compatible = "mediatek,l2pseuphy";
  reg = <0 0x85050000 0 0x1000>;
 };

 l2hwlog@85058000 {
  compatible = "mediatek,l2hwlog";
  reg = <0 0x85058000 0 0x1000>;
 };

 l2soindma@85060000 {
  compatible = "mediatek,l2soindma";
  reg = <0 0x85060000 0 0x1000>;
 };

 l2sooutdma@85070000 {
  compatible = "mediatek,l2sooutdma";
  reg = <0 0x85070000 0 0x1000>;
 };

 l2ullmac@85080000 {
  compatible = "mediatek,l2ullmac";
  reg = <0 0x85080000 0 0x1000>;
 };

 l2dllmac@85090000 {
  compatible = "mediatek,l2dllmac";
  reg = <0 0x85090000 0 0x1000>;
 };

 l2calmac@85098000 {
  compatible = "mediatek,l2calmac";
  reg = <0 0x85098000 0 0x1000>;
 };

 l2ulfifomng@850a0000 {
  compatible = "mediatek,l2ulfifomng";
  reg = <0 0x850a0000 0 0x1000>;
 };

 l2dlfifomng@850a4000 {
  compatible = "mediatek,l2dlfifomng";
  reg = <0 0x850a4000 0 0x1000>;
 };

 l2sofifomng@850a8000 {
  compatible = "mediatek,l2sofifomng";
  reg = <0 0x850a8000 0 0x1000>;
 };

 l2sec@850b0000 {
  compatible = "mediatek,l2sec";
  reg = <0 0x850b0000 0 0x1000>;
 };

 l2ulsecctl@850b4000 {
  compatible = "mediatek,l2ulsecctl";
  reg = <0 0x850b4000 0 0x1000>;
 };

 l2dlsecctl@850b8000 {
  compatible = "mediatek,l2dlsecctl";
  reg = <0 0x850b8000 0 0x1000>;
 };

 l2sosecctl@850bc000 {
  compatible = "mediatek,l2sosecctl";
  reg = <0 0x850bc000 0 0x1000>;
 };

 l2misc@850c0000 {
  compatible = "mediatek,l2misc";
  reg = <0 0x850c0000 0 0x1000>;
 };

 l2ulbuf@850e0000 {
  compatible = "mediatek,l2ulbuf";
  reg = <0 0x850e0000 0 0x1000>;
 };

 l2dlbuf@850f0000 {
  compatible = "mediatek,l2dlbuf";
  reg = <0 0x850f0000 0 0x1000>;
 };

 mdl1ao@f60f0000 {
  compatible = "mediatek,mdl1ao";
  reg = <0 0xf60f0000 0 0x1000>;
 };

 modem_confg@87000000 {
  compatible = "mediatek,modem_confg";
  reg = <0 0x87000000 0 0x1000>;
 };

 modem_topsm@87010000 {
  compatible = "mediatek,modem_topsm";
  reg = <0 0x87010000 0 0x1000>;
 };

 bsi_3g@87070000 {
  compatible = "mediatek,bsi_3g";
  reg = <0 0x87070000 0 0x1000>;
 };

 bpi_3g@87080000 {
  compatible = "mediatek,bpi_3g";
  reg = <0 0x87080000 0 0x1000>;
 };

 afc_3g@87090000 {
  compatible = "mediatek,afc_3g";
  reg = <0 0x87090000 0 0x1000>;
 };

 wcdma_timer@870a0000 {
  compatible = "mediatek,wcdma_timer";
  reg = <0 0x870a0000 0 0x1000>;
 };

 dpa_bc@870b0000 {
  compatible = "mediatek,dpa_bc";
  reg = <0 0x870b0000 0 0x1000>;
 };

 pfc_encode@870c0000 {
  compatible = "mediatek,pfc_encode";
  reg = <0 0x870c0000 0 0x1000>;
 };

 pfc_decode@870d0000 {
  compatible = "mediatek,pfc_decode";
  reg = <0 0x870d0000 0 0x1000>;
 };

 hspasys_1_confg@87200000 {
  compatible = "mediatek,hspasys_1_confg";
  reg = <0 0x87200000 0 0x1000>;
 };

 hseq@87210000 {
  compatible = "mediatek,hseq";
  reg = <0 0x87210000 0 0x1000>;
 };

 hsce@87220000 {
  compatible = "mediatek,hsce";
  reg = <0 0x87220000 0 0x1000>;
 };

 hspasys_1_mbist@87230000 {
  compatible = "mediatek,hspasys_1_mbist";
  reg = <0 0x87230000 0 0x1000>;
 };

 hspasys_2_confg@87400000 {
  compatible = "mediatek,hspasys_2_confg";
  reg = <0 0x87400000 0 0x1000>;
 };

 hseq_dc@87410000 {
  compatible = "mediatek,hseq_dc";
  reg = <0 0x87410000 0 0x1000>;
 };

 hsce_dc@87420000 {
  compatible = "mediatek,hsce_dc";
  reg = <0 0x87420000 0 0x1000>;
 };

 rake_dc@87430000 {
  compatible = "mediatek,rake_dc";
  reg = <0 0x87430000 0 0x1000>;
 };

 hspasys_2_mbist@87440000 {
  compatible = "mediatek,hspasys_2_mbist";
  reg = <0 0x87440000 0 0x1000>;
 };

 uea_uia_u0@87600000 {
  compatible = "mediatek,uea_uia_u0";
  reg = <0 0x87600000 0 0x1000>;
 };

 uea_uia_u1@87610000 {
  compatible = "mediatek,uea_uia_u1";
  reg = <0 0x87610000 0 0x1000>;
 };

 dpa_rlc@87620000 {
  compatible = "mediatek,dpa_rlc";
  reg = <0 0x87620000 0 0x1000>;
 };

 dpa_mac@87630000 {
  compatible = "mediatek,dpa_mac";
  reg = <0 0x87630000 0 0x1000>;
 };

 upa@f0920000 {
  compatible = "mediatek,upa";
  reg = <0 0xf0920000 0 0x1000>;
 };

 h_rxbrp@87650000 {
  compatible = "mediatek,h_rxbrp";
  reg = <0 0x87650000 0 0x1000>;
 };

 rxbrp@87660000 {
  compatible = "mediatek,rxbrp";
  reg = <0 0x87660000 0 0x1000>;
 };

 hspasys_3_confg@f0910000 {
  compatible = "mediatek,hspasys_3_confg";
  reg = <0 0xf0910000 0 0x1000>;
 };

 txbrp@87680000 {
  compatible = "mediatek,txbrp";
  reg = <0 0x87680000 0 0x1000>;
 };

 txcrp@87690000 {
  compatible = "mediatek,txcrp";
  reg = <0 0x87690000 0 0x1000>;
 };

 h_txbrp@876a0000 {
  compatible = "mediatek,h_txbrp";
  reg = <0 0x876a0000 0 0x1000>;
 };

 txupc@876b0000 {
  compatible = "mediatek,txupc";
  reg = <0 0x876b0000 0 0x1000>;
 };

 bc@876c0000 {
  compatible = "mediatek,bc";
  reg = <0 0x876c0000 0 0x1000>;
 };

 dbg_tx@876d0000 {
  compatible = "mediatek,dbg_tx";
  reg = <0 0x876d0000 0 0x1000>;
 };

 hspasys_3_mbist@876e0000 {
  compatible = "mediatek,hspasys_3_mbist";
  reg = <0 0x876e0000 0 0x1000>;
 };

 rxsrp@87800000 {
  compatible = "mediatek,rxsrp";
  reg = <0 0x87800000 0 0x1000>;
 };

 indec@87810000 {
  compatible = "mediatek,indec";
  reg = <0 0x87810000 0 0x1000>;
 };

 rake_0@87820000 {
  compatible = "mediatek,rake_0";
  reg = <0 0x87820000 0 0x1000>;
 };

 rake_1@87830000 {
  compatible = "mediatek,rake_1";
  reg = <0 0x87830000 0 0x1000>;
 };

 rake_2@87840000 {
  compatible = "mediatek,rake_2";
  reg = <0 0x87840000 0 0x1000>;
 };

 searcher@87850000 {
  compatible = "mediatek,searcher";
  reg = <0 0x87850000 0 0x1000>;
 };

 rxdfe@87860000 {
  compatible = "mediatek,rxdfe";
  reg = <0 0x87860000 0 0x1000>;
 };

 hspasys_4_confg@87870000 {
  compatible = "mediatek,hspasys_4_confg";
  reg = <0 0x87870000 0 0x1000>;
 };

 dbg@87880000 {
  compatible = "mediatek,dbg";
  reg = <0 0x87880000 0 0x1000>;
 };

 dwrap0@87890000 {
  compatible = "mediatek,dwrap0";
  reg = <0 0x87890000 0 0x1000>;
 };

 log3g@878a0000 {
  compatible = "mediatek,log3g";
  reg = <0 0x878a0000 0 0x1000>;
 };

 hspasys_4_mbist@878b0000 {
  compatible = "mediatek,hspasys_4_mbist";
  reg = <0 0x878b0000 0 0x1000>;
 };

 dwrap1@878c0000 {
  compatible = "mediatek,dwrap1";
  reg = <0 0x878c0000 0 0x1000>;
 };

 c2ksys@38000000 {
  compatible = "mediatek,c2ksys";
  reg = <0 0x38000000 0 0x1000>;
 };

 mt_charger: mt_charger {
  compatible = "mediatek,mt-charger";
 };

 lk_charger: lk_charger {
  compatible = "mediatek,lk_charger";
  enable_anime;

  enable_pd20_reset;
  power_path_support;
  max_charger_voltage = <6500000>;
  fast_charge_voltage = <2800000>;


  usb_charger_current = <500000>;
  ac_charger_current = <1100000>;
  ac_charger_input_current = <1100000>;
  non_std_ac_charger_current = <1100000>;
  charging_host_charger_current = <1100000>;
  ta_ac_charger_current = <1100000>;
  pd_charger_current = <1100000>;


  temp_t4_threshold = <50>;
  temp_t3_threshold = <45>;
  temp_t1_threshold = <0>;
 };

 charger: charger {
  compatible = "mediatek,charger";
  algorithm_name = "SwitchCharging";
  enable_sw_jeita;
  enable_pe_plus;
  enable_pe_2;


  enable_type_c;
  power_path_support;
  enable_dynamic_mivr;


  battery_cv = <4430000>;
  max_charger_voltage = <14500000>;
  min_charger_voltage = <4600000>;


  min_charger_voltage_1 = <4400000>;
  min_charger_voltage_2 = <4200000>;
  max_dmivr_charger_current = <1400000>;


  usb_charger_current_suspend = <0>;
  usb_charger_current_unconfigured = <70000>;
  usb_charger_current_configured = <500000>;
  usb_charger_current = <500000>;
  ac_charger_current = <3700000>;
  ac_charger_input_current = <2100000>;
  non_std_ac_charger_current = <500000>;
  charging_host_charger_current = <1650000>;
  apple_1_0a_charger_current = <650000>;
  apple_2_1a_charger_current = <800000>;
  ta_ac_charger_current = <3700000>;

  power_off_ac_charger_current = <4100000>;
  power_off_ta_ac_charger_current = <4100000>;
  power_off_ac_charger_input_current = <2100000>;
  power_off_ta_ac_12v_input_current = <2100000>;
  power_off_ta_ac_9v_input_current = <2100000>;
  power_off_ta_ac_7v_input_current = <2100000>;


  jeita_temp_above_t4_cv = <4200000>;
  jeita_temp_t3_to_t4_cv = <4200000>;
  jeita_temp_t2_to_t3_cv = <4430000>;
  jeita_temp_t1_to_t2_cv = <4430000>;
  jeita_temp_t0_to_t1_cv = <4430000>;
  jeita_temp_below_t0_cv = <4430000>;
  temp_t4_thres = <50>;
  temp_t4_thres_minus_x_degree = <48>;
  temp_t3_thres = <45>;
  temp_t3_thres_minus_x_degree = <43>;
  temp_t2_thres = <15>;
  temp_t2_thres_plus_x_degree = <16>;
  temp_t1_thres = <5>;
  temp_t1_thres_plus_x_degree = <6>;
  temp_t0_thres = <0>;
  temp_t0_thres_plus_x_degree = <1>;
  temp_neg_10_thres = <0>;


  enable_min_charge_temp;
  min_charge_temp = <0>;
  min_charge_temp_plus_x_degree = <1>;
  max_charge_temp = <50>;
  max_charge_temp_minus_x_degree = <48>;



  ta_9v_support;
  pe_ichg_level_threshold = <1000000>;
  ta_ac_12v_input_current = <2100000>;
  ta_ac_9v_input_current = <2100000>;
  ta_ac_7v_input_current = <2100000>;


  pe20_ichg_level_threshold = <1000000>;
  ta_start_battery_soc = <0>;
  ta_stop_battery_soc = <85>;


  high_temp_to_leave_pe40 = <46>;
  high_temp_to_enter_pe40 = <39>;
  low_temp_to_leave_pe40 = <10>;
  low_temp_to_enter_pe40 = <16>;


  pe40_single_charger_input_current = <3000000>;
  pe40_single_charger_current = <3000000>;


  pe40_dual_charger_input_current = <3000000>;
  pe40_dual_charger_chg1_current = <2000000>;
  pe40_dual_charger_chg2_current = <2000000>;
  pe40_stop_battery_soc = <80>;


  pe40_r_cable_1a_lower = <540>;
  pe40_r_cable_2a_lower = <403>;
  pe40_r_cable_3a_lower = <264>;


  chg1_ta_ac_charger_current = <1500000>;
  chg2_ta_ac_charger_current = <1500000>;
  slave_mivr_diff = <100000>;
  dual_polling_ieoc = <750000>;


  cable_imp_threshold = <699>;
  vbat_cable_imp_threshold = <3900000>;


  bif_threshold1 = <4250000>;
  bif_threshold2 = <4300000>;
  bif_cv_under_threshold2 = <4450000>;


  pd_vbus_low_bound = <8000000>;
  pd_vbus_upper_bound = <9000000>;
  pd_ichg_level_threshold = <1000000>;
  pd_stop_battery_soc = <80>;

  ibus_err = <14>;
  vsys_watt = <5000000>;
 };

 pd_adapter: pd_adapter {
  compatible = "mediatek,pd_adapter";
  adapter_name = "pd_adapter";
 };

 rt9465_slave_chr: rt9465_slave_chr {
  compatible = "richtek,rt9465";
 };

 subpmic_pmu_eint: mt6360_pmu_eint {
 };

 irtx_pwm:irtx_pwm {
  compatible = "mediatek,irtx-pwm";
  pwm_ch = <0>;
  pwm_data_invert = <0>;
 };

 pmic_clock_buffer_ctrl: pmic_clock_buffer_ctrl {
  compatible = "mediatek,pmic_clock_buffer";
  mediatek,clkbuf-quantity = <7>;
  mediatek,clkbuf-config = <2 1 1 2 0 0 1>;
  mediatek,clkbuf-output-impedance = <6 4 6 4 0 0 6>;
  mediatek,clkbuf-controls-for-desense = <0 4 0 4 0 0 0>;
 };

 gpio_usage_mapping: gpio_usage_mapping {
  compatible = "mediatek,gpio_usage_mapping";
 };

 mrdump_ext_rst: mrdump_ext_rst {
  compatible = "mediatek, mrdump_ext_rst-eint";
  mode = "IRQ";
  status = "okay";
 };

 touch: touch {
  compatible = "goodix,touch", "mediatek,touch";
 };






 tcpc_pd: tcpc_pd {
 };

 msdc1_ins: msdc1_ins {
 };

 smart_pa: smart_pa {
 };

 vproc_buck: vproc_buck {
 };

 rt-pd-manager {
  compatible = "mediatek,rt-pd-manager";
 };

 md1_sim1_hot_plug_eint:md1_sim1_hot_plug_eint{
 };

 md1_sim2_hot_plug_eint:md1_sim2_hot_plug_eint{
 };

 phy_tuning: phy_tuning {
  compatible = "mediatek,phy_tuning";
  u2_vrt_ref = <7>;
  u2_term_ref = <7>;
 };
};


&i2c6 {
 speaker_amp: speaker_amp@38 {
  compatible = "mediatek,speaker_amp";
  #sound-dai-cells = <0>;
  reg = <0x38>;
  status = "okay";
 };
};


&pio {
 aud_clk_mosi_off: aud_clk_mosi_off {
  pins_cmd0_dat {
   pinmux = <(((189) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd1_dat {
   pinmux = <(((190) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_clk_mosi_on: aud_clk_mosi_on {
  pins_cmd0_dat {
   pinmux = <(((189) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd1_dat {
   pinmux = <(((190) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_mosi_off: aud_dat_mosi_off {
  pins_cmd1_dat {
   pinmux = <(((191) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd2_dat {
   pinmux = <(((192) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_mosi_on: aud_dat_mosi_on {
  pins_cmd1_dat {
   pinmux = <(((191) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd2_dat {
   pinmux = <(((192) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_mosi_ch34_off: aud_dat_mosi_ch34_off {
  pins_cmd1_dat {
   pinmux = <(((143) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_mosi_ch34_on: aud_dat_mosi_ch34_on {
  pins_cmd1_dat {
   pinmux = <(((143) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_miso_off: aud_dat_miso_off {
  pins_cmd1_dat {
   pinmux = <(((193) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
  pins_cmd2_dat {
   pinmux = <(((194) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_miso_on: aud_dat_miso_on {
  pins_cmd1_dat {
   pinmux = <(((193) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
  pins_cmd2_dat {
   pinmux = <(((194) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_dat_miso_ch34_off: aud_dat_miso_ch34_off {
  pins_cmd1_dat {
   pinmux = <(((146) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_miso_ch34_on: aud_dat_miso_ch34_on {
  pins_cmd1_dat {
   pinmux = <(((146) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 vow_dat_miso_off: vow_dat_miso_off {
  pins_cmd1_dat {
   pinmux = <(((193) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 vow_dat_miso_on: vow_dat_miso_on {
  pins_cmd1_dat {
   pinmux = <(((193) << 8) | 2)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 vow_clk_miso_off: vow_clk_miso_off {
  pins_cmd3_dat {
   pinmux = <(((194) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 vow_clk_miso_on: vow_clk_miso_on {
  pins_cmd3_dat {
   pinmux = <(((194) << 8) | 2)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_nle_mosi_off: aud_nle_mosi_off {
  pins_cmd1_dat {
   pinmux = <(((144) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };

  pins_cmd2_dat {
   pinmux = <(((145) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_nle_mosi_on: aud_nle_mosi_on {
  pins_cmd1_dat {
   pinmux = <(((144) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };

  pins_cmd2_dat {
   pinmux = <(((145) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };

 };
 aud_dat_miso2_off: aud_dat_miso2_off {
  pins_cmd3_dat {
   pinmux = <(((146) << 8) | 0)>;
   input-enable;
   bias-pull-down;
  };
 };
 aud_dat_miso2_on: aud_dat_miso2_on {
  pins_cmd3_dat {
   pinmux = <(((146) << 8) | 1)>;
   input-schmitt-enable;
   bias-disable;
  };
 };
 aud_gpio_i2s0_off: aud_gpio_i2s0_off {
  pins_cmd_dat {
   pinmux = <(((70) << 8) | 0)>;
  };
 };
 aud_gpio_i2s0_on: aud_gpio_i2s0_on {
  pins_cmd_dat {
   pinmux = <(((70) << 8) | 1)>;
  };
 };

 aud_gpio_i2s1_off: aud_gpio_i2s1_off {
 };
 aud_gpio_i2s1_on: aud_gpio_i2s1_on {
 };
 aud_gpio_i2s2_off: aud_gpio_i2s2_off {
 };
 aud_gpio_i2s2_on: aud_gpio_i2s2_on {
 };
# 5771 "../arch/arm64/boot/dts/mediatek/mt6785.dts"
 aud_gpio_i2s3_off: aud_gpio_i2s3_off {
  pins_cmd_dat {
   pinmux = <(((67) << 8) | 0)>,
     <(((68) << 8) | 0)>,
     <(((71) << 8) | 0)>;
  };
 };
 aud_gpio_i2s3_on: aud_gpio_i2s3_on {
  pins_cmd_dat {
   pinmux = <(((67) << 8) | 1)>,
     <(((68) << 8) | 1)>,
     <(((71) << 8) | 1)>;
  };
 };
 aud_gpio_i2s5_off: aud_gpio_i2s5_off {
 };
 aud_gpio_i2s5_on: aud_gpio_i2s5_on {
 };
};


# 1 "../arch/arm64/boot/dts/mediatek/mt6359.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/mt6359.dtsi"
&main_pmic {
 compatible = "mediatek,mt6359-pmic";
 interrupt-controller;
 #interrupt-cells = <2>;
 mediatek,num-pmic-irqs = <145>;
 mediatek,pmic-irqs =
   <0 0>,
   <1 0>,
   <2 0>,
   <3 0>,
   <4 0>,
   <5 0>,
   <6 0>,
   <7 0>,
   <8 0>,
   <9 0>,
   <16 1>,
   <17 1>,
   <18 1>,
   <19 1>,
   <20 1>,
   <21 1>,
   <22 1>,
   <23 1>,
   <24 1>,
   <25 1>,
   <26 1>,
   <27 1>,
   <28 1>,
   <29 1>,
   <30 1>,
   <31 1>,
   <32 1>,
   <33 1>,
   <34 1>,
   <35 1>,
   <36 1>,
   <37 1>,
   <38 1>,
   <39 1>,
   <40 1>,
   <41 1>,
   <42 1>,
   <43 1>,
   <44 1>,
   <45 1>,
   <48 2>,
   <49 2>,
   <50 2>,
   <51 2>,
   <52 2>,
   <53 2>,
   <64 3>,
   <80 4>,
   <81 4>,
   <82 4>,
   <83 4>,
   <84 4>,
   <87 4>,
   <88 4>,
   <89 4>,
   <91 4>,
   <92 4>,
   <96 4>,
   <98 4>,
   <99 4>,
   <100 4>,
   <112 5>,
   <113 5>,
   <114 5>,
   <115 5>,
   <116 5>,
   <117 5>,
   <118 5>,
   <119 5>,
   <120 5>,
   <121 5>,
   <128 6>,
   <133 6>,
   <134 6>,
   <135 6>,
   <144 7>;
 interrupt-names =
   "vpu_oc",
   "vcore_oc",
   "vgpu11_oc",
   "vgpu12_oc",
   "vmodem_oc",
   "vproc1_oc",
   "vproc2_oc",
   "vs1_oc",
   "vs2_oc",
   "vpa_oc",
   "vfe28_oc",
   "vxo22_oc",
   "vrf18_oc",
   "vrf12_oc",
   "vefuse_oc",
   "vcn33_1_oc",
   "vcn33_2_oc",
   "vcn13_oc",
   "vcn18_oc",
   "va09_oc",
   "vcamio_oc",
   "va12_oc",
   "vaux18_oc",
   "vaud18_oc",
   "vio18_oc",
   "vsram_proc1_oc",
   "vsram_proc2_oc",
   "vsram_others_oc",
   "vsram_md_oc",
   "vemc_oc",
   "vsim1_oc",
   "vsim2_oc",
   "vusb_oc",
   "vrfck_oc",
   "vbbck_oc",
   "vbif28_oc",
   "vibr_oc",
   "vio28_oc",
   "vm18_oc",
   "vufs_oc",
   "pwrkey",
   "homekey",
   "pwrkey_r",
   "homekey_r",
   "ni_lbat_int",
   "chrdet_edge",
   "rtc",
   "fg_bat_h",
   "fg_bat_l",
   "fg_cur_h",
   "fg_cur_l",
   "fg_zcv",
   "fg_n_charge_l",
   "fg_iavg_h",
   "fg_iavg_l",
   "fg_discharge",
   "fg_charge",
   "baton_lv",
   "baton_bat_in",
   "baton_bat_out",
   "bif",
   "bat_h",
   "bat_l",
   "bat2_h",
   "bat2_l",
   "bat_temp_h",
   "bat_temp_l",
   "thr_h",
   "thr_l",
   "auxadc_imp",
   "nag_c_dltv",
   "audio",
   "accdet",
   "accdet_eint0",
   "accdet_eint1",
   "spi_cmd_alert";

 pmic: mt-pmic {
  compatible = "mediatek,mt-pmic";
  interrupts = <48 4>,
        <50 4>,
        <49 4>,
        <51 4>,
        <112 4>,
        <113 4>,
        <82 4>,
        <83 4>;
  interrupt-names = "pwrkey",
      "pwrkey_r",
      "homekey",
      "homekey_r",
      "bat_h",
      "bat_l",
      "fg_cur_h",
      "fg_cur_l";
 };

 pmic_auxadc: mt635x-auxadc {
  compatible = "mediatek,mt6359-auxadc";
  #io-channel-cells = <1>;

  batadc {
   channel = <0x00>;
   resistance-ratio = <7 2>;
   avg-num = <128>;
  };
  bat_temp {
   channel = <0x03>;
   resistance-ratio = <5 2>;
  };
  chip_temp {
   channel = <0x05>;
  };
  vcore_temp {
   channel = <0x06>;
  };
  vproc_temp {
   channel = <0x07>;
  };
  vgpu_temp {
   channel = <0x08>;
  };
  accdet {
   channel = <0x09>;
  };
  dcxo_volt {
   channel = <0x0a>;
   resistance-ratio = <3 2>;
  };
  tsx_temp {
   channel = <0x0b>;
   avg-num = <128>;
  };
  hpofs_cal {
   channel = <0x0c>;
   avg-num = <256>;
  };
  dcxo_temp {
   channel = <0x0d>;
   avg-num = <16>;
  };
  vbif {
   channel = <0x0e>;
   resistance-ratio = <5 2>;
  };
 };

 mt6359regulator: mt6359regulator {
  compatible = "mediatek,mt6359-regulator";
  mt_pmic_vs1_buck_reg: buck_vs1 {
   regulator-name = "vs1";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <2200000>;
   regulator-enable-ramp-delay = <0>;
  };
  mt_pmic_vgpu11_buck_reg: buck_vgpu11 {
   regulator-name = "vgpu11";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vmodem_buck_reg: buck_vmodem {
   regulator-name = "vmodem";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1100000>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vpu_buck_reg: buck_vpu {
   regulator-name = "vpu";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vcore_buck_reg: buck_vcore {
   regulator-name = "vcore";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vs2_buck_reg: buck_vs2 {
   regulator-name = "vs2";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1600000>;
   regulator-enable-ramp-delay = <0>;
  };
  mt_pmic_vpa_buck_reg: buck_vpa {
   regulator-name = "vpa";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <3650000>;
   regulator-enable-ramp-delay = <300>;
  };
  mt_pmic_vproc2_buck_reg: buck_vproc2 {
   regulator-name = "vproc2";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vproc1_buck_reg: buck_vproc1 {
   regulator-name = "vproc1";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vaud18_ldo_reg: ldo_vaud18 {
   compatible = "regulator-fixed";
   regulator-name = "vaud18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsim1_ldo_reg: ldo_vsim1 {
   regulator-name = "vsim1";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <480>;
  };
  mt_pmic_vibr_ldo_reg: ldo_vibr {
   regulator-name = "vibr";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vrf12_ldo_reg: ldo_vrf12 {
   regulator-name = "vrf12";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vusb_ldo_reg: ldo_vusb {
   compatible = "regulator-fixed";
   regulator-name = "vusb";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsram_proc2_ldo_reg: ldo_vsram_proc2 {
   regulator-name = "vsram_proc2";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vio18_ldo_reg: ldo_vio18 {
   regulator-name = "vio18";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <960>;
  };
  mt_pmic_vcamio_ldo_reg: ldo_vcamio {
   regulator-name = "vcamio";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <1920>;
  };
  mt_pmic_vcn18_ldo_reg: ldo_vcn18 {
   compatible = "regulator-fixed";
   regulator-name = "vcn18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vfe28_ldo_reg: ldo_vfe28 {
   compatible = "regulator-fixed";
   regulator-name = "vfe28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vcn13_ldo_reg: ldo_vcn13 {
   regulator-name = "vcn13";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_1_bt_ldo_reg: ldo_vcn33_1_bt {
   regulator-name = "vcn33_1_bt";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_1_wifi_ldo_reg: ldo_vcn33_1_wifi {
   regulator-name = "vcn33_1_wifi";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vaux18_ldo_reg: ldo_vaux18 {
   compatible = "regulator-fixed";
   regulator-name = "vaux18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsram_others_ldo_reg: ldo_vsram_others {
   regulator-name = "vsram_others";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vefuse_ldo_reg: ldo_vefuse {
   regulator-name = "vefuse";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <2000000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vxo22_ldo_reg: ldo_vxo22 {
   regulator-name = "vxo22";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2200000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vrfck_ldo_reg: ldo_vrfck {
   regulator-name = "vrfck";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <1700000>;
   regulator-enable-ramp-delay = <480>;
  };
  mt_pmic_vbif28_ldo_reg: ldo_vbif28 {
   compatible = "regulator-fixed";
   regulator-name = "vbif28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vio28_ldo_reg: ldo_vio28 {
   regulator-name = "vio28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vemc_ldo_reg: ldo_vemc {
   regulator-name = "vemc";
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_2_bt_ldo_reg: ldo_vcn33_2_bt {
   regulator-name = "vcn33_2_bt";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn33_2_wifi_ldo_reg: ldo_vcn33_2_wifi {
   regulator-name = "vcn33_2_wifi";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_va12_ldo_reg: ldo_va12 {
   regulator-name = "va12";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_va09_ldo_reg: ldo_va09 {
   regulator-name = "va09";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vrf18_ldo_reg: ldo_vrf18 {
   regulator-name = "vrf18";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1810000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vsram_md_ldo_reg: ldo_vsram_md {
   regulator-name = "vsram_md";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1100000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vufs_ldo_reg: ldo_vufs {
   regulator-name = "vufs";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <1920>;
  };
  mt_pmic_vm18_ldo_reg: ldo_vm18 {
   regulator-name = "vm18";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <1920>;
  };
  mt_pmic_vbbck_ldo_reg: ldo_vbbck {
   regulator-name = "vbbck";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsram_proc1_ldo_reg: ldo_vsram_proc1 {
   regulator-name = "vsram_proc1";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1193750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsim2_ldo_reg: ldo_vsim2 {
   regulator-name = "vsim2";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <480>;
  };
 };
 mt6359_rtc: mt6359_rtc {
  compatible = "mediatek,mt6359-rtc";
  interrupts = <64 0>;
  interrupt-names = "rtc";
  base = <0x580>;
 };
 mt6359_misc: mt6359_misc {
  compatible = "mediatek,mt6359-misc";
  base = <0x580>;
 };
};
# 5792 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/cust_mt6785_msdc.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/cust_mt6785_msdc.dtsi"
&mmc0 {
 index = /bits/ 8 <0>;
 clk_src = /bits/ 8 <(1)>;
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 no-mmc;
 no-sdio;
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc0_pins_default>;
 pinctrl-1 = <&mmc0_pins_uhs>;
 host_function = /bits/ 8 <(1)>;
 cd_level = /bits/ 8 <(1)>;
 cd-gpios = <&pio 8 0>;
 status = "okay";

 vmmc-supply = <&mt_pmic_vmch_ldo_reg>;
 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>;

};


&msdc1 {
 index = /bits/ 8 <1>;
 clk_src = /bits/ 8 <(4)>;
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 sd-uhs-ddr50;
 no-mmc;
 no-sdio;

 pinctl = <&msdc1_pins_default>;
 pinctl_sdr104 = <&msdc1_pins_sdr104>;
 pinctl_sdr50 = <&msdc1_pins_sdr50>;
 pinctl_ddr50 = <&msdc1_pins_ddr50>;
 register_setting = <&msdc1_register_setting_default>;

 host_function = /bits/ 8 <(1)>;

 cd_level = /bits/ 8 <(1)>;
 cd-gpios = <&pio 8 0>;

 status = "okay";


 vmmc-supply = <&mt_pmic_vmch_ldo_reg>;
 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>;

 clocks = <&infracfg_ao 41>,
  <&infracfg_ao 30>;

 clock-names = "msdc1-clock", "msdc1-hclock";

};

&pio {
 mmc0_pins_default: mmc0default {
  pins_cmd_dat {
   pinmux = <(((168) << 8) | 1)>,
          <(((172) << 8) | 1)>,
          <(((169) << 8) | 1)>,
          <(((177) << 8) | 1)>,
          <(((167) << 8) | 1)>;
   input-enable;
   bias-pull-up = <101>;
  };

  pins_clk {
    pinmux = <(((176) << 8) | 1)>;
    bias-pull-down = <102>;
  };

  pins_shift {
   pinmux = <(((47) << 8) | 0)>;
   output-low;
  };
 };

 mmc0_pins_uhs: mmc0@0 {
  pins_cmd_dat {
   pinmux = <(((168) << 8) | 1)>,
          <(((172) << 8) | 1)>,
          <(((169) << 8) | 1)>,
          <(((177) << 8) | 1)>,
          <(((167) << 8) | 1)>;
   drive-strength = <4>;
   input-enable;
   bias-pull-up = <101>;
  };

  pins_clk {
    pinmux = <(((176) << 8) | 1)>;
    drive-strength = <4>;
    bias-pull-down = <102>;
  };

  pins_shift {
   pinmux = <(((47) << 8) | 0)>;
   output-high;
  };
 };
};

&msdc1 {
 msdc1_pins_default: msdc1@default {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_pins_sdr104: msdc1@sdr104 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_pins_sdr50: msdc1@sdr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_pins_ddr50: msdc1@ddr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_register_setting_default: msdc1@register_default {
  cmd_edge = /bits/ 8 <(0)>;
  rdata_edge = /bits/ 8 <(0)>;
  wdata_edge = /bits/ 8 <(0)>;
 };
};
# 5793 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6360.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/mt6360.dtsi"
/ {
 mt6360_pmu: mt6360_pmu_dts {
  status = "ok";
  mt6360,intr_gpio_num = <16>;
  mt6360,intr_gpio = <&pio 16 0x0>;
  interrupt-controller;
  #interrupt-cells = <2>;
  adc: adc {
   compatible = "mediatek,mt6360_pmu_adc";
   interrupt-parent = <&mt6360_pmu>;
   interrupts = <41 0>, <43 0>, <44 0>;
   interrupt-names = "bat_ovp_adc_evt",
       "adc_wakeup_evt",
       "adc_donei";
   #io-channel-cells = <1>;
  };
  chg {
   compatible = "mediatek,mt6360_pmu_chg";
   interrupt-parent = <&mt6360_pmu>;
   interrupts = <4 0>, <6 0>, <7 0>, <9 0>,
         <12 0>, <13 0>, <14 0>, <15 0>,
         <27 0>, <29 0>, <32 0>, <35 0>,
         <40 0>, <48 0>, <60 0>;
   interrupt-names = "chg_treg_evt", "chg_mivr_evt",
       "pwr_rdy_evt", "chg_batsysuv_evt",
       "chg_vsysuv_evt", "chg_vsysov_evt",
       "chg_vbatov_evt", "chg_vbusov_evt",
       "chg_tmri", "chg_adpbadi",
       "chg_aiccmeasl", "wdtmri",
       "pumpx_donei", "attachi",
       "chrdet_ext_evt";
   io-channels = <&adc 0>, <&adc 1>, <&adc 3>, <&adc 4>,
          <&adc 5>, <&adc 6>, <&adc 8>, <&adc 10>;
   io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT",
        "IBUS", "IBAT", "TEMP_JC", "TS";
   chg_name = "primary_chg";
   ichg = <3700000>;
   aicr = <2100000>;
   mivr = <4480000>;
   cv = <4430000>;
   ieoc = <350000>;
   safety_timer = <20>;
   ircmp_resistor = <25000>;
   ircmp_vclamp = <32000>;
   en_te = <1>;
   en_wdt = <1>;
   en_otg_wdt = <1>;
   aicc_once = <1>;
   post_aicc = <1>;
   batoc_notify = <0>;
  };
  fled {
   compatible = "mediatek,mt6360_pmu_fled";
   interrupt-parent = <&mt6360_pmu>;
   interrupts = <11 0>, <74 0>, <75 0>, <78 0>,
         <79 0>;
   interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt",
       "fled_lvf_evt", "fled2_short_evt",
       "fled1_short_evt";

   fled_vmid_track = <0>;

   fled_strb_tout = <1248>;

   fled1_tor_cur = <37500>;





   fled1_strb_cur = <750000>;

   fled2_tor_cur = <37500>;




   fled2_strb_cur = <800000>;
  };
  rgbled {
   compatible = "mediatek,mt6360_pmu_rgbled";
   mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2",
          "mt6360_pmu_led3", "mt6360_pmu_led4";
   mt,led_default_trigger = "cc_mode", "cc_mode",
       "cc_mode", "none";
  };
  core {
   compatible = "mediatek,mt6360_pmu_core";
   interrupt-parent = <&mt6360_pmu>;
   interrupts = <65 0>, <66 0>, <67 0>,
         <68 0>, <69 0>, <70 0>,
         <71 0>;
   interrupt-names = "ap_wdtrst_evt",
       "en_evt",
       "qonb_rst_evt",
       "mrstb_evt",
       "otp_evt",
       "vddaov_evt",
       "sysuv_evt";
   mren = <1>;
   apwdtrst_en = <1>;
   cc_open_sel = <3>;
   i2c_cc_open_tsel = <1>;
   ldo5_otp_en = <0>;
  };
 };

 mt6360_pmic: mt6360_pmic_dts {
  status = "ok";
  interrupt-parent = <&mt6360_pmu>;
  interrupts = <96 0>, <100 0>, <101 0>, <102 0>,
        <104 0>, <108 0>, <109 0>, <110 0>,
        <118 0>, <119 0>, <126 0>, <127 0>;
  interrupt-names = "buck1_pgb_evt", "buck1_oc_evt",
      "buck1_ov_evt", "buck1_uv_evt",
      "buck2_pgb_evt", "buck2_oc_evt",
      "buck2_ov_evt", "buck2_uv_evt",
      "ldo6_oc_evt", "ldo7_oc_evt",
      "ldo6_pgb_evt", "ldo7_pgb_evt";
  pwr_off_seq = [06 04 00 02];
  buck1 {
   regulator-compatible = "BUCK1";
   regulator-name = "VMDLA";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <1300000>;
   regulator-always-on;
  };
  buck2 {
   regulator-compatible = "BUCK2";
   regulator-name = "VDRAM1";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <1300000>;
   regulator-always-on;
  };
  ldo6 {
   regulator-compatible = "LDO6";
   regulator-name = "VMDDR";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <2100000>;
   regulator-always-on;
  };
  ldo7 {
   regulator-compatible = "LDO7";
   regulator-name = "VDRAM2";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <2100000>;
   regulator-always-on;
  };
 };

 mt6360_ldo: mt6360_ldo_dts {
  status = "ok";
  interrupt-parent = <&mt6360_pmu>;
  interrupts = <113 0>, <114 0>, <115 0>, <117 0>,
        <121 0>, <122 0>, <123 0>, <125 0>;
  interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt",
      "ldo3_oc_evt", "ldo5_oc_evt",
      "ldo1_pgb_evt", "ldo2_pgb_evt",
      "ldo3_pgb_evt", "ldo5_pgb_evt";
  mt_pmic_vfp_ldo_reg: ldo1 {
   regulator-compatible = "LDO1";
   regulator-name = "VFP";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3600000>;
  };
  mt_pmic_vtp_ldo_reg: ldo2 {
   regulator-compatible = "LDO2";
   regulator-name = "VTP";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };
  mt_pmic_vmc_ldo_reg: ldo3 {
   regulator-compatible = "LDO3";
   regulator-name = "VMC";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3600000>;
  };
  mt_pmic_vmch_ldo_reg: ldo5 {
   regulator-compatible = "LDO5";
   regulator-name = "VMCH";
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3600000>;
  };
 };
};
# 5794 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6360_pd.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/mt6360_pd.dtsi"
/ {
 mt6360_typec: type_c_port0 {
  mt-tcpc,name = "type_c_port0";

  mt-tcpc,role_def = <5>;
  mt-tcpc,rp_level = <1>;

  mt-tcpc,vconn_supply = <1>;


  mt-tcpc,notifier_supply_num = <3>;




  mt6360pd,intr_gpio = <&pio 7 0x0>;
  mt6360pd,intr_gpio_num = <7>;
  mt6360pd,pcb_gpio = <&pio 16 0x0>;
  mt6360pd,pcb_gpio_num = <16>;

  mt6360pd,pcb_gpio_polarity = <0>;
  interrupt-parent = <&mt6360_pmu>;
  interrupts = <64 0>;
  interrupt-names = "usbid_evt";
  pd-data {
   pd,vid = <0x29cf>;
   pd,pid = <0x6360>;
   pd,source-cap-ext = <0x636029cf 0x00000000 0x00000000
          0x00000000 0x00000000 0x07000000>;
   pd,mfrs = "RichtekTCPC";






   pd,charging_policy= <0x31>;

   pd,source-pdo-size = <1>;
   pd,source-pdo-data = <0x00019096>;
   pd,sink-pdo-size = <1>;
   pd,sink-pdo-data = <0x000190c8>;
# 68 "../arch/arm64/boot/dts/mediatek/mt6360_pd.dtsi"
   pd,id-vdo-size = <6>;
   pd,id-vdo-data = <0xd54029cf 0x0 0x63600000
       0x41800000 0x0 0x21800000>;

   bat,nr = <1>;
   bat-info0 {
    bat,vid = <0x29cf>;
    bat,pid = <0x6360>;
    bat,mfrs = "bat1";
    bat,design_cap = <3000>;
   };
  };
  dpm_caps {
   local_dr_power;
   local_dr_data;

   local_usb_comm;



   local_no_suspend;
   local_vconn_supply;


   attemp_enter_dp_mode;
   attemp_discover_cable;
   attemp_discover_id;


   pr_check = <0>;






   dr_check = <0>;


  };
  displayport {

   1st_connection = "dfp_d";
   2nd_connection = "dfp_d";
   signal,dp_v13;


   typec,receptacle;
   ufp_d {





   };
   dfp_d {


    pin_assignment,mode_c;
    pin_assignment,mode_d;
    pin_assignment,mode_e;

   };
  };
 };
};
# 5795 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2

# 1 "../arch/arm64/boot/dts/mediatek/trusty.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/trusty.dtsi"
/ {
 trusty {
  compatible = "android,trusty-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;
  tee-id = <0>;
  tee-name = "trusty";

  mtee {
   compatible = "mediatek,trusty-mtee-v1";
  };

  gz-main {
   compatible = "mediatek,trusty-gz";
  };

  trusty-irq {
   compatible = "android,trusty-irq-v1";
   ppi-interrupt-parent = <&gic>;
  };

  trusty-virtio {
   compatible = "android,trusty-virtio-v1";
  };

  trusty-gz-log {
   compatible = "android,trusty-gz-log-v1";
  };
 };

 nebula {
  compatible = "android,nebula-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;
  tee-id = <1>;
  tee-name = "nebula";

  nebula-virtio {
   compatible = "android,nebula-virtio-v1";
  };

  nebula-irq {
   compatible = "android,nebula-irq-v1";
   ppi-interrupt-parent = <&gic>;
  };

  nebula-gz-log {
   compatible = "android,nebula-gz-log-v1";
  };
 };
};
# 5797 "../arch/arm64/boot/dts/mediatek/mt6785.dts" 2

