{
    "component": "Quizpractise/PractiseQuestionPaper",
    "props": {
        "errors": {},
        "auth": {
            "user": null
        },
        "flash": {
            "error": []
        },
        "banner": null,
        "file_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "file_do_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "question_paper": {
            "id": 359,
            "group_id": 31,
            "exam_id": 1,
            "total_score": "1.00",
            "duration": 4,
            "created_at": "2025-11-16T14:10:36.000000Z",
            "updated_at": "2025-11-16T14:10:36.000000Z",
            "question_paper_name": "IIT M ES FOUNDATION AN EXAM QEF3 26",
            "question_paper_description": "2025 Oct26: IIT M AN EXAM QEF3",
            "uuid": "01d756b7-062",
            "year": 2025,
            "is_new": 0,
            "exam": {
                "id": 1,
                "exam_name": "Quiz 1",
                "created_at": "2024-10-16T08:08:51.000000Z",
                "updated_at": "2024-10-16T08:08:51.000000Z",
                "uuid": "9251bc3a-e33e-45e0-bcf0-b16a0ea5b5fa",
                "en_id": "eyJpdiI6IlhsblBDbmlDWU1aTllEYTJmall2TkE9PSIsInZhbHVlIjoianFZbVNlTUN4STZzK2pMYmRyTENjdz09IiwibWFjIjoiZmNhZDQzOTA2YWRlNGYxZDE4ZTQ3MjU4YjAyZmVhOWQ3ZjBkYWY3MDNkZDljYmM4MDdlZjdlZjc3OGMxYjI5ZCIsInRhZyI6IiJ9"
            },
            "questions": [
                {
                    "id": 112507,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 206,
                    "question_text_1": "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532159,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a375cf3d234fc7cd18170ac740747eef",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "b36a937c-cd45-4df3-9f82-028f6deb1d82",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294282,
                            "question_id": 112507,
                            "option_text": "YES",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127882,
                            "option_image_url": null
                        },
                        {
                            "id": 294283,
                            "question_id": 112507,
                            "option_text": "NO",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127883,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112508,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 207,
                    "question_text_1": null,
                    "question_image_1": "JUaDUx3dnSoEWxSR738LUs55WFYvcylrxlQeLJkYwjPwis0XMB.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532160,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9594a876c78887b6e9a7e1dcd14a2474",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "55f7a922-7b02-41dc-8088-2138048741b5",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/JUaDUx3dnSoEWxSR738LUs55WFYvcylrxlQeLJkYwjPwis0XMB.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294284,
                            "question_id": 112508,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127884,
                            "option_image_url": null
                        },
                        {
                            "id": 294285,
                            "question_id": 112508,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127885,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112509,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 208,
                    "question_text_1": null,
                    "question_image_1": "eV5u3sAoHrR58cnjORT3wveZTUCsNAXeqwh9NSIaSNDncvoUVm.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532161,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "2740e7d7edf29fd2a3d06b100afaa0de",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "29a98b64-308a-4c61-be77-a98bccd09253",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/eV5u3sAoHrR58cnjORT3wveZTUCsNAXeqwh9NSIaSNDncvoUVm.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294286,
                            "question_id": 112509,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127886,
                            "option_image_url": null
                        },
                        {
                            "id": 294287,
                            "question_id": 112509,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127887,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112510,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 209,
                    "question_text_1": "Dual-port RAM always requires separate clocks for each port.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532162,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "0a1c2af9e0038c384c36bdd218a13f83",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "1cd5c7a2-87a8-4f6f-9748-488205f8ec2d",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Dual-port RAM always requires separate clocks for each port."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294288,
                            "question_id": 112510,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127888,
                            "option_image_url": null
                        },
                        {
                            "id": 294289,
                            "question_id": 112510,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127889,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112511,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 210,
                    "question_text_1": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_1": "UFXuhzvheTOyO3UHOyJPCAS9APCKFwGwcpVoS3CeHEuc3H3ksd.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532163,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6eb046a32c8750aae7a7c1fc1f5ea208",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e79c5a9a-3463-478d-bd49-abba2870a041",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/UFXuhzvheTOyO3UHOyJPCAS9APCKFwGwcpVoS3CeHEuc3H3ksd.png"
                    ],
                    "question_texts": [
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294290,
                            "question_id": 112511,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127890,
                            "option_image_url": null
                        },
                        {
                            "id": 294291,
                            "question_id": 112511,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127891,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112512,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 211,
                    "question_text_1": "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end ",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532164,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "e56892d3c228b5ed96bcd4423cbde0ed",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "7fd574dc-7889-4bf8-87e2-ce1d4f3d6cba",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294292,
                            "question_id": 112512,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127892,
                            "option_image_url": null
                        },
                        {
                            "id": 294293,
                            "question_id": 112512,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127893,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112513,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 212,
                    "question_text_1": "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532165,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "600576d45a3a504376b5bca8e15285b2",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "7f6ed88f-b681-4418-8be4-dd58331f765f",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294294,
                            "question_id": 112513,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127894,
                            "option_image_url": null
                        },
                        {
                            "id": 294295,
                            "question_id": 112513,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127895,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112514,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 213,
                    "question_text_1": "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532166,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "bf7b10fd77ef48534c4ee100e163b8cc",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "700d882b-199f-417e-9369-82ff6bb33486",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294296,
                            "question_id": 112514,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127896,
                            "option_image_url": null
                        },
                        {
                            "id": 294297,
                            "question_id": 112514,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127897,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112515,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 214,
                    "question_text_1": "Mealy machines have a slower response to input changes than Moore machines.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532167,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9b828a191755f603424711eddf551ebd",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "7a007d8b-2f2b-4868-b543-0bd80f0cd26a",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Mealy machines have a slower response to input changes than Moore machines."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294298,
                            "question_id": 112515,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127898,
                            "option_image_url": null
                        },
                        {
                            "id": 294299,
                            "question_id": 112515,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127899,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112516,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 215,
                    "question_text_1": "Once a parameter is assigned a value, it can be modified within an always block during simulation.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532168,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "59481e814c8bba15332a737d98d76be5",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a0843748-25a2-4d98-b3ac-841aa432d729",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Once a parameter is assigned a value, it can be modified within an always block during simulation."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294300,
                            "question_id": 112516,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127900,
                            "option_image_url": null
                        },
                        {
                            "id": 294301,
                            "question_id": 112516,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127901,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112517,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 216,
                    "question_text_1": null,
                    "question_image_1": "mrWzcJTjCMGH6Q2KSUnmMNRU5ORwCZp5bTg1jKhUu0T028uZZZ.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532169,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "07286add113a7285d0f2ad533c97b98e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5d180fb2-a7e5-440b-bc02-c37d12c28d2e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/mrWzcJTjCMGH6Q2KSUnmMNRU5ORwCZp5bTg1jKhUu0T028uZZZ.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294302,
                            "question_id": 112517,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127902,
                            "option_image_url": null
                        },
                        {
                            "id": 294303,
                            "question_id": 112517,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127903,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112518,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 217,
                    "question_text_1": "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532170,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a6c8add37e779d701f7989625996eabd",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e872d1cb-318c-43ff-8192-b2248a0b24c9",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294304,
                            "question_id": 112518,
                            "option_text": "Pad the smaller operand with zeros on the left to match the larger width",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127904,
                            "option_image_url": null
                        },
                        {
                            "id": 294305,
                            "question_id": 112518,
                            "option_text": "Extend the smaller operand\u2019s most significant bit to match the larger width",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127905,
                            "option_image_url": null
                        },
                        {
                            "id": 294306,
                            "question_id": 112518,
                            "option_text": "Reduce the larger operand\u2019s width by truncating its most significant bits",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127906,
                            "option_image_url": null
                        },
                        {
                            "id": 294307,
                            "question_id": 112518,
                            "option_text": "Directly add the operands without any width adjustments; Verilog handles itautomatically",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127907,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112519,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 218,
                    "question_text_1": "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532171,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "5a54e8a98a19f3623014f016e986b49b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "41d459bd-afcd-40c3-b865-680b85b61a47",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294308,
                            "question_id": 112519,
                            "option_text": "Bit-width mismatch on W1 and W2 assignments",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127908,
                            "option_image_url": null
                        },
                        {
                            "id": 294309,
                            "question_id": 112519,
                            "option_text": "Latch inferred in mux2 due to incomplete assignment",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127909,
                            "option_image_url": null
                        },
                        {
                            "id": 294310,
                            "question_id": 112519,
                            "option_text": "Unused input warnings for sel[1]",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127910,
                            "option_image_url": null
                        },
                        {
                            "id": 294311,
                            "question_id": 112519,
                            "option_text": "Multiple driver on W1 and W2.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127911,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112520,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 219,
                    "question_text_1": "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532172,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "e9d62c5546cce504b5a749e1b62df55e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "604bad21-f962-4d4a-a496-88a91ec65ce6",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294312,
                            "question_id": 112520,
                            "option_text": "100 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127912,
                            "option_image_url": null
                        },
                        {
                            "id": 294313,
                            "question_id": 112520,
                            "option_text": "200 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127913,
                            "option_image_url": null
                        },
                        {
                            "id": 294314,
                            "question_id": 112520,
                            "option_text": "100 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127914,
                            "option_image_url": null
                        },
                        {
                            "id": 294315,
                            "question_id": 112520,
                            "option_text": "200 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127915,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112521,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 220,
                    "question_text_1": "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule ",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532173,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "f59f0ae0f8ddc6e15b0470c3bc875966",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f943b8ca-2e37-41ac-b9a3-0721c2f56435",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294316,
                            "question_id": 112521,
                            "option_text": "a = 255, b = 2",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127916,
                            "option_image_url": null
                        },
                        {
                            "id": 294317,
                            "question_id": 112521,
                            "option_text": "a = 127, b = 127",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127917,
                            "option_image_url": null
                        },
                        {
                            "id": 294318,
                            "question_id": 112521,
                            "option_text": "a = 255, b = 255",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127918,
                            "option_image_url": null
                        },
                        {
                            "id": 294319,
                            "question_id": 112521,
                            "option_text": "a = 1000, b = 5",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127919,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112522,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 221,
                    "question_text_1": "In a flip-flop, \"hold time\" refers to:",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532174,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6212101cf5ce5fd1889eb26657a5b83c",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "83d4ec7b-a84e-4bdb-890c-4868a5c4d7ea",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In a flip-flop, \"hold time\" refers to:"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294320,
                            "question_id": 112522,
                            "option_text": "The time required for a signal to transition from high to low.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127920,
                            "option_image_url": null
                        },
                        {
                            "id": 294321,
                            "question_id": 112522,
                            "option_text": "The minimum time before the clock edge that data must remain stable toavoid metastability.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127921,
                            "option_image_url": null
                        },
                        {
                            "id": 294322,
                            "question_id": 112522,
                            "option_text": "The time taken for a signal to propagate from input to output.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127922,
                            "option_image_url": null
                        },
                        {
                            "id": 294323,
                            "question_id": 112522,
                            "option_text": "The minimum time after the clock edge that data must remain stable to avoidmetastability.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127923,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 112523,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 0,
                    "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                    "question_image_1": null,
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532175,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "2f6b285e08141e1191b15b8e7c808e13",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e735eee8-efcc-442b-9704-94ce8f12baf1",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 112524,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 222,
                    "question_text_1": "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532176,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "1594577c5218f16ece66a7a1c5fba651",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112523,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "6de6e552-65de-4924-9316-ced4af1ceae1",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294324,
                            "question_id": 112524,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 1;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127924,
                            "option_image_url": null
                        },
                        {
                            "id": 294325,
                            "question_id": 112524,
                            "option_text": "A_gt_B = 1; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127925,
                            "option_image_url": null
                        },
                        {
                            "id": 294326,
                            "question_id": 112524,
                            "option_text": "A_gt_B = 0; A_eq_B = 0; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127926,
                            "option_image_url": null
                        },
                        {
                            "id": 294327,
                            "question_id": 112524,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127927,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112523,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532175,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e735eee8-efcc-442b-9704-94ce8f12baf1",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112525,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 223,
                    "question_text_1": "What is the purpose of the <b>always_comb</b> block in this module?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532177,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6b3e8e1bb84a2e20f6e8a2136809eb7b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112523,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "42523f2d-1fef-4209-89b6-09df57a7de60",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What is the purpose of the <b>always_comb</b> block in this module?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294328,
                            "question_id": 112525,
                            "option_text": "It activates only on the rising edge of a clock signal.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127928,
                            "option_image_url": null
                        },
                        {
                            "id": 294329,
                            "question_id": 112525,
                            "option_text": "It is used to describe sequential logic using procedural assignments.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127929,
                            "option_image_url": null
                        },
                        {
                            "id": 294330,
                            "question_id": 112525,
                            "option_text": "It automatically updates outputs whenever any input signal changes.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127930,
                            "option_image_url": null
                        },
                        {
                            "id": 294331,
                            "question_id": 112525,
                            "option_text": "It enables the declaration and initialization of memory elements.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127931,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112523,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532175,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e735eee8-efcc-442b-9704-94ce8f12baf1",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112526,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 224,
                    "question_text_1": "What will the output signals be when A = 4'b0101 and B = 4'b1000?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532178,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "de26f9f10f69404f91285f3989fcadb1",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112523,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "60047d89-4ec7-400c-98e9-91d0e0e0eebd",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What will the output signals be when A = 4'b0101 and B = 4'b1000?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294332,
                            "question_id": 112526,
                            "option_text": "A_gt_B = 1, A_eq_B = 0, A_lt_B = 0",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127932,
                            "option_image_url": null
                        },
                        {
                            "id": 294333,
                            "question_id": 112526,
                            "option_text": "A_gt_B = 0, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127933,
                            "option_image_url": null
                        },
                        {
                            "id": 294334,
                            "question_id": 112526,
                            "option_text": "A_gt_B = 0, A_eq_B = 0, A_lt_B = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127934,
                            "option_image_url": null
                        },
                        {
                            "id": 294335,
                            "question_id": 112526,
                            "option_text": "A_gt_B = 1, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127935,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112523,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532175,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e735eee8-efcc-442b-9704-94ce8f12baf1",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112527,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 225,
                    "question_text_1": "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532179,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6befabacdf3ef770855f84a5ae6e5688",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112523,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "34e8e811-3828-4fab-8cf6-dd582484e4f2",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294336,
                            "question_id": 112527,
                            "option_text": "112",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127936,
                            "option_image_url": null
                        },
                        {
                            "id": 294337,
                            "question_id": 112527,
                            "option_text": "120",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127937,
                            "option_image_url": null
                        },
                        {
                            "id": 294338,
                            "question_id": 112527,
                            "option_text": "136",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127938,
                            "option_image_url": null
                        },
                        {
                            "id": 294339,
                            "question_id": 112527,
                            "option_text": "256",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127939,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112523,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532175,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e735eee8-efcc-442b-9704-94ce8f12baf1",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112528,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 226,
                    "question_text_1": "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532180,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "802c9c3c4bbfffbc0b159c5b37427e65",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112523,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f9fec0f5-fedf-4821-a942-4a51f0d9ded9",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294340,
                            "question_id": 112528,
                            "option_text": "==",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127940,
                            "option_image_url": null
                        },
                        {
                            "id": 294341,
                            "question_id": 112528,
                            "option_text": "===",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127941,
                            "option_image_url": null
                        },
                        {
                            "id": 294342,
                            "question_id": 112528,
                            "option_text": "!=",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127942,
                            "option_image_url": null
                        },
                        {
                            "id": 294343,
                            "question_id": 112528,
                            "option_text": "~^",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127943,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112523,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532175,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "e735eee8-efcc-442b-9704-94ce8f12baf1",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 112529,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 0,
                    "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_1": "AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png",
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532181,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "75aacd3696f40073dc1c3855808c01f5",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "2c9719b9-75f7-4b58-9cd2-e7cf5c080d02",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png"
                    ],
                    "question_texts": [
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 112530,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 227,
                    "question_text_1": "Identify the type of model",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532182,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "468e55a8b0937eca334ec50ce9eb6f5e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112529,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "68b6990a-7e52-4f43-9749-f99111532952",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Identify the type of model"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294344,
                            "question_id": 112530,
                            "option_text": "Mealy Model",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127944,
                            "option_image_url": null
                        },
                        {
                            "id": 294345,
                            "question_id": 112530,
                            "option_text": "Moore Model",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127945,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112529,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532181,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "2c9719b9-75f7-4b58-9cd2-e7cf5c080d02",
                        "question_image_url": [
                            "/question_images/AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112531,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 228,
                    "question_text_1": "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532183,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "6cf8ecf527181329f1cdd3080a05c70e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112529,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "361cbc57-9f40-4deb-ab0a-d3a0ad1fb4d0",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294346,
                            "question_id": 112531,
                            "option_text": "",
                            "option_image": "MbuktgkVEypDacMTyHO8CIxw1dyWAzRWPPtpG2sNQLG6ZGPFCD.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127946,
                            "option_image_url": "app/option_images/MbuktgkVEypDacMTyHO8CIxw1dyWAzRWPPtpG2sNQLG6ZGPFCD.png"
                        },
                        {
                            "id": 294347,
                            "question_id": 112531,
                            "option_text": "",
                            "option_image": "5AhHpGzLuw7kmYZTrIY2tmnvZCxW6TCzg9ECVay9lE4lu3xDrT.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127947,
                            "option_image_url": "app/option_images/5AhHpGzLuw7kmYZTrIY2tmnvZCxW6TCzg9ECVay9lE4lu3xDrT.png"
                        },
                        {
                            "id": 294348,
                            "question_id": 112531,
                            "option_text": "",
                            "option_image": "fqYm50pPxMAdCSSc4JZ3QtsWzrQqyyXPFYq85uBjqdKHdLTSac.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127948,
                            "option_image_url": "app/option_images/fqYm50pPxMAdCSSc4JZ3QtsWzrQqyyXPFYq85uBjqdKHdLTSac.png"
                        },
                        {
                            "id": 294349,
                            "question_id": 112531,
                            "option_text": "",
                            "option_image": "eawFFKaJZQycxgg1kcGxOvOacoZJbjgovvQKfuJsyHWpuC0P5S.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127949,
                            "option_image_url": "app/option_images/eawFFKaJZQycxgg1kcGxOvOacoZJbjgovvQKfuJsyHWpuC0P5S.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112529,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532181,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "2c9719b9-75f7-4b58-9cd2-e7cf5c080d02",
                        "question_image_url": [
                            "/question_images/AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112532,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 229,
                    "question_text_1": "Which of the following is a data path component in the given FSM?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532184,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "bbcb0ff4a7d660826b37f0a20b00e0e0",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112529,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "0b335bf1-20b9-4277-9dac-1c505ccd2bc9",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is a data path component in the given FSM?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294350,
                            "question_id": 112532,
                            "option_text": "",
                            "option_image": "ITOyfp2lic2tUo55sJk6b0IdUqLKV4Unu2vnSdvaaubs2xtNBf.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127950,
                            "option_image_url": "app/option_images/ITOyfp2lic2tUo55sJk6b0IdUqLKV4Unu2vnSdvaaubs2xtNBf.png"
                        },
                        {
                            "id": 294351,
                            "question_id": 112532,
                            "option_text": "",
                            "option_image": "hu5cWNeFXsA5V8mMpN6FpUbwjAPp61t4c6qA6gNIqcqqsKben2.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127951,
                            "option_image_url": "app/option_images/hu5cWNeFXsA5V8mMpN6FpUbwjAPp61t4c6qA6gNIqcqqsKben2.png"
                        },
                        {
                            "id": 294352,
                            "question_id": 112532,
                            "option_text": "",
                            "option_image": "wU1LaGaOocEWhBGOtImMhmCWSFiluPtETS0PnjpDmhtifprJMs.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127952,
                            "option_image_url": "app/option_images/wU1LaGaOocEWhBGOtImMhmCWSFiluPtETS0PnjpDmhtifprJMs.png"
                        },
                        {
                            "id": 294353,
                            "question_id": 112532,
                            "option_text": "",
                            "option_image": "Qk4NSlklCaafIkxoyTHsotTSyCUsB6awJOJGISwldc1bc8gkd6.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127953,
                            "option_image_url": "app/option_images/Qk4NSlklCaafIkxoyTHsotTSyCUsB6awJOJGISwldc1bc8gkd6.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112529,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532181,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "2c9719b9-75f7-4b58-9cd2-e7cf5c080d02",
                        "question_image_url": [
                            "/question_images/AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112533,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 230,
                    "question_text_1": "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532185,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "84e5d72c37a482feafc9f6ef1484239c",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112529,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "1d704bbb-8c73-48dd-9e29-81cfe97e3a3f",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294354,
                            "question_id": 112533,
                            "option_text": "",
                            "option_image": "qvAfB0zvYppOZ07U24j4qkQPpujEufchXBnMAuUZaeUqYmV8i4.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127954,
                            "option_image_url": "app/option_images/qvAfB0zvYppOZ07U24j4qkQPpujEufchXBnMAuUZaeUqYmV8i4.png"
                        },
                        {
                            "id": 294355,
                            "question_id": 112533,
                            "option_text": "",
                            "option_image": "ftvC3xZfJwACKpqdVOluGYuqnlTxAoF8gXovuf1Itsvc6LjArw.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127955,
                            "option_image_url": "app/option_images/ftvC3xZfJwACKpqdVOluGYuqnlTxAoF8gXovuf1Itsvc6LjArw.png"
                        },
                        {
                            "id": 294356,
                            "question_id": 112533,
                            "option_text": "",
                            "option_image": "lCRC5rOmnCSqdRkDhdhGv0WWST1hxnhP7S62voFeKA636xO1Ih.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127956,
                            "option_image_url": "app/option_images/lCRC5rOmnCSqdRkDhdhGv0WWST1hxnhP7S62voFeKA636xO1Ih.png"
                        },
                        {
                            "id": 294357,
                            "question_id": 112533,
                            "option_text": "",
                            "option_image": "3RRFSMdwEBEdxTDiYrtQrfBVT9LyF4bL1pppmqiCOkFUJIZEUg.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127957,
                            "option_image_url": "app/option_images/3RRFSMdwEBEdxTDiYrtQrfBVT9LyF4bL1pppmqiCOkFUJIZEUg.png"
                        }
                    ],
                    "parent_question": {
                        "id": 112529,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532181,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "2c9719b9-75f7-4b58-9cd2-e7cf5c080d02",
                        "question_image_url": [
                            "/question_images/AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 112534,
                    "exam_id": 1,
                    "question_paper_id": 359,
                    "question_number": 231,
                    "question_text_1": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_1": "2T51NDFkbLdwC2splSNXih7v2qYPH9x1GwmIREQeaRmchEHBh6.png",
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:38.000000Z",
                    "updated_at": "2025-11-16T14:10:38.000000Z",
                    "question_num_long": 6406531532186,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "5c226301fdc66e69acfd80b65870c7a0",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 112529,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "d4bd450e-4af4-46d8-bc7d-5eb3ae87579a",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/2T51NDFkbLdwC2splSNXih7v2qYPH9x1GwmIREQeaRmchEHBh6.png"
                    ],
                    "question_texts": [
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 294358,
                            "question_id": 112534,
                            "option_text": "P1 = 0 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127958,
                            "option_image_url": null
                        },
                        {
                            "id": 294359,
                            "question_id": 112534,
                            "option_text": "P1 = 0 and P2 = 1",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127959,
                            "option_image_url": null
                        },
                        {
                            "id": 294360,
                            "question_id": 112534,
                            "option_text": "P1 = 1 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127960,
                            "option_image_url": null
                        },
                        {
                            "id": 294361,
                            "question_id": 112534,
                            "option_text": "P1 = 1 and P2 = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:38.000000Z",
                            "updated_at": "2025-11-16T14:10:38.000000Z",
                            "option_number": 6406535127961,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 112529,
                        "exam_id": 1,
                        "question_paper_id": 359,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:38.000000Z",
                        "updated_at": "2025-11-16T14:10:38.000000Z",
                        "question_num_long": 6406531532181,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "2c9719b9-75f7-4b58-9cd2-e7cf5c080d02",
                        "question_image_url": [
                            "/question_images/AG1g4QQNhTZnYlbiJ0KQ3Be87KxeSI2I2ssZu5sm0IxlrFxyMa.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                }
            ]
        },
        "summary": "",
        "total_score": "40.00"
    },
    "url": "/question-paper/practise/100/01d756b7-062",
    "version": "ee3d5d44299e610bd137ea6200db5ac2"
}