m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/pranav/Downloads/Encrypted_Design/lab02/tb
T_opt
!s110 1755000133
V2Oz[4LzhRzkcBjV?SM46k2
Z2 04 3 4 work top fast 0
=1-000ae431a4f1-689b2d45-39d2a-43bc
Z3 !s124 OEM100
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.2_1;73
R1
T_opt1
!s110 1755068772
VcQMQ>AWDI;4RP4N=BQz:M3
R2
=1-000ae431a4f1-689c3964-3cede-1c38
R3
R4
R5
n@_opt1
R6
R1
vtop
Z7 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z8 DXx6 mtiUvm 7 uvm_pkg 0 22 8V[`8]Q0W57le7Z>zYaAj1
DXx4 work 11 top_sv_unit 0 22 HXdn>8jFkW[BOdaAeZbjS1
Z9 !s110 1755151639
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 6V>z@C]E[DIEhQG6]`7j@2
I89@BJnaVBJ=8nOfooTgEh2
!s105 top_sv_unit
S1
Z10 d/home/pranav/Downloads/Encrypted_Design/lab03/tb
w1755063924
Z11 8top.sv
Z12 Ftop.sv
!i122 14
L0 14 6
Z13 OL;L;2021.2_1;73
31
Z14 !s108 1755151638.000000
!s107 yapp_test_lib.sv|../sv/yapp_env.sv|../sv/yapp_tx_agent.sv|../sv/yapp_tx_driver.sv|../sv/yapp_tx_seqs.sv|../sv/yapp_tx_sequencer.sv|../sv/yapp_tx_monitor.sv|../sv/yapp_packet.sv|../sv/yapp.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|top.sv|
Z15 !s90 top.sv|
!i113 0
Z16 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
Xtop_sv_unit
R7
R8
R9
VHXdn>8jFkW[BOdaAeZbjS1
r1
!s85 0
!i10b 1
!s100 m1dI9ICd?06HYXf]?8Gic1
IHXdn>8jFkW[BOdaAeZbjS1
!i103 1
S1
R10
w1755068757
R11
R12
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F../sv/yapp.svh
F../sv/yapp_packet.sv
F../sv/yapp_tx_monitor.sv
F../sv/yapp_tx_sequencer.sv
F../sv/yapp_tx_seqs.sv
F../sv/yapp_tx_driver.sv
F../sv/yapp_tx_agent.sv
F../sv/yapp_env.sv
Fyapp_test_lib.sv
!i122 14
L0 7 0
R13
31
R14
Z17 !s107 yapp_test_lib.sv|../sv/yapp_env.sv|../sv/yapp_tx_agent.sv|../sv/yapp_tx_driver.sv|../sv/yapp_tx_seqs.sv|../sv/yapp_tx_sequencer.sv|../sv/yapp_tx_monitor.sv|../sv/yapp_packet.sv|../sv/yapp.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/pranav/Documents/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|top.sv|
R15
!i113 0
R16
R5
