# Semiconductor_Verilog07
 wrote a Verilog module for a parametrizable n-bit wide x 2^M deep Register file with the follow module port signature. 
 Constructed a testbench for our design module that displays the stimulus results and generates a waveform to review the results
