C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/MODULE_CIC.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/MODULE_CIC.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_CIC

Top level modules:
	MODULE_CIC

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_CHANNEL_MUX_FILTERS/DDC_CHANNEL_MUX_FILTERS_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_CHANNEL_MUX_FILTERS/DDC_CHANNEL_MUX_FILTERS_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DDC_CHANNEL_MUX_FILTERS_CTL

Top level modules:
	DDC_CHANNEL_MUX_FILTERS_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_MMBF.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_MMBF.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_MMBF

Top level modules:
	MODULE_MMBF

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DFIR/DFIR_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DFIR/DFIR_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DFIR_CTL

Top level modules:
	DFIR_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC_CICC/MODULE_CIC_CICC.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC_CICC/MODULE_CIC_CICC.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_CIC_CICC

Top level modules:
	MODULE_CIC_CICC

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/MODULE_CIC.vt {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/MODULE_CIC.vt
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_CIC_vlg_tst

Top level modules:
	MODULE_CIC_vlg_tst

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_MBF.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_MBF.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_MBF

Top level modules:
	MODULE_MBF

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_OUT_SCALE.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_OUT_SCALE.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_OUT_SCALE

Top level modules:
	CIC_OUT_SCALE

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/MODULE_MUX_SP.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/MODULE_MUX_SP.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_MUX_SP

Top level modules:
	MODULE_MUX_SP

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_OUT_SCALE.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_OUT_SCALE.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module FIR_OUT_SCALE

Top level modules:
	FIR_OUT_SCALE

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/MULT_24BIT25BIT49BIT_IP/MULT_24BIT25BIT49BIT_IP.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/MULT_24BIT25BIT49BIT_IP/MULT_24BIT25BIT49BIT_IP.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MULT_24BIT25BIT49BIT_IP

Top level modules:
	MULT_24BIT25BIT49BIT_IP

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/MODULE_NCO.vt {2 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/MODULE_NCO.vt
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_NCO_vlg_tst
** Warning: C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/MODULE_NCO.vt(60): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.


Top level modules:
	MODULE_NCO_vlg_tst

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DDC_CHANNEL_CTL

Top level modules:
	DDC_CHANNEL_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_INTEGRATED_Sub.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_INTEGRATED_Sub.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_INTEGRATED_SUB

Top level modules:
	CIC_INTEGRATED_SUB

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/MODELSIM_SIM/ALTERA_SIM_LIB/verilog/altera_mf.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/MODELSIM_SIM/ALTERA_SIM_LIB/verilog/altera_mf.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module lcell
-- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
-- Compiling module ALTERA_MF_HINT_EVALUATION
-- Compiling module ALTERA_DEVICE_FAMILIES
-- Compiling module dffp
-- Compiling module pll_iobuf
-- Compiling module stx_m_cntr
-- Compiling module stx_n_cntr
-- Compiling module stx_scale_cntr
-- Compiling module MF_pll_reg
-- Compiling module MF_stratix_pll
-- Compiling module arm_m_cntr
-- Compiling module arm_n_cntr
-- Compiling module arm_scale_cntr
-- Compiling module MF_stratixii_pll
-- Compiling module ttn_m_cntr
-- Compiling module ttn_n_cntr
-- Compiling module ttn_scale_cntr
-- Compiling module MF_stratixiii_pll
-- Compiling module cda_m_cntr
-- Compiling module cda_n_cntr
-- Compiling module cda_scale_cntr
-- Compiling module MF_cycloneiii_pll
-- Compiling module MF_cycloneiiigl_m_cntr
-- Compiling module MF_cycloneiiigl_n_cntr
-- Compiling module MF_cycloneiiigl_scale_cntr
-- Compiling module cycloneiiigl_post_divider
-- Compiling module MF_cycloneiiigl_pll
-- Compiling module altpll
-- Compiling module altlvds_rx
-- Compiling module stratix_lvds_rx
-- Compiling module stratixgx_dpa_lvds_rx
-- Compiling module stratixii_lvds_rx
-- Compiling module flexible_lvds_rx
-- Compiling module stratixiii_lvds_rx
-- Compiling module stratixiii_lvds_rx_channel
-- Compiling module stratixiii_lvds_rx_dpa
-- Compiling module altlvds_tx
-- Compiling module stratixv_local_clk_divider
-- Compiling module stratix_tx_outclk
-- Compiling module stratixii_tx_outclk
-- Compiling module flexible_lvds_tx
-- Compiling module dcfifo_dffpipe
-- Compiling module dcfifo_fefifo
-- Compiling module dcfifo_async
-- Compiling module dcfifo_sync
-- Compiling module dcfifo_low_latency
-- Compiling module dcfifo_mixed_widths
-- Compiling module dcfifo
-- Compiling module altaccumulate
-- Compiling module altmult_accum
-- Compiling module altmult_add
-- Compiling module altfp_mult
-- Compiling module altsqrt
-- Compiling module altclklock
-- Compiling module altddio_in
-- Compiling module altddio_out
-- Compiling module altddio_bidir
-- Compiling module altdpram
-- Compiling module altsyncram
-- Compiling module alt3pram
-- Compiling module parallel_add
-- Compiling module scfifo
-- Compiling module altshift_taps
-- Compiling module a_graycounter
-- Compiling module altsquare
-- Compiling module altera_std_synchronizer
-- Compiling module altera_std_synchronizer_bundle
-- Compiling module alt_cal
-- Compiling module alt_cal_mm
-- Compiling module alt_cal_c3gxb
-- Compiling module alt_cal_sv
-- Compiling module alt_cal_av
-- Compiling module alt_aeq_s4
-- Compiling module alt_eyemon
-- Compiling module alt_dfe
-- Compiling module signal_gen
-- Compiling module jtag_tap_controller
-- Compiling module dummy_hub
-- Compiling module sld_virtual_jtag
-- Compiling module sld_signaltap
-- Compiling module altstratixii_oct
-- Compiling module altparallel_flash_loader
-- Compiling module altserial_flash_loader
-- Compiling module sld_virtual_jtag_basic
-- Compiling module altsource_probe

Top level modules:
	lcell
	altpll
	altlvds_rx
	altlvds_tx
	dcfifo
	altaccumulate
	altmult_accum
	altmult_add
	altfp_mult
	altsqrt
	altclklock
	altddio_bidir
	altdpram
	alt3pram
	parallel_add
	scfifo
	altshift_taps
	a_graycounter
	altsquare
	altera_std_synchronizer_bundle
	alt_cal
	alt_cal_mm
	alt_cal_c3gxb
	alt_cal_sv
	alt_cal_av
	alt_aeq_s4
	alt_eyemon
	alt_dfe
	sld_virtual_jtag
	sld_signaltap
	altstratixii_oct
	altparallel_flash_loader
	altserial_flash_loader
	sld_virtual_jtag_basic
	altsource_probe

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/NCO_FUN.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/NCO_FUN.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module NCO_FUN

Top level modules:
	NCO_FUN

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_QUAD_MIXER/SRC/LPM_MULT_IP/LPM_MULT_IP.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_QUAD_MIXER/SRC/LPM_MULT_IP/LPM_MULT_IP.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module LPM_MULT_IP

Top level modules:
	LPM_MULT_IP

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_FUN.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module FIR_FUN

Top level modules:
	FIR_FUN

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DDC_CHANNEL_FILTERS_CTL

Top level modules:
	DDC_CHANNEL_FILTERS_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_INTEGRATED.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_INTEGRATED.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_INTEGRATED

Top level modules:
	CIC_INTEGRATED

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/MODULE_DDC_1CHANNEL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/MODULE_DDC_1CHANNEL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_DDC_1CHANNEL

Top level modules:
	MODULE_DDC_1CHANNEL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_CHANNEL_MUX_FILTERS/MODULE_DDC_CHANNEL_MUX_FILTERS.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_CHANNEL_MUX_FILTERS/MODULE_DDC_CHANNEL_MUX_FILTERS.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_DDC_CHANNEL_MUX_FILTERS

Top level modules:
	MODULE_DDC_CHANNEL_MUX_FILTERS

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_COMB_Sub.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_COMB_Sub.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_COMB_SUB

Top level modules:
	CIC_COMB_SUB

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DFIR/MODULE_DFIR.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DFIR/MODULE_DFIR.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_DFIR

Top level modules:
	MODULE_DFIR

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_FIR_MHBF_SYMM.vt {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_FIR_MHBF_SYMM.vt
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_FIR_MHBF_SYMM_vlg_tst

Top level modules:
	MODULE_FIR_MHBF_SYMM_vlg_tst

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_CHANNEL_FILTERS.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DDC_CHANNEL_FILTERS

Top level modules:
	DDC_CHANNEL_FILTERS

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/MODELSIM_SIM/ALTERA_SIM_LIB/verilog/220model.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/MODELSIM_SIM/ALTERA_SIM_LIB/verilog/220model.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module LPM_MEMORY_INITIALIZATION
-- Compiling module LPM_HINT_EVALUATION
-- Compiling module LPM_DEVICE_FAMILIES
-- Compiling module lpm_constant
-- Compiling module lpm_inv
-- Compiling module lpm_and
-- Compiling module lpm_or
-- Compiling module lpm_xor
-- Compiling module lpm_bustri
-- Compiling module lpm_mux
-- Compiling module lpm_decode
-- Compiling module lpm_clshift
-- Compiling module lpm_add_sub
-- Compiling module lpm_compare
-- Compiling module lpm_mult
-- Compiling module lpm_divide
-- Compiling module lpm_abs
-- Compiling module lpm_counter
-- Compiling module lpm_latch
-- Compiling module lpm_ff
-- Compiling module lpm_shiftreg
-- Compiling module lpm_ram_dq
-- Compiling module lpm_ram_dp
-- Compiling module lpm_ram_io
-- Compiling module lpm_rom
-- Compiling module lpm_fifo
-- Compiling module lpm_fifo_dc_dffpipe
-- Compiling module lpm_fifo_dc_fefifo
-- Compiling module lpm_fifo_dc_async
-- Compiling module lpm_fifo_dc
-- Compiling module lpm_inpad
-- Compiling module lpm_outpad
-- Compiling module lpm_bipad

Top level modules:
	lpm_constant
	lpm_inv
	lpm_and
	lpm_or
	lpm_xor
	lpm_bustri
	lpm_mux
	lpm_decode
	lpm_clshift
	lpm_add_sub
	lpm_compare
	lpm_mult
	lpm_divide
	lpm_abs
	lpm_counter
	lpm_latch
	lpm_ff
	lpm_shiftreg
	lpm_ram_dq
	lpm_ram_dp
	lpm_ram_io
	lpm_rom
	lpm_fifo
	lpm_fifo_dc
	lpm_inpad
	lpm_outpad
	lpm_bipad

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_DECIMATE.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_DECIMATE.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_DECIMATE

Top level modules:
	CIC_DECIMATE

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MMBF_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MMBF_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MMBM_CTL

Top level modules:
	MMBM_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_FIR.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_FIR.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MBF_FIR

Top level modules:
	MBF_FIR

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_QUAD_MIXER/SRC/MODULE_QUAD_MIXER.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_QUAD_MIXER/SRC/MODULE_QUAD_MIXER.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_QUAD_MIXER

Top level modules:
	MODULE_QUAD_MIXER

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC_CICC/CIC_CICC_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC_CICC/CIC_CICC_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_CICC_CTL

Top level modules:
	CIC_CICC_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_COMB.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_COMB.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_COMB

Top level modules:
	CIC_COMB

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_QUAD_MIXER/SRC/MODULE_QUAD_MIXER.vt {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_QUAD_MIXER/SRC/MODULE_QUAD_MIXER.vt
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_QUAD_MIXER_vlg_tst

Top level modules:
	MODULE_QUAD_MIXER_vlg_tst

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/NCO_ROM_IP/NCO_SIN_ROM_2P_IP.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/NCO_ROM_IP/NCO_SIN_ROM_2P_IP.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module NCO_SIN_ROM_2P_IP

Top level modules:
	NCO_SIN_ROM_2P_IP

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_4CHANNELS.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_4CHANNELS.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_DDC_4CHANNELS

Top level modules:
	MODULE_DDC_4CHANNELS

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MBF_CTL

Top level modules:
	MBF_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/NCO_INIT_CONFIG.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/NCO_INIT_CONFIG.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module NCO_INIT_CONFIG

Top level modules:
	NCO_INIT_CONFIG

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_FIR_OUT_SCALE.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_FIR_OUT_SCALE.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MBF_FIR_OUT_SCALE

Top level modules:
	MBF_FIR_OUT_SCALE

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/MODULE_MUX_CLK_ADJ.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/MODULE_MUX_CLK_ADJ.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_MUX_CLK_ADJ

Top level modules:
	MODULE_MUX_CLK_ADJ

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_FIR_HBF_SYMM.vt {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MODULE_FIR_HBF_SYMM.vt
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_FIR_HBF_SYMM_vlg_tst

Top level modules:
	MODULE_FIR_HBF_SYMM_vlg_tst

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/MODULE_MUX_PS.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/MODULE_MUX_PS.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_MUX_PS

Top level modules:
	MODULE_MUX_PS

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_DECIMATE.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MHBF/SRC/MBF_DECIMATE.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MBF_DECIMATE

Top level modules:
	MBF_DECIMATE

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DFIR/DFIR_DECIMATE.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DFIR/DFIR_DECIMATE.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DFIR_DECIMATE

Top level modules:
	DFIR_DECIMATE

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/MODULE_FIR.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/MODULE_FIR.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_FIR

Top level modules:
	MODULE_FIR

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_CIC/SRC/CIC_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CIC_CTL

Top level modules:
	CIC_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/FIFO_24BIT16WS_IP/FIFO_24BIT16WS_IP.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_MUX/FIFO_24BIT16WS_IP/FIFO_24BIT16WS_IP.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module FIFO_24BIT16WS_IP

Top level modules:
	FIFO_24BIT16WS_IP

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_CTL.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_FIR/SRC/FIR_CTL.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module FIR_CTL

Top level modules:
	FIR_CTL

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_1CHANNEL_SIM.vt {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_1CHANNEL/DDC_1CHANNEL_SIM.vt
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DDC_1CHANNEL_SIM_vlg_tst

Top level modules:
	DDC_1CHANNEL_SIM_vlg_tst

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/MODULE_NCO.v {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_NCO/SRC/MODULE_NCO.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MODULE_NCO

Top level modules:
	MODULE_NCO

} {} {}} C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_4CHANNELS_SIM.vt {1 {vlog -work work C:/Users/47968/Desktop/FPGA/DDC_4CHANNELS-v1_0/DDC_4CHANNELS_SIM/SRC/MODULE_DDC_4CHANNELS_SIM.vt
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module DDC_4CHANNELs_SIM_vlg_tst

Top level modules:
	DDC_4CHANNELs_SIM_vlg_tst

} {} {}}
