*****************************************************************

  Device    [PCLKMUX]

  Author    [xiawei]

  Abstract  []

  Revision History:

********************************************************************************/
grid
device PCLKMUX
{
    parameter
    (
    );
    
    port
    (
        config input SC_SEL_Q[9:0]   = 10'b00_0000_0000   /*pragma PAP_CFG_BIT_NAME = "SC_SEL_Q<9>,SC_SEL_Q<8>,SC_SEL_Q<7>,SC_SEL_Q<6>,SC_SEL_Q<5>,SC_SEL_Q<4>,SC_SEL_Q<3>,SC_SEL_Q<2>,SC_SEL_Q<1>,SC_SEL_Q<0>" */,

        // These are the config ports.
        // FIXME

        input    IN0[9:0] = 10'b11_1111_1111,
        input    IN1[9:0] = 10'b11_1111_1111,
        output  OUT[9:0]
    );

}// end of device PCLKMUX

/*******************************************************************************

  Device    [PCLKMUX]

  Author    [xiawei]

  Abstract  [The structure netlist of PCLKMUX is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of PCLKMUX
{
    // Wires for input ports

   // Wires connecting to output ports
    routing
    {
        ( IN0[0]  -->  OUT[0] ) = 150;
        ( IN0[1]  -->  OUT[1] ) = 150;
        ( IN0[2]  -->  OUT[2] ) = 150;
        ( IN0[3]  -->  OUT[3] ) = 150;
        ( IN0[4]  -->  OUT[4] ) = 150;
        ( IN0[5]  -->  OUT[5] ) = 150;
        ( IN0[6]  -->  OUT[6] ) = 150;
        ( IN0[7]  -->  OUT[7] ) = 150;
        ( IN0[8]  -->  OUT[8] ) = 150; 
        ( IN0[9]  -->  OUT[9] ) = 150;

        ( IN1[0]  -->  OUT[0] ) = 150;
        ( IN1[1]  -->  OUT[1] ) = 150;
        ( IN1[2]  -->  OUT[2] ) = 150;
        ( IN1[3]  -->  OUT[3] ) = 150;
        ( IN1[4]  -->  OUT[4] ) = 150;
        ( IN1[5]  -->  OUT[5] ) = 150;
        ( IN1[6]  -->  OUT[6] ) = 150;
        ( IN1[7]  -->  OUT[7] ) = 150;
        ( IN1[8]  -->  OUT[8] ) = 150; 
        ( IN1[9]  -->  OUT[9] ) = 150;
   }

   // Internal wires

}; // end of structure netlist of PCLKMUX

/*******************************************************************************

  Device    [PCLKMUX]

  Author    [XIAWEI]

  Abstract  [Configure the configuration bits based on the value of config parameter]

  Revision History:

********************************************************************************/
configuration cfg of PCLKMUX
{
   if ( IN0[0]  -->  OUT[0] ) 
   {
       SC_SEL_Q[0] := 1'b0;
   }   
   if ( IN1[0]  -->  OUT[0] ) 
   {
       SC_SEL_Q[0] := 1'b1;
   }

    if ( IN0[1]  -->  OUT[1] ) 
    {
        SC_SEL_Q[1] := 1'b0;
    }
    if ( IN1[1]  -->  OUT[1] ) 
    {
        SC_SEL_Q[1] := 1'b1;
    }
    
    if ( IN0[2]  -->  OUT[2] ) 
    {
        SC_SEL_Q[2] := 1'b0;
    }
    if ( IN1[2]  -->  OUT[2] ) 
    {
        SC_SEL_Q[2] := 1'b1;
    }

    if ( IN0[3]  -->  OUT[3] ) 
    {
        SC_SEL_Q[3] := 1'b0;
    }
    if ( IN1[3]  -->  OUT[3] ) 
    {
        SC_SEL_Q[3] := 1'b1;
    }
    
    if ( IN0[4]  -->  OUT[4] ) 
    {
        SC_SEL_Q[4] := 1'b0;
    }
    if ( IN1[4]  -->  OUT[4] ) 
    {
        SC_SEL_Q[4] := 1'b1;
    }

    if ( IN0[5]  -->  OUT[5] ) 
    {
        SC_SEL_Q[5] := 1'b0;
    }
    if ( IN1[5]  -->  OUT[5] ) 
    {
        SC_SEL_Q[5] := 1'b1;
    }
    
    if ( IN0[6]  -->  OUT[6] ) 
    {
        SC_SEL_Q[6] := 1'b0;
    }
    if ( IN1[6]  -->  OUT[6] ) 
    {
        SC_SEL_Q[6] := 1'b1;
    }
    
    if ( IN0[7]  -->  OUT[7] ) 
    {
        SC_SEL_Q[7] := 1'b0;
    }
    if ( IN1[7]  -->  OUT[7] ) 
    {
        SC_SEL_Q[7] := 1'b1;
    }
    
    if ( IN0[8]  -->  OUT[8] ) 
    {
        SC_SEL_Q[8] := 1'b0;
    }
    if ( IN1[8]  -->  OUT[8] ) 
    {
        SC_SEL_Q[8] := 1'b1;
    }

    if ( IN0[9]  -->  OUT[9] ) 
    {
        SC_SEL_Q[9] := 1'b0;
    }
    if ( IN1[9]  -->  OUT[9] ) 
    {
        SC_SEL_Q[9] := 1'b1;
    }
}; // end of configuration cfg of PCLKMUX


