

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Jun 19 13:06:47 2025

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataBANK0,global,class=CODE,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,merge=1,delta=2
     6                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,noexec
     8                           	psect	inittext,global,class=CODE,delta=2
     9                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
    10                           	psect	maintext,global,class=CODE,split=1,delta=2
    11                           	psect	text1,local,class=CODE,merge=1,delta=2
    12                           	psect	text2,local,class=CODE,merge=1,delta=2
    13                           	psect	text3,local,class=CODE,merge=1,delta=2
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    16                           	dabs	1,0x7E,2
    17     0000                     
    18                           ; Version 2.40
    19                           ; Generated 17/11/2021 GMT
    20                           ; 
    21                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC16F887 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53     0000                     	;# 
    54     0001                     	;# 
    55     0002                     	;# 
    56     0003                     	;# 
    57     0004                     	;# 
    58     0005                     	;# 
    59     0006                     	;# 
    60     0007                     	;# 
    61     0008                     	;# 
    62     0009                     	;# 
    63     000A                     	;# 
    64     000B                     	;# 
    65     000C                     	;# 
    66     000D                     	;# 
    67     000E                     	;# 
    68     000E                     	;# 
    69     000F                     	;# 
    70     0010                     	;# 
    71     0011                     	;# 
    72     0012                     	;# 
    73     0013                     	;# 
    74     0014                     	;# 
    75     0015                     	;# 
    76     0015                     	;# 
    77     0016                     	;# 
    78     0017                     	;# 
    79     0018                     	;# 
    80     0019                     	;# 
    81     001A                     	;# 
    82     001B                     	;# 
    83     001B                     	;# 
    84     001C                     	;# 
    85     001D                     	;# 
    86     001E                     	;# 
    87     001F                     	;# 
    88     0081                     	;# 
    89     0085                     	;# 
    90     0086                     	;# 
    91     0087                     	;# 
    92     0088                     	;# 
    93     0089                     	;# 
    94     008C                     	;# 
    95     008D                     	;# 
    96     008E                     	;# 
    97     008F                     	;# 
    98     0090                     	;# 
    99     0091                     	;# 
   100     0092                     	;# 
   101     0093                     	;# 
   102     0093                     	;# 
   103     0093                     	;# 
   104     0094                     	;# 
   105     0095                     	;# 
   106     0096                     	;# 
   107     0097                     	;# 
   108     0098                     	;# 
   109     0099                     	;# 
   110     009A                     	;# 
   111     009B                     	;# 
   112     009C                     	;# 
   113     009D                     	;# 
   114     009E                     	;# 
   115     009F                     	;# 
   116     0105                     	;# 
   117     0107                     	;# 
   118     0108                     	;# 
   119     0109                     	;# 
   120     010C                     	;# 
   121     010C                     	;# 
   122     010D                     	;# 
   123     010E                     	;# 
   124     010F                     	;# 
   125     0185                     	;# 
   126     0187                     	;# 
   127     0188                     	;# 
   128     0189                     	;# 
   129     018C                     	;# 
   130     018D                     	;# 
   131     0000                     	;# 
   132     0001                     	;# 
   133     0002                     	;# 
   134     0003                     	;# 
   135     0004                     	;# 
   136     0005                     	;# 
   137     0006                     	;# 
   138     0007                     	;# 
   139     0008                     	;# 
   140     0009                     	;# 
   141     000A                     	;# 
   142     000B                     	;# 
   143     000C                     	;# 
   144     000D                     	;# 
   145     000E                     	;# 
   146     000E                     	;# 
   147     000F                     	;# 
   148     0010                     	;# 
   149     0011                     	;# 
   150     0012                     	;# 
   151     0013                     	;# 
   152     0014                     	;# 
   153     0015                     	;# 
   154     0015                     	;# 
   155     0016                     	;# 
   156     0017                     	;# 
   157     0018                     	;# 
   158     0019                     	;# 
   159     001A                     	;# 
   160     001B                     	;# 
   161     001B                     	;# 
   162     001C                     	;# 
   163     001D                     	;# 
   164     001E                     	;# 
   165     001F                     	;# 
   166     0081                     	;# 
   167     0085                     	;# 
   168     0086                     	;# 
   169     0087                     	;# 
   170     0088                     	;# 
   171     0089                     	;# 
   172     008C                     	;# 
   173     008D                     	;# 
   174     008E                     	;# 
   175     008F                     	;# 
   176     0090                     	;# 
   177     0091                     	;# 
   178     0092                     	;# 
   179     0093                     	;# 
   180     0093                     	;# 
   181     0093                     	;# 
   182     0094                     	;# 
   183     0095                     	;# 
   184     0096                     	;# 
   185     0097                     	;# 
   186     0098                     	;# 
   187     0099                     	;# 
   188     009A                     	;# 
   189     009B                     	;# 
   190     009C                     	;# 
   191     009D                     	;# 
   192     009E                     	;# 
   193     009F                     	;# 
   194     0105                     	;# 
   195     0107                     	;# 
   196     0108                     	;# 
   197     0109                     	;# 
   198     010C                     	;# 
   199     010C                     	;# 
   200     010D                     	;# 
   201     010E                     	;# 
   202     010F                     	;# 
   203     0185                     	;# 
   204     0187                     	;# 
   205     0188                     	;# 
   206     0189                     	;# 
   207     018C                     	;# 
   208     018D                     	;# 
   209                           
   210                           	psect	idataBANK0
   211     0742                     __pidataBANK0:
   212                           
   213                           ;initializer for _ch
   214     0742  3431               	retlw	49
   215     0743  3431               	retlw	49
   216     0744  3431               	retlw	49
   217     0745  3431               	retlw	49
   218     0746  3431               	retlw	49
   219     0747  3431               	retlw	49
   220     0748  3400               	retlw	0
   221     0749  3400               	retlw	0
   222     074A  3400               	retlw	0
   223     074B  3400               	retlw	0
   224     074C  3400               	retlw	0
   225     074D  3400               	retlw	0
   226     074E  3400               	retlw	0
   227     074F  3400               	retlw	0
   228     0750  3400               	retlw	0
   229     0751  3400               	retlw	0
   230     0752  3400               	retlw	0
   231     0753  3400               	retlw	0
   232     0754  3400               	retlw	0
   233     0755  3400               	retlw	0
   234     0014                     _SSPCON	set	20
   235     0009                     _PORTE	set	9
   236     0007                     _PORTC	set	7
   237     0005                     _PORTA	set	5
   238     0013                     _SSPBUF	set	19
   239     0008                     _PORTD	set	8
   240     0063                     _SSPIF	set	99
   241     0048                     _RE0	set	72
   242     0049                     _RE1	set	73
   243     0094                     _SSPSTAT	set	148
   244     0089                     _TRISE	set	137
   245     0088                     _TRISD	set	136
   246     0087                     _TRISC	set	135
   247     0085                     _TRISA	set	133
   248     0189                     _ANSELH	set	393
   249     0188                     _ANSEL	set	392
   250                           
   251                           	psect	cinit
   252     07EC                     start_initialization:	
   253                           ; #config settings
   254                           
   255     07EC                     __initialization:
   256                           
   257                           ; Initialize objects allocated to BANK0
   258     07EC  1383               	bcf	3,7	;select IRP bank0
   259     07ED  3034               	movlw	low (__pdataBANK0+20)
   260     07EE  00FD               	movwf	btemp+-1
   261     07EF  3007               	movlw	high __pidataBANK0
   262     07F0  00FE               	movwf	btemp
   263     07F1  3042               	movlw	low __pidataBANK0
   264     07F2  00FF               	movwf	btemp+1
   265     07F3  3020               	movlw	low __pdataBANK0
   266     07F4  0084               	movwf	4
   267     07F5  120A  118A  2733  120A  118A  	fcall	init_ram0
   268                           
   269                           ; Clear objects allocated to COMMON
   270     07FA  01F7               	clrf	__pbssCOMMON& (0+127)
   271     07FB  01F8               	clrf	(__pbssCOMMON+1)& (0+127)
   272     07FC                     end_of_initialization:	
   273                           ;End of C runtime variable initialization code
   274                           
   275     07FC                     __end_of__initialization:
   276     07FC  0183               	clrf	3
   277     07FD  120A  118A  2F6F   	ljmp	_main	;jump to C main() function
   278                           
   279                           	psect	bssCOMMON
   280     0077                     __pbssCOMMON:
   281     0077                     _dat:
   282     0077                     	ds	1
   283     0078                     _chr:
   284     0078                     	ds	1
   285                           
   286                           	psect	dataBANK0
   287     0020                     __pdataBANK0:
   288     0020                     _ch:
   289     0020                     	ds	20
   290                           
   291                           	psect	inittext
   292     072F                     init_fetch0:	
   293                           ;	Called with low address in FSR and high address in W
   294                           
   295     072F  087E               	movf	btemp,w
   296     0730  008A               	movwf	10
   297     0731  087F               	movf	btemp+1,w
   298     0732  0082               	movwf	2
   299     0733                     init_ram0:	
   300                           ;Called with:
   301                           ;	high address of idata address in btemp 
   302                           ;	low address of idata address in btemp+1 
   303                           ;	low address of data in FSR
   304                           ;	high address + 1 of data in btemp-1
   305                           
   306     0733  120A  118A  272F  120A  118A  	fcall	init_fetch0
   307     0738  0080               	movwf	0
   308     0739  0A84               	incf	4,f
   309     073A  0804               	movf	4,w
   310     073B  067D               	xorwf	btemp+-1,w
   311     073C  1903               	btfsc	3,2
   312     073D  3400               	retlw	0
   313     073E  0AFF               	incf	btemp+1,f
   314     073F  1903               	btfsc	3,2
   315     0740  0AFE               	incf	btemp,f
   316     0741  2F33               	goto	init_ram0
   317                           
   318                           	psect	cstackCOMMON
   319     0070                     __pcstackCOMMON:
   320     0070                     ?_delay:
   321     0070                     ?_enable:	
   322                           ; 1 bytes @ 0x0
   323                           
   324     0070                     ?_main:	
   325                           ; 1 bytes @ 0x0
   326                           
   327     0070                     delay@t:	
   328                           ; 1 bytes @ 0x0
   329                           
   330                           
   331                           ; 2 bytes @ 0x0
   332     0070                     	ds	2
   333     0072                     ??_delay:
   334     0072                     ??_enable:	
   335                           ; 1 bytes @ 0x2
   336                           
   337     0072                     ?_lcd:	
   338                           ; 1 bytes @ 0x2
   339                           
   340     0072                     lcd@rs:	
   341                           ; 1 bytes @ 0x2
   342                           
   343                           
   344                           ; 2 bytes @ 0x2
   345     0072                     	ds	2
   346     0074                     lcd@data:
   347                           
   348                           ; 1 bytes @ 0x4
   349     0074                     	ds	1
   350     0075                     ??_lcd:
   351     0075                     ??_main:	
   352                           ; 1 bytes @ 0x5
   353                           
   354     0075                     main@j:	
   355                           ; 1 bytes @ 0x5
   356                           
   357                           
   358                           ; 2 bytes @ 0x5
   359     0075                     	ds	2
   360                           
   361                           	psect	maintext
   362     076F                     __pmaintext:	
   363 ;;
   364 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   365 ;;
   366 ;; *************** function _main *****************
   367 ;; Defined at:
   368 ;;		line 62 in file "slave4_1.c"
   369 ;; Parameters:    Size  Location     Type
   370 ;;		None
   371 ;; Auto vars:     Size  Location     Type
   372 ;;  j               2    5[COMMON] int 
   373 ;; Return value:  Size  Location     Type
   374 ;;                  1    wreg      void 
   375 ;; Registers used:
   376 ;;		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1, pclath, cstack
   377 ;; Tracked objects:
   378 ;;		On entry : B00/0
   379 ;;		On exit  : 0/0
   380 ;;		Unchanged: 0/0
   381 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   382 ;;      Params:         0       0       0       0       0
   383 ;;      Locals:         2       0       0       0       0
   384 ;;      Temps:          0       0       0       0       0
   385 ;;      Totals:         2       0       0       0       0
   386 ;;Total ram usage:        2 bytes
   387 ;; Hardware stack levels required when called: 3
   388 ;; This function calls:
   389 ;;		_delay
   390 ;;		_lcd
   391 ;; This function is called by:
   392 ;;		Startup code after reset
   393 ;; This function uses a non-reentrant model
   394 ;;
   395                           
   396     076F                     _main:	
   397                           ;psect for function _main
   398                           
   399     076F                     l779:	
   400                           ;incstack = 0
   401                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+btemp+1+pclath+cstack]
   402                           
   403                           
   404                           ;slave4_1.c: 64:     PORTA=0x00;
   405     076F  1283               	bcf	3,5	;RP0=0, select bank0
   406     0770  1303               	bcf	3,6	;RP1=0, select bank0
   407     0771  0185               	clrf	5	;volatile
   408     0772                     l781:
   409                           
   410                           ;slave4_1.c: 65:     TRISA=0x20;
   411     0772  3020               	movlw	32
   412     0773  1683               	bsf	3,5	;RP0=1, select bank1
   413     0774  1303               	bcf	3,6	;RP1=0, select bank1
   414     0775  0085               	movwf	5	;volatile
   415     0776                     l783:
   416                           
   417                           ;slave4_1.c: 66:     PORTC=0x00;
   418     0776  1283               	bcf	3,5	;RP0=0, select bank0
   419     0777  1303               	bcf	3,6	;RP1=0, select bank0
   420     0778  0187               	clrf	7	;volatile
   421                           
   422                           ;slave4_1.c: 67:     TRISC=0x18;
   423     0779  3018               	movlw	24
   424     077A  1683               	bsf	3,5	;RP0=1, select bank1
   425     077B  1303               	bcf	3,6	;RP1=0, select bank1
   426     077C  0087               	movwf	7	;volatile
   427     077D                     l785:
   428                           
   429                           ;slave4_1.c: 68:     PORTD=0x00;
   430     077D  1283               	bcf	3,5	;RP0=0, select bank0
   431     077E  1303               	bcf	3,6	;RP1=0, select bank0
   432     077F  0188               	clrf	8	;volatile
   433     0780                     l787:
   434                           
   435                           ;slave4_1.c: 69:     TRISD=0x00;
   436     0780  1683               	bsf	3,5	;RP0=1, select bank1
   437     0781  1303               	bcf	3,6	;RP1=0, select bank1
   438     0782  0188               	clrf	8	;volatile
   439     0783                     l789:
   440                           
   441                           ;slave4_1.c: 70:     PORTE=0x00;
   442     0783  1283               	bcf	3,5	;RP0=0, select bank0
   443     0784  1303               	bcf	3,6	;RP1=0, select bank0
   444     0785  0189               	clrf	9	;volatile
   445     0786                     l791:
   446                           
   447                           ;slave4_1.c: 71:     TRISE=0x00;
   448     0786  1683               	bsf	3,5	;RP0=1, select bank1
   449     0787  1303               	bcf	3,6	;RP1=0, select bank1
   450     0788  0189               	clrf	9	;volatile
   451     0789                     l793:
   452                           
   453                           ;slave4_1.c: 72:     ANSEL=ANSELH=0x00;
   454     0789  1683               	bsf	3,5	;RP0=1, select bank3
   455     078A  1703               	bsf	3,6	;RP1=1, select bank3
   456     078B  0189               	clrf	9	;volatile
   457     078C  0188               	clrf	8	;volatile
   458     078D                     l795:
   459                           
   460                           ;slave4_1.c: 74:     SSPCON=0x24;
   461     078D  3024               	movlw	36
   462     078E  1283               	bcf	3,5	;RP0=0, select bank0
   463     078F  1303               	bcf	3,6	;RP1=0, select bank0
   464     0790  0094               	movwf	20	;volatile
   465                           
   466                           ;slave4_1.c: 75:     SSPSTAT=0x00;
   467     0791  1683               	bsf	3,5	;RP0=1, select bank1
   468     0792  1303               	bcf	3,6	;RP1=0, select bank1
   469     0793  0194               	clrf	20	;volatile
   470     0794                     l797:
   471                           
   472                           ;slave4_1.c: 77:     lcd(0,0x38);
   473     0794  3000               	movlw	0
   474     0795  00F2               	movwf	lcd@rs
   475     0796  00F3               	movwf	lcd@rs+1
   476     0797  3038               	movlw	56
   477     0798  00F4               	movwf	lcd@data
   478     0799  120A  118A  271D  120A  118A  	fcall	_lcd
   479     079E                     l799:
   480                           
   481                           ;slave4_1.c: 78:     lcd(0,0x0E);
   482     079E  3000               	movlw	0
   483     079F  00F2               	movwf	lcd@rs
   484     07A0  00F3               	movwf	lcd@rs+1
   485     07A1  300E               	movlw	14
   486     07A2  00F4               	movwf	lcd@data
   487     07A3  120A  118A  271D  120A  118A  	fcall	_lcd
   488     07A8                     l801:
   489                           
   490                           ;slave4_1.c: 79:     lcd(0,0x80);
   491     07A8  3000               	movlw	0
   492     07A9  00F2               	movwf	lcd@rs
   493     07AA  00F3               	movwf	lcd@rs+1
   494     07AB  3080               	movlw	128
   495     07AC  00F4               	movwf	lcd@data
   496     07AD  120A  118A  271D  120A  118A  	fcall	_lcd
   497     07B2                     l803:
   498                           
   499                           ;slave4_1.c: 82:     {;slave4_1.c: 84:         for(int j=0;j<5;j++)
   500     07B2  01F5               	clrf	main@j
   501     07B3  01F6               	clrf	main@j+1
   502     07B4                     l809:
   503                           
   504                           ;slave4_1.c: 85:         {;slave4_1.c: 86:             SSPBUF=ch[j];
   505     07B4  0875               	movf	main@j,w
   506     07B5  3E20               	addlw	(low (_ch| 0))& (0+255)
   507     07B6  0084               	movwf	4
   508     07B7  1383               	bcf	3,7	;select IRP bank0
   509     07B8  0800               	movf	0,w
   510     07B9  1283               	bcf	3,5	;RP0=0, select bank0
   511     07BA  1303               	bcf	3,6	;RP1=0, select bank0
   512     07BB  0093               	movwf	19	;volatile
   513     07BC                     l811:
   514                           
   515                           ;slave4_1.c: 87:             delay(10000);
   516     07BC  3010               	movlw	16
   517     07BD  00F0               	movwf	delay@t
   518     07BE  3027               	movlw	39
   519     07BF  00F1               	movwf	delay@t+1
   520     07C0  120A  118A  270E  120A  118A  	fcall	_delay
   521     07C5                     l813:
   522                           
   523                           ;slave4_1.c: 88:             dat=SSPBUF;
   524     07C5  1283               	bcf	3,5	;RP0=0, select bank0
   525     07C6  1303               	bcf	3,6	;RP1=0, select bank0
   526     07C7  0813               	movf	19,w	;volatile
   527     07C8  00F7               	movwf	_dat
   528     07C9                     l815:
   529                           
   530                           ;slave4_1.c: 89:             SSPIF=0;
   531     07C9  118C               	bcf	12,3	;volatile
   532     07CA                     l817:
   533                           
   534                           ;slave4_1.c: 90:             lcd(1,dat);
   535     07CA  3001               	movlw	1
   536     07CB  00F2               	movwf	lcd@rs
   537     07CC  3000               	movlw	0
   538     07CD  00F3               	movwf	lcd@rs+1
   539     07CE  0877               	movf	_dat,w
   540     07CF  00F4               	movwf	lcd@data
   541     07D0  120A  118A  271D  120A  118A  	fcall	_lcd
   542     07D5                     l819:
   543                           
   544                           ;slave4_1.c: 91:         }
   545     07D5  3001               	movlw	1
   546     07D6  07F5               	addwf	main@j,f
   547     07D7  1803               	skipnc
   548     07D8  0AF6               	incf	main@j+1,f
   549     07D9  3000               	movlw	0
   550     07DA  07F6               	addwf	main@j+1,f
   551     07DB                     l821:
   552     07DB  0876               	movf	main@j+1,w
   553     07DC  3A80               	xorlw	128
   554     07DD  00FF               	movwf	btemp+1
   555     07DE  3080               	movlw	128
   556     07DF  027F               	subwf	btemp+1,w
   557     07E0  1D03               	skipz
   558     07E1  2FE4               	goto	u145
   559     07E2  3005               	movlw	5
   560     07E3  0275               	subwf	main@j,w
   561     07E4                     u145:
   562     07E4  1C03               	skipc
   563     07E5  2FE7               	goto	u141
   564     07E6  2FE8               	goto	u140
   565     07E7                     u141:
   566     07E7  2FB4               	goto	l809
   567     07E8                     u140:
   568     07E8  2FB2               	goto	l803
   569     07E9  120A  118A  2800   	ljmp	start
   570     07EC                     __end_of_main:
   571                           
   572                           	psect	text1
   573     071D                     __ptext1:	
   574 ;; *************** function _lcd *****************
   575 ;; Defined at:
   576 ;;		line 35 in file "slave4_1.c"
   577 ;; Parameters:    Size  Location     Type
   578 ;;  rs              2    2[COMMON] int 
   579 ;;  data            1    4[COMMON] unsigned char 
   580 ;; Auto vars:     Size  Location     Type
   581 ;;		None
   582 ;; Return value:  Size  Location     Type
   583 ;;                  1    wreg      void 
   584 ;; Registers used:
   585 ;;		wreg, status,2, status,0, pclath, cstack
   586 ;; Tracked objects:
   587 ;;		On entry : 0/0
   588 ;;		On exit  : 0/0
   589 ;;		Unchanged: 0/0
   590 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   591 ;;      Params:         3       0       0       0       0
   592 ;;      Locals:         0       0       0       0       0
   593 ;;      Temps:          0       0       0       0       0
   594 ;;      Totals:         3       0       0       0       0
   595 ;;Total ram usage:        3 bytes
   596 ;; Hardware stack levels used: 1
   597 ;; Hardware stack levels required when called: 2
   598 ;; This function calls:
   599 ;;		_enable
   600 ;; This function is called by:
   601 ;;		_main
   602 ;;		_slave_in
   603 ;; This function uses a non-reentrant model
   604 ;;
   605                           
   606     071D                     _lcd:	
   607                           ;psect for function _lcd
   608                           
   609     071D                     l755:	
   610                           ;incstack = 0
   611                           ; Regs used in _lcd: [wreg+status,2+status,0+pclath+cstack]
   612                           
   613                           
   614                           ;slave4_1.c: 35: void lcd(int rs,char data);slave4_1.c: 36: {;slave4_1.c: 37:     RE0=rs
      +                          ;
   615     071D  1872               	btfsc	lcd@rs,0
   616     071E  2F20               	goto	u91
   617     071F  2F24               	goto	u90
   618     0720                     u91:
   619     0720  1283               	bcf	3,5	;RP0=0, select bank0
   620     0721  1303               	bcf	3,6	;RP1=0, select bank0
   621     0722  1409               	bsf	9,0	;volatile
   622     0723  2F27               	goto	u104
   623     0724                     u90:
   624     0724  1283               	bcf	3,5	;RP0=0, select bank0
   625     0725  1303               	bcf	3,6	;RP1=0, select bank0
   626     0726  1009               	bcf	9,0	;volatile
   627     0727                     u104:
   628     0727                     l757:
   629                           
   630                           ;slave4_1.c: 38:     PORTD=data;
   631     0727  0874               	movf	lcd@data,w
   632     0728  0088               	movwf	8	;volatile
   633     0729                     l759:
   634                           
   635                           ;slave4_1.c: 39:     enable();
   636     0729  120A  118A  2756  120A  118A  	fcall	_enable
   637     072E                     l50:
   638     072E  0008               	return
   639     072F                     __end_of_lcd:
   640                           
   641                           	psect	text2
   642     0756                     __ptext2:	
   643 ;; *************** function _enable *****************
   644 ;; Defined at:
   645 ;;		line 28 in file "slave4_1.c"
   646 ;; Parameters:    Size  Location     Type
   647 ;;		None
   648 ;; Auto vars:     Size  Location     Type
   649 ;;		None
   650 ;; Return value:  Size  Location     Type
   651 ;;                  1    wreg      void 
   652 ;; Registers used:
   653 ;;		wreg, status,2, status,0, pclath, cstack
   654 ;; Tracked objects:
   655 ;;		On entry : 0/0
   656 ;;		On exit  : 0/0
   657 ;;		Unchanged: 0/0
   658 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   659 ;;      Params:         0       0       0       0       0
   660 ;;      Locals:         0       0       0       0       0
   661 ;;      Temps:          0       0       0       0       0
   662 ;;      Totals:         0       0       0       0       0
   663 ;;Total ram usage:        0 bytes
   664 ;; Hardware stack levels used: 1
   665 ;; Hardware stack levels required when called: 1
   666 ;; This function calls:
   667 ;;		_delay
   668 ;; This function is called by:
   669 ;;		_lcd
   670 ;; This function uses a non-reentrant model
   671 ;;
   672                           
   673     0756                     _enable:	
   674                           ;psect for function _enable
   675                           
   676     0756                     l749:	
   677                           ;incstack = 0
   678                           ; Regs used in _enable: [wreg+status,2+status,0+pclath+cstack]
   679                           
   680                           
   681                           ;slave4_1.c: 30:     RE1=1;
   682     0756  1283               	bcf	3,5	;RP0=0, select bank0
   683     0757  1303               	bcf	3,6	;RP1=0, select bank0
   684     0758  1489               	bsf	9,1	;volatile
   685     0759                     l751:
   686                           
   687                           ;slave4_1.c: 31:     delay(10);
   688     0759  300A               	movlw	10
   689     075A  00F0               	movwf	delay@t
   690     075B  3000               	movlw	0
   691     075C  00F1               	movwf	delay@t+1
   692     075D  120A  118A  270E  120A  118A  	fcall	_delay
   693     0762                     l753:
   694                           
   695                           ;slave4_1.c: 32:     RE1=0;
   696     0762  1283               	bcf	3,5	;RP0=0, select bank0
   697     0763  1303               	bcf	3,6	;RP1=0, select bank0
   698     0764  1089               	bcf	9,1	;volatile
   699                           
   700                           ;slave4_1.c: 33:     delay(10);
   701     0765  300A               	movlw	10
   702     0766  00F0               	movwf	delay@t
   703     0767  3000               	movlw	0
   704     0768  00F1               	movwf	delay@t+1
   705     0769  120A  118A  270E  120A  118A  	fcall	_delay
   706     076E                     l47:
   707     076E  0008               	return
   708     076F                     __end_of_enable:
   709                           
   710                           	psect	text3
   711     070E                     __ptext3:	
   712 ;; *************** function _delay *****************
   713 ;; Defined at:
   714 ;;		line 24 in file "slave4_1.c"
   715 ;; Parameters:    Size  Location     Type
   716 ;;  t               2    0[COMMON] unsigned int 
   717 ;; Auto vars:     Size  Location     Type
   718 ;;		None
   719 ;; Return value:  Size  Location     Type
   720 ;;                  1    wreg      void 
   721 ;; Registers used:
   722 ;;		wreg, status,2, status,0
   723 ;; Tracked objects:
   724 ;;		On entry : 0/0
   725 ;;		On exit  : 0/0
   726 ;;		Unchanged: 0/0
   727 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   728 ;;      Params:         2       0       0       0       0
   729 ;;      Locals:         0       0       0       0       0
   730 ;;      Temps:          0       0       0       0       0
   731 ;;      Totals:         2       0       0       0       0
   732 ;;Total ram usage:        2 bytes
   733 ;; Hardware stack levels used: 1
   734 ;; This function calls:
   735 ;;		Nothing
   736 ;; This function is called by:
   737 ;;		_enable
   738 ;;		_main
   739 ;;		_slave_out
   740 ;; This function uses a non-reentrant model
   741 ;;
   742                           
   743     070E                     _delay:	
   744                           ;psect for function _delay
   745                           
   746     070E                     l745:	
   747                           ;incstack = 0
   748                           ; Regs used in _delay: [wreg+status,2+status,0]
   749                           
   750     070E                     l747:	
   751                           ;slave4_1.c: 24: void delay(unsigned int t);slave4_1.c: 25: {;slave4_1.c: 26:     while(
      +                          t--);
   752                           
   753     070E  3001               	movlw	1
   754     070F  02F0               	subwf	delay@t,f
   755     0710  3000               	movlw	0
   756     0711  1C03               	skipc
   757     0712  03F1               	decf	delay@t+1,f
   758     0713  02F1               	subwf	delay@t+1,f
   759     0714  0A70               	incf	delay@t,w
   760     0715  1D03               	skipz
   761     0716  2F1B               	goto	u81
   762     0717  0A71               	incf	delay@t+1,w
   763     0718  1D03               	btfss	3,2
   764     0719  2F1B               	goto	u81
   765     071A  2F1C               	goto	u80
   766     071B                     u81:
   767     071B  2F0E               	goto	l747
   768     071C                     u80:
   769     071C                     l44:
   770     071C  0008               	return
   771     071D                     __end_of_delay:
   772     007E                     btemp	set	126	;btemp
   773     007E                     wtemp0	set	126
   774                           
   775                           	psect	idloc
   776                           
   777                           ;Config register IDLOC0 @ 0x2000
   778                           ;	unspecified, using default values
   779     2000                     	org	8192
   780     2000  3FFF               	dw	16383
   781                           
   782                           ;Config register IDLOC1 @ 0x2001
   783                           ;	unspecified, using default values
   784     2001                     	org	8193
   785     2001  3FFF               	dw	16383
   786                           
   787                           ;Config register IDLOC2 @ 0x2002
   788                           ;	unspecified, using default values
   789     2002                     	org	8194
   790     2002  3FFF               	dw	16383
   791                           
   792                           ;Config register IDLOC3 @ 0x2003
   793                           ;	unspecified, using default values
   794     2003                     	org	8195
   795     2003  3FFF               	dw	16383
   796                           
   797                           	psect	config
   798                           
   799                           ;Config register CONFIG1 @ 0x2007
   800                           ;	Oscillator Selection bits
   801                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   802                           ;	Watchdog Timer Enable bit
   803                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   804                           ;	Power-up Timer Enable bit
   805                           ;	PWRTE = ON, PWRT enabled
   806                           ;	RE3/MCLR pin function select bit
   807                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   808                           ;	Code Protection bit
   809                           ;	CP = OFF, Program memory code protection is disabled
   810                           ;	Data Code Protection bit
   811                           ;	CPD = OFF, Data memory code protection is disabled
   812                           ;	Brown Out Reset Selection bits
   813                           ;	BOREN = OFF, BOR disabled
   814                           ;	Internal External Switchover bit
   815                           ;	IESO = ON, Internal/External Switchover mode is enabled
   816                           ;	Fail-Safe Clock Monitor Enabled bit
   817                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   818                           ;	Low Voltage Programming Enable bit
   819                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   820                           ;	In-Circuit Debugger Mode bit
   821                           ;	DEBUG = 0x1, unprogrammed default
   822     2007                     	org	8199
   823     2007  2CE4               	dw	11492
   824                           
   825                           ;Config register CONFIG2 @ 0x2008
   826                           ;	Brown-out Reset Selection bit
   827                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   828                           ;	Flash Program Memory Self Write Enable bits
   829                           ;	WRT = OFF, Write protection off
   830     2008                     	org	8200
   831     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        20
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      7       9
    BANK0            80      0      20
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_lcd
    _enable->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    1524
                                              5 COMMON     2     2      0
                              _delay
                                _lcd
 ---------------------------------------------------------------------------------
 (1) _lcd                                                  3     0      3    1130
                                              2 COMMON     3     0      3
                             _enable
 ---------------------------------------------------------------------------------
 (2) _enable                                               0     0      0     326
                              _delay
 ---------------------------------------------------------------------------------
 (3) _delay                                                2     0      2     326
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay
   _lcd
     _enable
       _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BANK3               60      0       0       9        0.0%
BITBANK3            60      0       0       8        0.0%
SFR3                 0      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
BANK2               60      0       0      11        0.0%
BITBANK2            60      0       0      10        0.0%
SFR2                 0      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
BANK1               50      0       0       7        0.0%
BITBANK1            50      0       0       6        0.0%
SFR1                 0      0       0       2        0.0%
BITSFR1              0      0       0       2        0.0%
BANK0               50      0      14       5       25.0%
BITBANK0            50      0       0       4        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR0              0      0       0       1        0.0%
COMMON               E      7       9       1       64.3%
BITCOMMON            E      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
DATA                 0      0      1D      12        0.0%
ABS                  0      0      1D       3        0.0%
NULL                 0      0       0       0        0.0%
STACK                0      0       0       2        0.0%
EEDATA             100      0       0       0        0.0%


Microchip Technology PIC Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Jun 19 13:06:47 2025

                      pc 0002                       l50 072E                       l44 071C  
                     l47 076E                       u80 071C                       u81 071B  
                     u90 0724                       u91 0720                       _ch 0020  
                     fsr 0004                      l801 07A8                      l811 07BC  
                    l803 07B2                      l821 07DB                      l813 07C5  
                    l751 0759                      l815 07C9                      l745 070E  
                    l753 0762                      l817 07CA                      l809 07B4  
                    l747 070E                      l755 071D                      l819 07D5  
                    l749 0756                      l757 0727                      l781 0772  
                    l759 0729                      l791 0786                      l783 0776  
                    l793 0789                      l785 077D                      l795 078D  
                    l787 0780                      l779 076F                      l797 0794  
                    l789 0783                      l799 079E                      _RE0 0048  
                    _RE1 0049                      u104 0727                      u140 07E8  
                    u141 07E7                      u145 07E4                      _dat 0077  
                    _chr 0078                      _lcd 071D                      fsr0 0004  
                    indf 0000                     ?_lcd 0072                     _main 076F  
                   btemp 007E                     start 0000                    ??_lcd 0075  
                  ?_main 0070                    _ANSEL 0188                    _PORTA 0005  
                  _PORTC 0007                    _PORTD 0008                    _PORTE 0009  
                  _TRISA 0085                    _TRISC 0087                    _TRISD 0088  
                  _TRISE 0089                    _SSPIF 0063                    _delay 070E  
                  lcd@rs 0072                    main@j 0075                    pclath 000A  
                  status 0003                    wtemp0 007E          __initialization 07EC  
           __end_of_main 07EC                   ??_main 0075                   ?_delay 0070  
                 _ANSELH 0189                   _SSPBUF 0013                   _SSPCON 0014  
                 _enable 0756                   delay@t 0070  __end_of__initialization 07FC  
         __pcstackCOMMON 0070             __pidataBANK0 0742            __end_of_delay 071D  
                ??_delay 0072               __pmaintext 076F                  ?_enable 0070  
                _SSPSTAT 0094                  __ptext1 071D                  __ptext2 0756  
                __ptext3 070E                  lcd@data 0074     end_of_initialization 07FC  
         __end_of_enable 076F      start_initialization 07EC              __end_of_lcd 072F  
             init_fetch0 072F                 ??_enable 0072              __pdataBANK0 0020  
            __pbssCOMMON 0077                ___latbits 0002                 init_ram0 0733  
