

================================================================
== Vitis HLS Report for 'load_one_time_weights'
================================================================
* Date:           Wed Jul 31 17:02:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   147671|   147671|  1.477 ms|  1.477 ms|  147671|  147671|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                         |                                                                               |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                         Instance                                        |                                     Module                                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88                          |load_one_time_weights_Pipeline_ln13_for_block_dim_out                          |      202|      202|  2.020 us|  2.020 us|     202|     202|       no|
        |grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99  |load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l  |   147466|   147466|  1.475 ms|  1.475 ms|  147466|  147466|       no|
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     174|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    8291|   25915|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     208|    -|
|Register         |        -|     -|      91|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    8382|   26297|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       3|      22|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                         Instance                                        |                                     Module                                    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88                          |load_one_time_weights_Pipeline_ln13_for_block_dim_out                          |        0|   0|  2694|   8615|    0|
    |grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99  |load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l  |        0|   0|  5597|  17300|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                                    |                                                                               |        0|   0|  8291|  25915|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_10_fu_200_p2  |         +|   0|  0|  12|           5|           5|
    |add_ln29_11_fu_206_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln29_12_fu_212_p2  |         +|   0|  0|  12|           5|           4|
    |add_ln29_13_fu_218_p2  |         +|   0|  0|  12|           5|           3|
    |add_ln29_1_fu_140_p2   |         +|   0|  0|  12|           5|           3|
    |add_ln29_2_fu_146_p2   |         +|   0|  0|  12|           5|           3|
    |add_ln29_3_fu_152_p2   |         +|   0|  0|  12|           5|           4|
    |add_ln29_4_fu_158_p2   |         +|   0|  0|  12|           5|           4|
    |add_ln29_5_fu_164_p2   |         +|   0|  0|  12|           5|           4|
    |add_ln29_6_fu_170_p2   |         +|   0|  0|  12|           5|           4|
    |add_ln29_7_fu_182_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln29_8_fu_188_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln29_9_fu_194_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln29_fu_134_p2     |         +|   0|  0|  12|           5|           2|
    |xor_ln29_fu_176_p2     |       xor|   0|  0|   6|           5|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 174|          75|          61|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  26|          5|    1|          5|
    |m_axi_weights_ARADDR    |  14|          3|   64|        192|
    |m_axi_weights_ARBURST   |  14|          3|    2|          6|
    |m_axi_weights_ARCACHE   |  14|          3|    4|         12|
    |m_axi_weights_ARID      |  14|          3|    1|          3|
    |m_axi_weights_ARLEN     |  14|          3|   32|         96|
    |m_axi_weights_ARLOCK    |  14|          3|    2|          6|
    |m_axi_weights_ARPROT    |  14|          3|    3|          9|
    |m_axi_weights_ARQOS     |  14|          3|    4|         12|
    |m_axi_weights_ARREGION  |  14|          3|    4|         12|
    |m_axi_weights_ARSIZE    |  14|          3|    3|          9|
    |m_axi_weights_ARUSER    |  14|          3|    1|          3|
    |m_axi_weights_ARVALID   |  14|          3|    1|          3|
    |m_axi_weights_RREADY    |  14|          3|    1|          3|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 208|         44|  123|        371|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                 Name                                                 | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                             |  4|   0|    4|          0|
    |grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88_ap_start_reg                          |  1|   0|    1|          0|
    |grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99_ap_start_reg  |  1|   0|    1|          0|
    |shl_ln38_10_reg_450                                                                                   |  5|   0|    8|          3|
    |shl_ln38_11_reg_455                                                                                   |  5|   0|    8|          3|
    |shl_ln38_12_reg_460                                                                                   |  5|   0|    8|          3|
    |shl_ln38_13_reg_465                                                                                   |  5|   0|    8|          3|
    |shl_ln38_14_reg_470                                                                                   |  5|   0|    8|          3|
    |shl_ln38_1_reg_400                                                                                    |  5|   0|    8|          3|
    |shl_ln38_2_reg_405                                                                                    |  5|   0|    8|          3|
    |shl_ln38_3_reg_410                                                                                    |  5|   0|    8|          3|
    |shl_ln38_4_reg_415                                                                                    |  5|   0|    8|          3|
    |shl_ln38_5_reg_420                                                                                    |  5|   0|    8|          3|
    |shl_ln38_6_reg_425                                                                                    |  5|   0|    8|          3|
    |shl_ln38_7_reg_430                                                                                    |  5|   0|    8|          3|
    |shl_ln38_8_reg_435                                                                                    |  5|   0|    8|          3|
    |shl_ln38_9_reg_440                                                                                    |  5|   0|    8|          3|
    |shl_ln38_s_reg_445                                                                                    |  5|   0|    8|          3|
    |shl_ln_reg_395                                                                                        |  5|   0|    8|          3|
    |trunc_ln16_reg_385                                                                                    |  5|   0|    5|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                 | 91|   0|  139|         48|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+--------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+------------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                        |   in|     1|  ap_ctrl_hs|     load_one_time_weights|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|     load_one_time_weights|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|     load_one_time_weights|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|     load_one_time_weights|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|     load_one_time_weights|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|     load_one_time_weights|  return value|
|m_axi_weights_AWVALID         |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_AWREADY         |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_AWADDR          |  out|    64|       m_axi|                   weights|       pointer|
|m_axi_weights_AWID            |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_AWLEN           |  out|    32|       m_axi|                   weights|       pointer|
|m_axi_weights_AWSIZE          |  out|     3|       m_axi|                   weights|       pointer|
|m_axi_weights_AWBURST         |  out|     2|       m_axi|                   weights|       pointer|
|m_axi_weights_AWLOCK          |  out|     2|       m_axi|                   weights|       pointer|
|m_axi_weights_AWCACHE         |  out|     4|       m_axi|                   weights|       pointer|
|m_axi_weights_AWPROT          |  out|     3|       m_axi|                   weights|       pointer|
|m_axi_weights_AWQOS           |  out|     4|       m_axi|                   weights|       pointer|
|m_axi_weights_AWREGION        |  out|     4|       m_axi|                   weights|       pointer|
|m_axi_weights_AWUSER          |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_WVALID          |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_WREADY          |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_WDATA           |  out|   256|       m_axi|                   weights|       pointer|
|m_axi_weights_WSTRB           |  out|    32|       m_axi|                   weights|       pointer|
|m_axi_weights_WLAST           |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_WID             |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_WUSER           |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_ARVALID         |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_ARREADY         |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_ARADDR          |  out|    64|       m_axi|                   weights|       pointer|
|m_axi_weights_ARID            |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_ARLEN           |  out|    32|       m_axi|                   weights|       pointer|
|m_axi_weights_ARSIZE          |  out|     3|       m_axi|                   weights|       pointer|
|m_axi_weights_ARBURST         |  out|     2|       m_axi|                   weights|       pointer|
|m_axi_weights_ARLOCK          |  out|     2|       m_axi|                   weights|       pointer|
|m_axi_weights_ARCACHE         |  out|     4|       m_axi|                   weights|       pointer|
|m_axi_weights_ARPROT          |  out|     3|       m_axi|                   weights|       pointer|
|m_axi_weights_ARQOS           |  out|     4|       m_axi|                   weights|       pointer|
|m_axi_weights_ARREGION        |  out|     4|       m_axi|                   weights|       pointer|
|m_axi_weights_ARUSER          |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_RVALID          |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_RREADY          |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_RDATA           |   in|   256|       m_axi|                   weights|       pointer|
|m_axi_weights_RLAST           |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_RID             |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_RFIFONUM        |   in|     9|       m_axi|                   weights|       pointer|
|m_axi_weights_RUSER           |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_RRESP           |   in|     2|       m_axi|                   weights|       pointer|
|m_axi_weights_BVALID          |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_BREADY          |  out|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_BRESP           |   in|     2|       m_axi|                   weights|       pointer|
|m_axi_weights_BID             |   in|     1|       m_axi|                   weights|       pointer|
|m_axi_weights_BUSER           |   in|     1|       m_axi|                   weights|       pointer|
|patch_embed_bias_load         |   in|    64|     ap_none|     patch_embed_bias_load|        scalar|
|patch_embed_weights_load      |   in|    64|     ap_none|  patch_embed_weights_load|        scalar|
|patch_embed_bias_address0     |  out|     5|   ap_memory|          patch_embed_bias|         array|
|patch_embed_bias_ce0          |  out|     1|   ap_memory|          patch_embed_bias|         array|
|patch_embed_bias_we0          |  out|     1|   ap_memory|          patch_embed_bias|         array|
|patch_embed_bias_d0           |  out|   128|   ap_memory|          patch_embed_bias|         array|
|patch_embed_weights_address0  |  out|    11|   ap_memory|       patch_embed_weights|         array|
|patch_embed_weights_ce0       |  out|     1|   ap_memory|       patch_embed_weights|         array|
|patch_embed_weights_we0       |  out|     1|   ap_memory|       patch_embed_weights|         array|
|patch_embed_weights_d0        |  out|  2048|   ap_memory|       patch_embed_weights|         array|
|attn_scale_V                  |  out|    20|      ap_vld|              attn_scale_V|       pointer|
|attn_scale_V_ap_vld           |  out|     1|      ap_vld|              attn_scale_V|       pointer|
|norm_eps_V                    |  out|     3|      ap_vld|                norm_eps_V|       pointer|
|norm_eps_V_ap_vld             |  out|     1|      ap_vld|                norm_eps_V|       pointer|
+------------------------------+-----+------+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%patch_embed_bias_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %patch_embed_bias_load" [Deit_cpp/src/ViT.cpp:6]   --->   Operation 5 'read' 'patch_embed_bias_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %patch_embed_bias_load_read" [Deit_cpp/src/ViT.cpp:16]   --->   Operation 6 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.08ns)   --->   "%call_ln6 = call void @load_one_time_weights_Pipeline__ln13_for_block_dim_out, i64 %patch_embed_bias_load_read, i256 %weights, i5 %trunc_ln16, i128 %patch_embed_bias" [Deit_cpp/src/ViT.cpp:6]   --->   Operation 7 'call' 'call_ln6' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln6 = call void @load_one_time_weights_Pipeline__ln13_for_block_dim_out, i64 %patch_embed_bias_load_read, i256 %weights, i5 %trunc_ln16, i128 %patch_embed_bias" [Deit_cpp/src/ViT.cpp:6]   --->   Operation 8 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%patch_embed_weights_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %patch_embed_weights_load" [Deit_cpp/src/ViT.cpp:6]   --->   Operation 9 'read' 'patch_embed_weights_load_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %patch_embed_weights_load_read" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 10 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.78ns)   --->   "%add_ln29 = add i5 %trunc_ln29, i5 2" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 11 'add' 'add_ln29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln29_1 = add i5 %trunc_ln29, i5 4" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 12 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 13 [1/1] (0.78ns)   --->   "%add_ln29_2 = add i5 %trunc_ln29, i5 6" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 13 'add' 'add_ln29_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln29_3 = add i5 %trunc_ln29, i5 8" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 14 'add' 'add_ln29_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln29_4 = add i5 %trunc_ln29, i5 10" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 15 'add' 'add_ln29_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln29_5 = add i5 %trunc_ln29, i5 12" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 16 'add' 'add_ln29_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln29_6 = add i5 %trunc_ln29, i5 14" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 17 'add' 'add_ln29_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.19ns)   --->   "%xor_ln29 = xor i5 %trunc_ln29, i5 16" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 18 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln29_7 = add i5 %trunc_ln29, i5 18" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 19 'add' 'add_ln29_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln29_8 = add i5 %trunc_ln29, i5 20" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 20 'add' 'add_ln29_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln29_9 = add i5 %trunc_ln29, i5 22" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 21 'add' 'add_ln29_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln29_10 = add i5 %trunc_ln29, i5 24" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 22 'add' 'add_ln29_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln29_11 = add i5 %trunc_ln29, i5 26" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 23 'add' 'add_ln29_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln29_12 = add i5 %trunc_ln29, i5 28" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 24 'add' 'add_ln29_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln29_13 = add i5 %trunc_ln29, i5 30" [Deit_cpp/src/ViT.cpp:29]   --->   Operation 25 'add' 'add_ln29_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln29, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln38_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 27 'bitconcatenate' 'shl_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln38_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_1, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 28 'bitconcatenate' 'shl_ln38_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln38_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_2, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 29 'bitconcatenate' 'shl_ln38_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln38_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_3, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 30 'bitconcatenate' 'shl_ln38_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln38_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_4, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 31 'bitconcatenate' 'shl_ln38_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln38_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_5, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 32 'bitconcatenate' 'shl_ln38_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln38_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_6, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 33 'bitconcatenate' 'shl_ln38_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln38_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %xor_ln29, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 34 'bitconcatenate' 'shl_ln38_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln38_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_7, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 35 'bitconcatenate' 'shl_ln38_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln38_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_8, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 36 'bitconcatenate' 'shl_ln38_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln38_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_9, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 37 'bitconcatenate' 'shl_ln38_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln38_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_10, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 38 'bitconcatenate' 'shl_ln38_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln38_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_11, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 39 'bitconcatenate' 'shl_ln38_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln38_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_12, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 40 'bitconcatenate' 'shl_ln38_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln38_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln29_13, i3 0" [Deit_cpp/src/ViT.cpp:38]   --->   Operation 41 'bitconcatenate' 'shl_ln38_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln6 = call void @load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l, i64 %patch_embed_weights_load_read, i256 %weights, i8 %shl_ln, i8 %shl_ln38_1, i8 %shl_ln38_2, i8 %shl_ln38_3, i8 %shl_ln38_4, i8 %shl_ln38_5, i8 %shl_ln38_6, i8 %shl_ln38_7, i8 %shl_ln38_8, i8 %shl_ln38_9, i8 %shl_ln38_s, i8 %shl_ln38_10, i8 %shl_ln38_11, i8 %shl_ln38_12, i8 %shl_ln38_13, i8 %shl_ln38_14, i2048 %patch_embed_weights" [Deit_cpp/src/ViT.cpp:6]   --->   Operation 42 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln6 = call void @load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l, i64 %patch_embed_weights_load_read, i256 %weights, i8 %shl_ln, i8 %shl_ln38_1, i8 %shl_ln38_2, i8 %shl_ln38_3, i8 %shl_ln38_4, i8 %shl_ln38_5, i8 %shl_ln38_6, i8 %shl_ln38_7, i8 %shl_ln38_8, i8 %shl_ln38_9, i8 %shl_ln38_s, i8 %shl_ln38_10, i8 %shl_ln38_11, i8 %shl_ln38_12, i8 %shl_ln38_13, i8 %shl_ln38_14, i2048 %patch_embed_weights" [Deit_cpp/src/ViT.cpp:6]   --->   Operation 44 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln59 = store i20 524288, i20 %attn_scale_V" [Deit_cpp/src/ViT.cpp:59]   --->   Operation 45 'store' 'store_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln60 = store i3 4, i3 %norm_eps_V" [Deit_cpp/src/ViT.cpp:60]   --->   Operation 46 'store' 'store_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [Deit_cpp/src/ViT.cpp:61]   --->   Operation 47 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ patch_embed_bias_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_weights_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ patch_embed_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ attn_scale_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ norm_eps_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
patch_embed_bias_load_read    (read          ) [ 00100]
trunc_ln16                    (trunc         ) [ 00100]
call_ln6                      (call          ) [ 00000]
patch_embed_weights_load_read (read          ) [ 00001]
trunc_ln29                    (trunc         ) [ 00000]
add_ln29                      (add           ) [ 00000]
add_ln29_1                    (add           ) [ 00000]
add_ln29_2                    (add           ) [ 00000]
add_ln29_3                    (add           ) [ 00000]
add_ln29_4                    (add           ) [ 00000]
add_ln29_5                    (add           ) [ 00000]
add_ln29_6                    (add           ) [ 00000]
xor_ln29                      (xor           ) [ 00000]
add_ln29_7                    (add           ) [ 00000]
add_ln29_8                    (add           ) [ 00000]
add_ln29_9                    (add           ) [ 00000]
add_ln29_10                   (add           ) [ 00000]
add_ln29_11                   (add           ) [ 00000]
add_ln29_12                   (add           ) [ 00000]
add_ln29_13                   (add           ) [ 00000]
shl_ln                        (bitconcatenate) [ 00001]
shl_ln38_1                    (bitconcatenate) [ 00001]
shl_ln38_2                    (bitconcatenate) [ 00001]
shl_ln38_3                    (bitconcatenate) [ 00001]
shl_ln38_4                    (bitconcatenate) [ 00001]
shl_ln38_5                    (bitconcatenate) [ 00001]
shl_ln38_6                    (bitconcatenate) [ 00001]
shl_ln38_7                    (bitconcatenate) [ 00001]
shl_ln38_8                    (bitconcatenate) [ 00001]
shl_ln38_9                    (bitconcatenate) [ 00001]
shl_ln38_s                    (bitconcatenate) [ 00001]
shl_ln38_10                   (bitconcatenate) [ 00001]
shl_ln38_11                   (bitconcatenate) [ 00001]
shl_ln38_12                   (bitconcatenate) [ 00001]
shl_ln38_13                   (bitconcatenate) [ 00001]
shl_ln38_14                   (bitconcatenate) [ 00001]
specinterface_ln0             (specinterface ) [ 00000]
call_ln6                      (call          ) [ 00000]
store_ln59                    (store         ) [ 00000]
store_ln60                    (store         ) [ 00000]
ret_ln61                      (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patch_embed_bias_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_bias_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patch_embed_weights_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_weights_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="patch_embed_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="patch_embed_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_weights"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="attn_scale_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_scale_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="norm_eps_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_eps_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_one_time_weights_Pipeline__ln13_for_block_dim_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_one_time_weights_Pipeline__ln29_for_each_channel__ln33_for_block_dim_out__l"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="patch_embed_bias_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patch_embed_bias_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="patch_embed_weights_load_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patch_embed_weights_load_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="256" slack="0"/>
<pin id="92" dir="0" index="3" bw="5" slack="0"/>
<pin id="93" dir="0" index="4" bw="128" slack="0"/>
<pin id="94" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="256" slack="0"/>
<pin id="103" dir="0" index="3" bw="8" slack="0"/>
<pin id="104" dir="0" index="4" bw="8" slack="0"/>
<pin id="105" dir="0" index="5" bw="8" slack="0"/>
<pin id="106" dir="0" index="6" bw="8" slack="0"/>
<pin id="107" dir="0" index="7" bw="8" slack="0"/>
<pin id="108" dir="0" index="8" bw="8" slack="0"/>
<pin id="109" dir="0" index="9" bw="8" slack="0"/>
<pin id="110" dir="0" index="10" bw="8" slack="0"/>
<pin id="111" dir="0" index="11" bw="8" slack="0"/>
<pin id="112" dir="0" index="12" bw="8" slack="0"/>
<pin id="113" dir="0" index="13" bw="8" slack="0"/>
<pin id="114" dir="0" index="14" bw="8" slack="0"/>
<pin id="115" dir="0" index="15" bw="8" slack="0"/>
<pin id="116" dir="0" index="16" bw="8" slack="0"/>
<pin id="117" dir="0" index="17" bw="8" slack="0"/>
<pin id="118" dir="0" index="18" bw="8" slack="0"/>
<pin id="119" dir="0" index="19" bw="2048" slack="0"/>
<pin id="120" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln16_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln29_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln29_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln29_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln29_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln29_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln29_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln29_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln29_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln29_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln29_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_7/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln29_8_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_8/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln29_9_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_9/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln29_10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_10/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln29_11_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_11/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln29_12_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_12/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln29_13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="2" slack="0"/>
<pin id="221" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_13/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shl_ln38_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="5" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln38_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_2/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln38_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_3/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln38_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_4/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shl_ln38_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_5/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln38_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_6/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln38_7_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_7/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln38_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_8/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shl_ln38_9_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_9/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln38_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_s/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln38_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_10/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln38_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_11/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="shl_ln38_12_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_12/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln38_13_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_13/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shl_ln38_14_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln38_14/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln59_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="20" slack="0"/>
<pin id="370" dir="0" index="1" bw="20" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln60_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="patch_embed_bias_load_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patch_embed_bias_load_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln16_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="390" class="1005" name="patch_embed_weights_load_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patch_embed_weights_load_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="shl_ln_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="400" class="1005" name="shl_ln38_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="shl_ln38_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="shl_ln38_3_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="shl_ln38_4_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_4 "/>
</bind>
</comp>

<comp id="420" class="1005" name="shl_ln38_5_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_5 "/>
</bind>
</comp>

<comp id="425" class="1005" name="shl_ln38_6_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_6 "/>
</bind>
</comp>

<comp id="430" class="1005" name="shl_ln38_7_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_7 "/>
</bind>
</comp>

<comp id="435" class="1005" name="shl_ln38_8_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_8 "/>
</bind>
</comp>

<comp id="440" class="1005" name="shl_ln38_9_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="1"/>
<pin id="442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_9 "/>
</bind>
</comp>

<comp id="445" class="1005" name="shl_ln38_s_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_s "/>
</bind>
</comp>

<comp id="450" class="1005" name="shl_ln38_10_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_10 "/>
</bind>
</comp>

<comp id="455" class="1005" name="shl_ln38_11_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_11 "/>
</bind>
</comp>

<comp id="460" class="1005" name="shl_ln38_12_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_12 "/>
</bind>
</comp>

<comp id="465" class="1005" name="shl_ln38_13_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_13 "/>
</bind>
</comp>

<comp id="470" class="1005" name="shl_ln38_14_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="1"/>
<pin id="472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln38_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="76" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="122"><net_src comp="82" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="99" pin=19"/></net>

<net id="128"><net_src comp="76" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="133"><net_src comp="82" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="130" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="130" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="130" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="130" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="130" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="130" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="130" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="130" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="130" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="130" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="130" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="130" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="130" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="130" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="130" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="99" pin=3"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="134" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="99" pin=4"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="140" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="99" pin=5"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="146" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="99" pin=6"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="152" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="99" pin=7"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="158" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="99" pin=8"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="164" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="99" pin=9"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="170" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="99" pin=10"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="176" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="99" pin=11"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="182" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="99" pin=12"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="188" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="99" pin=13"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="194" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="99" pin=14"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="200" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="99" pin=15"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="206" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="99" pin=16"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="212" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="50" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="99" pin=17"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="218" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="99" pin=18"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="10" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="74" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="76" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="388"><net_src comp="125" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="393"><net_src comp="82" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="398"><net_src comp="224" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="403"><net_src comp="233" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="408"><net_src comp="242" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="413"><net_src comp="251" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="99" pin=6"/></net>

<net id="418"><net_src comp="260" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="99" pin=7"/></net>

<net id="423"><net_src comp="269" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="99" pin=8"/></net>

<net id="428"><net_src comp="278" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="99" pin=9"/></net>

<net id="433"><net_src comp="287" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="99" pin=10"/></net>

<net id="438"><net_src comp="296" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="99" pin=11"/></net>

<net id="443"><net_src comp="305" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="99" pin=12"/></net>

<net id="448"><net_src comp="314" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="99" pin=13"/></net>

<net id="453"><net_src comp="323" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="99" pin=14"/></net>

<net id="458"><net_src comp="332" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="99" pin=15"/></net>

<net id="463"><net_src comp="341" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="99" pin=16"/></net>

<net id="468"><net_src comp="350" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="99" pin=17"/></net>

<net id="473"><net_src comp="359" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="99" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights | {}
	Port: patch_embed_bias | {1 2 }
	Port: patch_embed_weights | {3 4 }
	Port: attn_scale_V | {4 }
	Port: norm_eps_V | {4 }
 - Input state : 
	Port: load_one_time_weights : weights | {1 2 3 4 }
	Port: load_one_time_weights : patch_embed_bias_load | {1 }
	Port: load_one_time_weights : patch_embed_weights_load | {3 }
	Port: load_one_time_weights : patch_embed_bias | {}
	Port: load_one_time_weights : patch_embed_weights | {}
	Port: load_one_time_weights : attn_scale_V | {}
	Port: load_one_time_weights : norm_eps_V | {}
  - Chain level:
	State 1
		call_ln6 : 1
	State 2
	State 3
		add_ln29 : 1
		add_ln29_1 : 1
		add_ln29_2 : 1
		add_ln29_3 : 1
		add_ln29_4 : 1
		add_ln29_5 : 1
		add_ln29_6 : 1
		xor_ln29 : 1
		add_ln29_7 : 1
		add_ln29_8 : 1
		add_ln29_9 : 1
		add_ln29_10 : 1
		add_ln29_11 : 1
		add_ln29_12 : 1
		add_ln29_13 : 1
		shl_ln : 1
		shl_ln38_1 : 2
		shl_ln38_2 : 2
		shl_ln38_3 : 2
		shl_ln38_4 : 2
		shl_ln38_5 : 2
		shl_ln38_6 : 2
		shl_ln38_7 : 2
		shl_ln38_8 : 1
		shl_ln38_9 : 2
		shl_ln38_s : 2
		shl_ln38_10 : 2
		shl_ln38_11 : 2
		shl_ln38_12 : 2
		shl_ln38_13 : 2
		shl_ln38_14 : 2
		call_ln6 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                     Functional Unit                                     |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   call   |             grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88             |  3.416  |   4791  |   8372  |
|          | grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  6.832  |  13693  |  17117  |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     add_ln29_fu_134                                     |    0    |    0    |    12   |
|          |                                    add_ln29_1_fu_140                                    |    0    |    0    |    12   |
|          |                                    add_ln29_2_fu_146                                    |    0    |    0    |    12   |
|          |                                    add_ln29_3_fu_152                                    |    0    |    0    |    12   |
|          |                                    add_ln29_4_fu_158                                    |    0    |    0    |    12   |
|          |                                    add_ln29_5_fu_164                                    |    0    |    0    |    12   |
|    add   |                                    add_ln29_6_fu_170                                    |    0    |    0    |    12   |
|          |                                    add_ln29_7_fu_182                                    |    0    |    0    |    12   |
|          |                                    add_ln29_8_fu_188                                    |    0    |    0    |    12   |
|          |                                    add_ln29_9_fu_194                                    |    0    |    0    |    12   |
|          |                                    add_ln29_10_fu_200                                   |    0    |    0    |    12   |
|          |                                    add_ln29_11_fu_206                                   |    0    |    0    |    12   |
|          |                                    add_ln29_12_fu_212                                   |    0    |    0    |    12   |
|          |                                    add_ln29_13_fu_218                                   |    0    |    0    |    12   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|    xor   |                                     xor_ln29_fu_176                                     |    0    |    0    |    5    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                          patch_embed_bias_load_read_read_fu_76                          |    0    |    0    |    0    |
|          |                         patch_embed_weights_load_read_read_fu_82                        |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                    trunc_ln16_fu_125                                    |    0    |    0    |    0    |
|          |                                    trunc_ln29_fu_130                                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                      shl_ln_fu_224                                      |    0    |    0    |    0    |
|          |                                    shl_ln38_1_fu_233                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_2_fu_242                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_3_fu_251                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_4_fu_260                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_5_fu_269                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_6_fu_278                                    |    0    |    0    |    0    |
|bitconcatenate|                                    shl_ln38_7_fu_287                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_8_fu_296                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_9_fu_305                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_s_fu_314                                    |    0    |    0    |    0    |
|          |                                    shl_ln38_10_fu_323                                   |    0    |    0    |    0    |
|          |                                    shl_ln38_11_fu_332                                   |    0    |    0    |    0    |
|          |                                    shl_ln38_12_fu_341                                   |    0    |    0    |    0    |
|          |                                    shl_ln38_13_fu_350                                   |    0    |    0    |    0    |
|          |                                    shl_ln38_14_fu_359                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                         |  10.248 |  18484  |  25662  |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|  patch_embed_bias_load_read_reg_380 |   64   |
|patch_embed_weights_load_read_reg_390|   64   |
|         shl_ln38_10_reg_450         |    8   |
|         shl_ln38_11_reg_455         |    8   |
|         shl_ln38_12_reg_460         |    8   |
|         shl_ln38_13_reg_465         |    8   |
|         shl_ln38_14_reg_470         |    8   |
|          shl_ln38_1_reg_400         |    8   |
|          shl_ln38_2_reg_405         |    8   |
|          shl_ln38_3_reg_410         |    8   |
|          shl_ln38_4_reg_415         |    8   |
|          shl_ln38_5_reg_420         |    8   |
|          shl_ln38_6_reg_425         |    8   |
|          shl_ln38_7_reg_430         |    8   |
|          shl_ln38_8_reg_435         |    8   |
|          shl_ln38_9_reg_440         |    8   |
|          shl_ln38_s_reg_445         |    8   |
|            shl_ln_reg_395           |    8   |
|          trunc_ln16_reg_385         |    5   |
+-------------------------------------+--------+
|                Total                |   261  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                           Comp                                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|             grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88             |  p1  |   2  |  64  |   128  ||    9    |
|             grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88             |  p3  |   2  |   5  |   10   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p1  |   2  |  64  |   128  ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p3  |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p4  |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p5  |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p6  |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p7  |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p8  |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p9  |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p10 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p11 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p12 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p13 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p14 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p15 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p16 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p17 |   2  |   8  |   16   ||    9    |
| grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99 |  p18 |   2  |   8  |   16   ||    9    |
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                          Total                                          |      |      |      |   522  ||  8.113  ||   171   |
|-----------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |  18484 |  25662 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   171  |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |   18   |  18745 |  25833 |
+-----------+--------+--------+--------+
