$date
	Wed Oct 12 19:04:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jinvertertb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module jinv $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#100
1!
0"
#200
0!
1"
#250
1!
0"
#350
