{
  "name": "std::sys::sync::once_box::OnceBox::<T>::get_unchecked",
  "span": "$library/std/src/sys/sync/once_box.rs:42:5: 42:50",
  "mir": "fn std::sys::sync::once_box::OnceBox::<T>::get_unchecked(_1: &sys::sync::once_box::OnceBox<T>) -> core::pin::Pin<&T> {\n    let mut _0: core::pin::Pin<&T>;\n    let  _2: &T;\n    let  _3: *mut T;\n    let mut _4: &core::sync::atomic::AtomicPtr<T>;\n    let mut _5: core::sync::atomic::Ordering;\n    let mut _6: *const ();\n    let mut _7: usize;\n    let mut _8: usize;\n    let mut _9: usize;\n    let mut _10: bool;\n    let mut _11: *const ();\n    let mut _12: usize;\n    let mut _13: bool;\n    let mut _14: bool;\n    let mut _15: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = &((*_1).0: core::sync::atomic::AtomicPtr<T>);\n        StorageLive(_5);\n        _5 = core::sync::atomic::Ordering::Relaxed;\n        _3 = core::sync::atomic::AtomicPtr::<T>::load(move _4, move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _6 = _3 as *const ();\n        _7 = _6 as usize;\n        _8 = Sub(<T as core::mem::SizedTypeProperties>::ALIGN, 1_usize);\n        _9 = BitAnd(_7, _8);\n        _10 = Eq(_9, 0_usize);\n        assert(_10, \"misaligned pointer dereference: address must be a multiple of {} but is {}\",<T as core::mem::SizedTypeProperties>::ALIGN, _7) -> [success: bb3, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n    bb3: {\n        _11 = _3 as *const ();\n        _12 = _11 as usize;\n        _13 = Eq(_12, 0_usize);\n        _14 = BitAnd(_13, true);\n        _15 = Not(_14);\n        assert(_15, \"null pointer dereference occurred\") -> [success: bb4, unwind unreachable];\n    }\n    bb4: {\n        _2 = &(*_3);\n        _0 = core::pin::Pin::<&T>::new_unchecked(_2) -> [return: bb2, unwind unreachable];\n    }\n}\n"
}