// Seed: 3350585065
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    input wire id_4,
    input tri0 id_5
);
  wire id_7;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply0 id_0
    , id_6,
    input wire id_1,
    output uwire id_2,
    output logic id_3,
    output tri id_4
);
  wire [-1 : 1] id_7, id_8, id_9;
  parameter id_10 = 1;
  and primCall (id_0, id_8, id_9, id_1, id_7, id_10);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  final id_3 <= -1;
endmodule
module module_2;
  reg id_1, id_2, id_3, id_4;
  assign id_4 = id_3;
  parameter id_5 = -1;
  assign module_0.id_2 = 0;
  assign id_1 = id_4 - id_4;
  always id_4 = -1;
endmodule
