Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto e5165451586f441e8501c460e9c05809 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot mnist_tb_behav xil_defaultlib.mnist_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pseudo_linear
Compiling module xil_defaultlib.mnist_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mnist_tb_behav
