<html>
<head>
    <title>RISC-V Processors library</title>
</head>

<body bgcolor="FFFFFF">

<h1>RISC-V Processors library</h1>

<p>
    The RISC-V Processors library includes complete processor cores based on the
    RV32IM architecture. These components are intended for educational use, allowing
    students to simulate, inspect and integrate RISC-V CPUs directly within
    LogisimCL circuits.
</p>

<table>
    <tr>
        <td align="right">
            <a href="rv32im.html">
                <img border="0" src="../../../icons/riscvproc.gif">
            </a>
        </td>
        <td>
            <a href="rv32im.html">RV32IM Processor</a>
        </td>
    </tr>

    <tr>
        <td align="right">
            <a href="rv32im_micro.html">
                <img border="0" src="../../../icons/riscvprocmicro.gif">
            </a>
        </td>
        <td>
            <a href="rv32im_micro.html">RV32IM Processor Micro</a>
        </td>
    </tr>
</table>

<p>
    <a href="../index.html">Back to <em>Library Reference</em></a>
</p>

</body>
</html>
