
AlarisSoftware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000efb8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000938  0800f158  0800f158  00010158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa90  0800fa90  000111d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fa90  0800fa90  00010a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa98  0800fa98  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa98  0800fa98  00010a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fa9c  0800fa9c  00010a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800faa0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000050fc  200001d8  0800fc78  000111d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200052d4  0800fc78  000112d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f8f3  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f6b  00000000  00000000  00030afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c50  00000000  00000000  00035a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015cf  00000000  00000000  000376b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c8e9  00000000  00000000  00038c87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024e32  00000000  00000000  00055570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e346  00000000  00000000  0007a3a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001186e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008664  00000000  00000000  0011872c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00120d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f140 	.word	0x0800f140

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800f140 	.word	0x0800f140

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	4b10      	ldr	r3, [pc, #64]	@ (8000f30 <MX_DMA_Init+0x4c>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f30 <MX_DMA_Init+0x4c>)
 8000ef4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <MX_DMA_Init+0x4c>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f02:	607b      	str	r3, [r7, #4]
 8000f04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2105      	movs	r1, #5
 8000f0a:	2038      	movs	r0, #56	@ 0x38
 8000f0c:	f001 fb22 	bl	8002554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f10:	2038      	movs	r0, #56	@ 0x38
 8000f12:	f001 fb3b 	bl	800258c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2105      	movs	r1, #5
 8000f1a:	203b      	movs	r0, #59	@ 0x3b
 8000f1c:	f001 fb1a 	bl	8002554 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f20:	203b      	movs	r0, #59	@ 0x3b
 8000f22:	f001 fb33 	bl	800258c <HAL_NVIC_EnableIRQ>

}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800

08000f34 <_write>:
/* USER CODE BEGIN Variables */

osMutexId_t uartMutex;

int _write(int file, char *ptr, int len)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
    osMutexAcquire(uartMutex, osWaitForever);
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <_write+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f04f 31ff 	mov.w	r1, #4294967295
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f007 fef0 	bl	8008d2e <osMutexAcquire>
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	68b9      	ldr	r1, [r7, #8]
 8000f58:	4807      	ldr	r0, [pc, #28]	@ (8000f78 <_write+0x44>)
 8000f5a:	f003 ff4d 	bl	8004df8 <HAL_UART_Transmit>
    osMutexRelease(uartMutex);
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <_write+0x40>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f007 ff2e 	bl	8008dc4 <osMutexRelease>
    return len;
 8000f68:	687b      	ldr	r3, [r7, #4]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200001f4 	.word	0x200001f4
 8000f78:	200007b8 	.word	0x200007b8

08000f7c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
		/* Create mutex */
			  const osMutexAttr_t uartMutexAttr = {
 8000f82:	463b      	mov	r3, r7
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <MX_FREERTOS_Init+0x6c>)
 8000f90:	603b      	str	r3, [r7, #0]
			      .name = "UART_Mutex"
			  };
			  uartMutex = osMutexNew(&uartMutexAttr);
 8000f92:	463b      	mov	r3, r7
 8000f94:	4618      	mov	r0, r3
 8000f96:	f007 fe44 	bl	8008c22 <osMutexNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a13      	ldr	r2, [pc, #76]	@ (8000fec <MX_FREERTOS_Init+0x70>)
 8000f9e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ICM20948_Accel */
  ICM20948_AccelHandle = osThreadNew(StartICm20948_Accel, NULL, &ICM20948_Accel_attributes);
 8000fa0:	4a13      	ldr	r2, [pc, #76]	@ (8000ff0 <MX_FREERTOS_Init+0x74>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4813      	ldr	r0, [pc, #76]	@ (8000ff4 <MX_FREERTOS_Init+0x78>)
 8000fa6:	f007 fd8f 	bl	8008ac8 <osThreadNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <MX_FREERTOS_Init+0x7c>)
 8000fae:	6013      	str	r3, [r2, #0]

  /* creation of ICM20948_Gyro */
  ICM20948_GyroHandle = osThreadNew(StartICM20948_Gyro, NULL, &ICM20948_Gyro_attributes);
 8000fb0:	4a12      	ldr	r2, [pc, #72]	@ (8000ffc <MX_FREERTOS_Init+0x80>)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4812      	ldr	r0, [pc, #72]	@ (8001000 <MX_FREERTOS_Init+0x84>)
 8000fb6:	f007 fd87 	bl	8008ac8 <osThreadNew>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a11      	ldr	r2, [pc, #68]	@ (8001004 <MX_FREERTOS_Init+0x88>)
 8000fbe:	6013      	str	r3, [r2, #0]

  /* creation of BMP280_Temp_Pre */
  BMP280_Temp_PreHandle = osThreadNew(BMP280_Temp_Press_Alt, NULL, &BMP280_Temp_Pre_attributes);
 8000fc0:	4a11      	ldr	r2, [pc, #68]	@ (8001008 <MX_FREERTOS_Init+0x8c>)
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4811      	ldr	r0, [pc, #68]	@ (800100c <MX_FREERTOS_Init+0x90>)
 8000fc6:	f007 fd7f 	bl	8008ac8 <osThreadNew>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	4a10      	ldr	r2, [pc, #64]	@ (8001010 <MX_FREERTOS_Init+0x94>)
 8000fce:	6013      	str	r3, [r2, #0]

  /* creation of SD_data */
  SD_dataHandle = osThreadNew(SD_dataProcess, NULL, &SD_data_attributes);
 8000fd0:	4a10      	ldr	r2, [pc, #64]	@ (8001014 <MX_FREERTOS_Init+0x98>)
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	4810      	ldr	r0, [pc, #64]	@ (8001018 <MX_FREERTOS_Init+0x9c>)
 8000fd6:	f007 fd77 	bl	8008ac8 <osThreadNew>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	4a0f      	ldr	r2, [pc, #60]	@ (800101c <MX_FREERTOS_Init+0xa0>)
 8000fde:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	0800f190 	.word	0x0800f190
 8000fec:	200001f4 	.word	0x200001f4
 8000ff0:	0800f21c 	.word	0x0800f21c
 8000ff4:	08001021 	.word	0x08001021
 8000ff8:	200001f8 	.word	0x200001f8
 8000ffc:	0800f240 	.word	0x0800f240
 8001000:	08001045 	.word	0x08001045
 8001004:	200001fc 	.word	0x200001fc
 8001008:	0800f264 	.word	0x0800f264
 800100c:	08001057 	.word	0x08001057
 8001010:	20000200 	.word	0x20000200
 8001014:	0800f288 	.word	0x0800f288
 8001018:	08001069 	.word	0x08001069
 800101c:	20000204 	.word	0x20000204

08001020 <StartICm20948_Accel>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartICm20948_Accel */
void StartICm20948_Accel(void *argument)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartICm20948_Accel */
  /* Infinite loop */
  for(;;)
  {
	  cell++;
 8001028:	4b05      	ldr	r3, [pc, #20]	@ (8001040 <StartICm20948_Accel+0x20>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	3301      	adds	r3, #1
 800102e:	4a04      	ldr	r2, [pc, #16]	@ (8001040 <StartICm20948_Accel+0x20>)
 8001030:	6013      	str	r3, [r2, #0]
    osDelay(1000);
 8001032:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001036:	f007 fdd9 	bl	8008bec <osDelay>
	  cell++;
 800103a:	bf00      	nop
 800103c:	e7f4      	b.n	8001028 <StartICm20948_Accel+0x8>
 800103e:	bf00      	nop
 8001040:	20000208 	.word	0x20000208

08001044 <StartICM20948_Gyro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartICM20948_Gyro */
void StartICM20948_Gyro(void *argument)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartICM20948_Gyro */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 800104c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001050:	f007 fdcc 	bl	8008bec <osDelay>
 8001054:	e7fa      	b.n	800104c <StartICM20948_Gyro+0x8>

08001056 <BMP280_Temp_Press_Alt>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BMP280_Temp_Press_Alt */
void BMP280_Temp_Press_Alt(void *argument)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b082      	sub	sp, #8
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BMP280_Temp_Press_Alt */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 800105e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001062:	f007 fdc3 	bl	8008bec <osDelay>
 8001066:	e7fa      	b.n	800105e <BMP280_Temp_Press_Alt+0x8>

08001068 <SD_dataProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SD_dataProcess */
void SD_dataProcess(void *argument)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08e      	sub	sp, #56	@ 0x38
 800106c:	af02      	add	r7, sp, #8
 800106e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SD_dataProcess */
	int count = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	62fb      	str	r3, [r7, #44]	@ 0x2c
//	sd_append_file("log.txt", "added\n");
//	sd_unmount();

	//sd_benchmark();

	  sd_mount();
 8001074:	f000 fa0a 	bl	800148c <sd_mount>

	  snprintf(buffer, sizeof(buffer), "count: %d, C2: %d\r\n", count, cell);
 8001078:	4b0e      	ldr	r3, [pc, #56]	@ (80010b4 <SD_dataProcess+0x4c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f107 000c 	add.w	r0, r7, #12
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001084:	4a0c      	ldr	r2, [pc, #48]	@ (80010b8 <SD_dataProcess+0x50>)
 8001086:	2120      	movs	r1, #32
 8001088:	f00b ff14 	bl	800ceb4 <sniprintf>
	  sd_append_file("log.txt", buffer);
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	4619      	mov	r1, r3
 8001092:	480a      	ldr	r0, [pc, #40]	@ (80010bc <SD_dataProcess+0x54>)
 8001094:	f000 fa44 	bl	8001520 <sd_append_file>

	  sd_unmount();
 8001098:	f000 fa26 	bl	80014e8 <sd_unmount>
	  printf("1\n");
 800109c:	4808      	ldr	r0, [pc, #32]	@ (80010c0 <SD_dataProcess+0x58>)
 800109e:	f00b ff01 	bl	800cea4 <puts>
	  count++;
 80010a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a4:	3301      	adds	r3, #1
 80010a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    osDelay(10);
 80010a8:	200a      	movs	r0, #10
 80010aa:	f007 fd9f 	bl	8008bec <osDelay>
	  sd_mount();
 80010ae:	bf00      	nop
 80010b0:	e7e0      	b.n	8001074 <SD_dataProcess+0xc>
 80010b2:	bf00      	nop
 80010b4:	20000208 	.word	0x20000208
 80010b8:	0800f19c 	.word	0x0800f19c
 80010bc:	0800f1b0 	.word	0x0800f1b0
 80010c0:	0800f1b8 	.word	0x0800f1b8

080010c4 <MX_GPIO_Init>:
        * EXTI
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60bb      	str	r3, [r7, #8]
 80010de:	4b3b      	ldr	r3, [pc, #236]	@ (80011cc <MX_GPIO_Init+0x108>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	4a3a      	ldr	r2, [pc, #232]	@ (80011cc <MX_GPIO_Init+0x108>)
 80010e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ea:	4b38      	ldr	r3, [pc, #224]	@ (80011cc <MX_GPIO_Init+0x108>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010f2:	60bb      	str	r3, [r7, #8]
 80010f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]
 80010fa:	4b34      	ldr	r3, [pc, #208]	@ (80011cc <MX_GPIO_Init+0x108>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a33      	ldr	r2, [pc, #204]	@ (80011cc <MX_GPIO_Init+0x108>)
 8001100:	f043 0301 	orr.w	r3, r3, #1
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b31      	ldr	r3, [pc, #196]	@ (80011cc <MX_GPIO_Init+0x108>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	603b      	str	r3, [r7, #0]
 8001116:	4b2d      	ldr	r3, [pc, #180]	@ (80011cc <MX_GPIO_Init+0x108>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a2c      	ldr	r2, [pc, #176]	@ (80011cc <MX_GPIO_Init+0x108>)
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b2a      	ldr	r3, [pc, #168]	@ (80011cc <MX_GPIO_Init+0x108>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	603b      	str	r3, [r7, #0]
 800112c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET);
 800112e:	2201      	movs	r2, #1
 8001130:	2110      	movs	r1, #16
 8001132:	4827      	ldr	r0, [pc, #156]	@ (80011d0 <MX_GPIO_Init+0x10c>)
 8001134:	f001 ff2c 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BMP280_CS_Pin|CS_Pin, GPIO_PIN_SET);
 8001138:	2201      	movs	r2, #1
 800113a:	2114      	movs	r1, #20
 800113c:	4825      	ldr	r0, [pc, #148]	@ (80011d4 <MX_GPIO_Init+0x110>)
 800113e:	f001 ff27 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2168      	movs	r1, #104	@ 0x68
 8001146:	4823      	ldr	r0, [pc, #140]	@ (80011d4 <MX_GPIO_Init+0x110>)
 8001148:	f001 ff22 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ICM20948_CS_Pin */
  GPIO_InitStruct.Pin = ICM20948_CS_Pin;
 800114c:	2310      	movs	r3, #16
 800114e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001150:	2301      	movs	r3, #1
 8001152:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001158:	2303      	movs	r3, #3
 800115a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ICM20948_CS_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	4619      	mov	r1, r3
 8001162:	481b      	ldr	r0, [pc, #108]	@ (80011d0 <MX_GPIO_Init+0x10c>)
 8001164:	f001 fd90 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : BMP280_CS_Pin CS_Pin */
  GPIO_InitStruct.Pin = BMP280_CS_Pin|CS_Pin;
 8001168:	2314      	movs	r3, #20
 800116a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116c:	2301      	movs	r3, #1
 800116e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001174:	2303      	movs	r3, #3
 8001176:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	4619      	mov	r1, r3
 800117e:	4815      	ldr	r0, [pc, #84]	@ (80011d4 <MX_GPIO_Init+0x110>)
 8001180:	f001 fd82 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001184:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001188:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118a:	2302      	movs	r3, #2
 800118c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001192:	2303      	movs	r3, #3
 8001194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001196:	2305      	movs	r3, #5
 8001198:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800119a:	f107 030c 	add.w	r3, r7, #12
 800119e:	4619      	mov	r1, r3
 80011a0:	480c      	ldr	r0, [pc, #48]	@ (80011d4 <MX_GPIO_Init+0x110>)
 80011a2:	f001 fd71 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80011a6:	2368      	movs	r3, #104	@ 0x68
 80011a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011aa:	2301      	movs	r3, #1
 80011ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	4619      	mov	r1, r3
 80011bc:	4805      	ldr	r0, [pc, #20]	@ (80011d4 <MX_GPIO_Init+0x110>)
 80011be:	f001 fd63 	bl	8002c88 <HAL_GPIO_Init>

}
 80011c2:	bf00      	nop
 80011c4:	3720      	adds	r7, #32
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40020000 	.word	0x40020000
 80011d4:	40020400 	.word	0x40020400

080011d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011dc:	f001 f8c0 	bl	8002360 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e0:	f000 f824 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e4:	f7ff ff6e 	bl	80010c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80011e8:	f7ff fe7c 	bl	8000ee4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80011ec:	f001 f81c 	bl	8002228 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80011f0:	f000 fda4 	bl	8001d3c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  //icm20948_init();
  //ak09916_init();


  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable trace
 80011f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <main+0x4c>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001224 <main+0x4c>)
 80011fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011fe:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;                                // Reset counter
 8001200:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <main+0x50>)
 8001202:	2200      	movs	r2, #0
 8001204:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // Enable cycle counter
 8001206:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <main+0x50>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a07      	ldr	r2, [pc, #28]	@ (8001228 <main+0x50>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001212:	f007 fc0f 	bl	8008a34 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001216:	f7ff feb1 	bl	8000f7c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800121a:	f007 fc2f 	bl	8008a7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800121e:	bf00      	nop
 8001220:	e7fd      	b.n	800121e <main+0x46>
 8001222:	bf00      	nop
 8001224:	e000edf0 	.word	0xe000edf0
 8001228:	e0001000 	.word	0xe0001000

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b094      	sub	sp, #80	@ 0x50
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0320 	add.w	r3, r7, #32
 8001236:	2230      	movs	r2, #48	@ 0x30
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f00b ff48 	bl	800d0d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001250:	2300      	movs	r3, #0
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	4b28      	ldr	r3, [pc, #160]	@ (80012f8 <SystemClock_Config+0xcc>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001258:	4a27      	ldr	r2, [pc, #156]	@ (80012f8 <SystemClock_Config+0xcc>)
 800125a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800125e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001260:	4b25      	ldr	r3, [pc, #148]	@ (80012f8 <SystemClock_Config+0xcc>)
 8001262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800126c:	2300      	movs	r3, #0
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <SystemClock_Config+0xd0>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001278:	4a20      	ldr	r2, [pc, #128]	@ (80012fc <SystemClock_Config+0xd0>)
 800127a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800127e:	6013      	str	r3, [r2, #0]
 8001280:	4b1e      	ldr	r3, [pc, #120]	@ (80012fc <SystemClock_Config+0xd0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800128c:	2301      	movs	r3, #1
 800128e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001290:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001294:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001296:	2302      	movs	r3, #2
 8001298:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800129a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800129e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80012a0:	2319      	movs	r3, #25
 80012a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012a4:	23a8      	movs	r3, #168	@ 0xa8
 80012a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012a8:	2302      	movs	r3, #2
 80012aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012ac:	2304      	movs	r3, #4
 80012ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b0:	f107 0320 	add.w	r3, r7, #32
 80012b4:	4618      	mov	r0, r3
 80012b6:	f001 fe85 	bl	8002fc4 <HAL_RCC_OscConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80012c0:	f000 f830 	bl	8001324 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c4:	230f      	movs	r3, #15
 80012c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c8:	2302      	movs	r3, #2
 80012ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012da:	f107 030c 	add.w	r3, r7, #12
 80012de:	2102      	movs	r1, #2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f002 f8e7 	bl	80034b4 <HAL_RCC_ClockConfig>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012ec:	f000 f81a 	bl	8001324 <Error_Handler>
  }
}
 80012f0:	bf00      	nop
 80012f2:	3750      	adds	r7, #80	@ 0x50
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40007000 	.word	0x40007000

08001300 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM9)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a04      	ldr	r2, [pc, #16]	@ (8001320 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d101      	bne.n	8001316 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001312:	f001 f847 	bl	80023a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40014000 	.word	0x40014000

08001324 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001328:	b672      	cpsid	i
}
 800132a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800132c:	bf00      	nop
 800132e:	e7fd      	b.n	800132c <Error_Handler+0x8>

08001330 <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <SD_disk_status+0x14>
        return STA_NOINIT;
 8001340:	2301      	movs	r3, #1
 8001342:	e000      	b.n	8001346 <SD_disk_status+0x16>
    return 0;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	4603      	mov	r3, r0
 800135a:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <SD_disk_initialize+0x14>
        return STA_NOINIT;
 8001362:	2301      	movs	r3, #1
 8001364:	e007      	b.n	8001376 <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 8001366:	f000 fa4f 	bl	8001808 <SD_SPI_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	bf14      	ite	ne
 8001370:	2301      	movne	r3, #1
 8001372:	2300      	moveq	r3, #0
 8001374:	b2db      	uxtb	r3, r3
}
 8001376:	4618      	mov	r0, r3
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
 800138a:	603b      	str	r3, [r7, #0]
 800138c:	4603      	mov	r3, r0
 800138e:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d102      	bne.n	800139c <SD_disk_read+0x1c>
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d101      	bne.n	80013a0 <SD_disk_read+0x20>
        return RES_PARERR;
 800139c:	2304      	movs	r3, #4
 800139e:	e010      	b.n	80013c2 <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 80013a0:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <SD_disk_read+0x4c>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <SD_disk_read+0x2c>
 80013a8:	2303      	movs	r3, #3
 80013aa:	e00a      	b.n	80013c2 <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	68b8      	ldr	r0, [r7, #8]
 80013b2:	f000 fb1b 	bl	80019ec <SD_ReadBlocks>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	bf14      	ite	ne
 80013bc:	2301      	movne	r3, #1
 80013be:	2300      	moveq	r3, #0
 80013c0:	b2db      	uxtb	r3, r3
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20000451 	.word	0x20000451

080013d0 <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d102      	bne.n	80013ec <SD_disk_write+0x1c>
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <SD_disk_write+0x20>
 80013ec:	2304      	movs	r3, #4
 80013ee:	e010      	b.n	8001412 <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 80013f0:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <SD_disk_write+0x4c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d101      	bne.n	80013fc <SD_disk_write+0x2c>
 80013f8:	2303      	movs	r3, #3
 80013fa:	e00a      	b.n	8001412 <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	6879      	ldr	r1, [r7, #4]
 8001400:	68b8      	ldr	r0, [r7, #8]
 8001402:	f000 fbc7 	bl	8001b94 <SD_WriteBlocks>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	bf14      	ite	ne
 800140c:	2301      	movne	r3, #1
 800140e:	2300      	moveq	r3, #0
 8001410:	b2db      	uxtb	r3, r3
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000451 	.word	0x20000451

08001420 <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	603a      	str	r2, [r7, #0]
 800142a:	71fb      	strb	r3, [r7, #7]
 800142c:	460b      	mov	r3, r1
 800142e:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 8001436:	2304      	movs	r3, #4
 8001438:	e022      	b.n	8001480 <SD_disk_ioctl+0x60>

    switch (cmd) {
 800143a:	79bb      	ldrb	r3, [r7, #6]
 800143c:	2b03      	cmp	r3, #3
 800143e:	d81e      	bhi.n	800147e <SD_disk_ioctl+0x5e>
 8001440:	a201      	add	r2, pc, #4	@ (adr r2, 8001448 <SD_disk_ioctl+0x28>)
 8001442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001446:	bf00      	nop
 8001448:	08001459 	.word	0x08001459
 800144c:	08001469 	.word	0x08001469
 8001450:	0800145d 	.word	0x0800145d
 8001454:	08001475 	.word	0x08001475
    case CTRL_SYNC:
        return RES_OK;
 8001458:	2300      	movs	r3, #0
 800145a:	e011      	b.n	8001480 <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001462:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8001464:	2300      	movs	r3, #0
 8001466:	e00b      	b.n	8001480 <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800146e:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8001470:	2300      	movs	r3, #0
 8001472:	e005      	b.n	8001480 <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	2201      	movs	r2, #1
 8001478:	601a      	str	r2, [r3, #0]
        return RES_OK;
 800147a:	2300      	movs	r3, #0
 800147c:	e000      	b.n	8001480 <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 800147e:	2304      	movs	r3, #4
    }
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <sd_mount>:
	//printf("SDGS8\n");
	//printf("Total: %lu KB, Free: %lu KB\r\n", total_kb, free_kb);
	return FR_OK;
}

int sd_mount(void) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
	FRESULT res;
	//printf("SDM1\n");
	extern uint8_t sd_is_sdhc(void);
	//printf("SDM2\n");
	//printf("Linking SD driver...\r\n");
	if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 8001492:	4912      	ldr	r1, [pc, #72]	@ (80014dc <sd_mount+0x50>)
 8001494:	4812      	ldr	r0, [pc, #72]	@ (80014e0 <sd_mount+0x54>)
 8001496:	f007 f90f 	bl	80086b8 <FATFS_LinkDriver>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <sd_mount+0x18>
		//printf("FATFS_LinkDriver failed\n");
		//printf("SDM3\n");
		return FR_DISK_ERR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e016      	b.n	80014d2 <sd_mount+0x46>
	}
	//printf("SDM4\n");
	//printf("Initializing disk...\r\n");
	DSTATUS stat = disk_initialize(0);
 80014a4:	2000      	movs	r0, #0
 80014a6:	f004 f885 	bl	80055b4 <disk_initialize>
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
	//printf("SDM5\n");
	if (stat != 0) {
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <sd_mount+0x2c>
		//printf("SDM6\n");
		//printf("disk_initialize failed: 0x%02X\n", stat);
		//printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
		//printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"\
				"You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e00c      	b.n	80014d2 <sd_mount+0x46>
	}
	//printf("SDM7\n");
	//printf("Attempting mount at %s...\r\n", sd_path);
	res = f_mount(&fs, sd_path, 1);
 80014b8:	2201      	movs	r2, #1
 80014ba:	4908      	ldr	r1, [pc, #32]	@ (80014dc <sd_mount+0x50>)
 80014bc:	4809      	ldr	r0, [pc, #36]	@ (80014e4 <sd_mount+0x58>)
 80014be:	f006 f9c5 	bl	800784c <f_mount>
 80014c2:	4603      	mov	r3, r0
 80014c4:	71bb      	strb	r3, [r7, #6]
	//printf("SDM8\n");
	if (res == FR_OK)
 80014c6:	79bb      	ldrb	r3, [r7, #6]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <sd_mount+0x44>
		//printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");

		// Capacity and free space reporting
		//sd_get_space_kb();
		//printf("SDM10\n");
		return FR_OK;
 80014cc:	2300      	movs	r3, #0
 80014ce:	e000      	b.n	80014d2 <sd_mount+0x46>
//		return res;
//	}

	// Any other mount error
	//printf("Mount failed with code: %d\r\n", res);
	return res;
 80014d0:	79bb      	ldrb	r3, [r7, #6]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000020c 	.word	0x2000020c
 80014e0:	0800f2ac 	.word	0x0800f2ac
 80014e4:	20000210 	.word	0x20000210

080014e8 <sd_unmount>:


int sd_unmount(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
	//printf("SD ok0\n");
	FRESULT res = f_mount(NULL, sd_path, 1);
 80014ee:	2201      	movs	r2, #1
 80014f0:	4909      	ldr	r1, [pc, #36]	@ (8001518 <sd_unmount+0x30>)
 80014f2:	2000      	movs	r0, #0
 80014f4:	f006 f9aa 	bl	800784c <f_mount>
 80014f8:	4603      	mov	r3, r0
 80014fa:	71fb      	strb	r3, [r7, #7]
	//printf("SD ok1\n");
	FATFS_UnLinkDriver(sd_path);
 80014fc:	4806      	ldr	r0, [pc, #24]	@ (8001518 <sd_unmount+0x30>)
 80014fe:	f007 f923 	bl	8008748 <FATFS_UnLinkDriver>
	//printf("SD ok2\n");
	memset(&fs, 0, sizeof(FATFS));
 8001502:	f44f 720e 	mov.w	r2, #568	@ 0x238
 8001506:	2100      	movs	r1, #0
 8001508:	4804      	ldr	r0, [pc, #16]	@ (800151c <sd_unmount+0x34>)
 800150a:	f00b fde1 	bl	800d0d0 <memset>
	//printf("SD ok3\n");
	//printf("SD card unmounted: %s\r\n", (res == FR_OK) ? "OK" : "Failed");
	return res;
 800150e:	79fb      	ldrb	r3, [r7, #7]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	2000020c 	.word	0x2000020c
 800151c:	20000210 	.word	0x20000210

08001520 <sd_append_file>:
	f_close(&file);
	printf("Write %u bytes to %s\r\n", bw, filename);
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
}

int sd_append_file(const char *filename, const char *text) {
 8001520:	b590      	push	{r4, r7, lr}
 8001522:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8001526:	af00      	add	r7, sp, #0
 8001528:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800152c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001530:	6018      	str	r0, [r3, #0]
 8001532:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001536:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800153a:	6019      	str	r1, [r3, #0]
	FIL file;
	//printf("SDA0\n");
	UINT bw;
	//printf("SDA1\n");
	FRESULT res = f_open(&file, filename, FA_OPEN_ALWAYS | FA_WRITE);
 800153c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001540:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001544:	f107 000c 	add.w	r0, r7, #12
 8001548:	2212      	movs	r2, #18
 800154a:	6819      	ldr	r1, [r3, #0]
 800154c:	f006 f9e2 	bl	8007914 <f_open>
 8001550:	4603      	mov	r3, r0
 8001552:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	//printf("SDA2\n");
	if (res != FR_OK) return res;
 8001556:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800155a:	2b00      	cmp	r3, #0
 800155c:	d002      	beq.n	8001564 <sd_append_file+0x44>
 800155e:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001562:	e04b      	b.n	80015fc <sd_append_file+0xdc>
	//printf("SDA3\n");
	res = f_lseek(&file, f_size(&file));
 8001564:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001568:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 800156c:	68da      	ldr	r2, [r3, #12]
 800156e:	f107 030c 	add.w	r3, r7, #12
 8001572:	4611      	mov	r1, r2
 8001574:	4618      	mov	r0, r3
 8001576:	f006 fdff 	bl	8008178 <f_lseek>
 800157a:	4603      	mov	r3, r0
 800157c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	//printf("SDA4\n");
	if (res != FR_OK) {
 8001580:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001584:	2b00      	cmp	r3, #0
 8001586:	d007      	beq.n	8001598 <sd_append_file+0x78>
		//printf("SDA5\n");
		f_close(&file);
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	4618      	mov	r0, r3
 800158e:	f006 fdc4 	bl	800811a <f_close>
		//printf("SDA6\n");
		return res;
 8001592:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001596:	e031      	b.n	80015fc <sd_append_file+0xdc>
	}
	//printf("SDA7\n");
	res = f_write(&file, text, strlen(text), &bw);
 8001598:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800159c:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80015a0:	6818      	ldr	r0, [r3, #0]
 80015a2:	f7fe fe6d 	bl	8000280 <strlen>
 80015a6:	4604      	mov	r4, r0
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80015b0:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 80015b4:	f107 000c 	add.w	r0, r7, #12
 80015b8:	4622      	mov	r2, r4
 80015ba:	6809      	ldr	r1, [r1, #0]
 80015bc:	f006 fb80 	bl	8007cc0 <f_write>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
	//printf("SDA8\n");
	f_close(&file);
 80015c6:	f107 030c 	add.w	r3, r7, #12
 80015ca:	4618      	mov	r0, r3
 80015cc:	f006 fda5 	bl	800811a <f_close>
	//printf("SDA9\n");
	//printf("Appended %u bytes to %s\r\n", bw, filename);
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
 80015d0:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d10e      	bne.n	80015f6 <sd_append_file+0xd6>
 80015d8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80015dc:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80015e0:	6818      	ldr	r0, [r3, #0]
 80015e2:	f7fe fe4d 	bl	8000280 <strlen>
 80015e6:	4602      	mov	r2, r0
 80015e8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80015ec:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d001      	beq.n	80015fa <sd_append_file+0xda>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <sd_append_file+0xdc>
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}
	...

08001608 <HAL_SPI_TxCpltCallback>:

#if USE_DMA
volatile int dma_tx_done = 0;
volatile int dma_rx_done = 0;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
	if (hspi == &SD_SPI_HANDLE) dma_tx_done = 1;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	4a06      	ldr	r2, [pc, #24]	@ (800162c <HAL_SPI_TxCpltCallback+0x24>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d102      	bne.n	800161e <HAL_SPI_TxCpltCallback+0x16>
 8001618:	4b05      	ldr	r3, [pc, #20]	@ (8001630 <HAL_SPI_TxCpltCallback+0x28>)
 800161a:	2201      	movs	r2, #1
 800161c:	601a      	str	r2, [r3, #0]
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000654 	.word	0x20000654
 8001630:	20000448 	.word	0x20000448

08001634 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) dma_rx_done = 1;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a06      	ldr	r2, [pc, #24]	@ (8001658 <HAL_SPI_TxRxCpltCallback+0x24>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d102      	bne.n	800164a <HAL_SPI_TxRxCpltCallback+0x16>
 8001644:	4b05      	ldr	r3, [pc, #20]	@ (800165c <HAL_SPI_TxRxCpltCallback+0x28>)
 8001646:	2201      	movs	r2, #1
 8001648:	601a      	str	r2, [r3, #0]
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20000654 	.word	0x20000654
 800165c:	2000044c 	.word	0x2000044c

08001660 <SD_TransmitByte>:
#endif

static void SD_TransmitByte(uint8_t data) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 800166a:	1df9      	adds	r1, r7, #7
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
 8001670:	2201      	movs	r2, #1
 8001672:	4803      	ldr	r0, [pc, #12]	@ (8001680 <SD_TransmitByte+0x20>)
 8001674:	f002 f9b9 	bl	80039ea <HAL_SPI_Transmit>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	20000654 	.word	0x20000654

08001684 <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 800168a:	23ff      	movs	r3, #255	@ 0xff
 800168c:	71fb      	strb	r3, [r7, #7]
 800168e:	2300      	movs	r3, #0
 8001690:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 8001692:	1dba      	adds	r2, r7, #6
 8001694:	1df9      	adds	r1, r7, #7
 8001696:	f04f 33ff 	mov.w	r3, #4294967295
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	2301      	movs	r3, #1
 800169e:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <SD_ReceiveByte+0x2c>)
 80016a0:	f002 fae7 	bl	8003c72 <HAL_SPI_TransmitReceive>
    return data;
 80016a4:	79bb      	ldrb	r3, [r7, #6]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000654 	.word	0x20000654

080016b4 <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	460b      	mov	r3, r1
 80016be:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
 80016c0:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <SD_TransmitBuffer+0x34>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
 80016c6:	887b      	ldrh	r3, [r7, #2]
 80016c8:	461a      	mov	r2, r3
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	4807      	ldr	r0, [pc, #28]	@ (80016ec <SD_TransmitBuffer+0x38>)
 80016ce:	f002 fc79 	bl	8003fc4 <HAL_SPI_Transmit_DMA>
    while (!dma_tx_done);
 80016d2:	bf00      	nop
 80016d4:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <SD_TransmitBuffer+0x34>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0fb      	beq.n	80016d4 <SD_TransmitBuffer+0x20>
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
#endif
}
 80016dc:	bf00      	nop
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000448 	.word	0x20000448
 80016ec:	20000654 	.word	0x20000654

080016f0 <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	807b      	strh	r3, [r7, #2]
#if USE_DMA
	static uint8_t tx_dummy[512];
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	e007      	b.n	8001712 <SD_ReceiveBuffer+0x22>
 8001702:	4a0f      	ldr	r2, [pc, #60]	@ (8001740 <SD_ReceiveBuffer+0x50>)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	4413      	add	r3, r2
 8001708:	22ff      	movs	r2, #255	@ 0xff
 800170a:	701a      	strb	r2, [r3, #0]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	3301      	adds	r3, #1
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	887b      	ldrh	r3, [r7, #2]
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	429a      	cmp	r2, r3
 8001718:	dbf3      	blt.n	8001702 <SD_ReceiveBuffer+0x12>
    dma_rx_done = 0;
 800171a:	4b0a      	ldr	r3, [pc, #40]	@ (8001744 <SD_ReceiveBuffer+0x54>)
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
 8001720:	887b      	ldrh	r3, [r7, #2]
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	4906      	ldr	r1, [pc, #24]	@ (8001740 <SD_ReceiveBuffer+0x50>)
 8001726:	4808      	ldr	r0, [pc, #32]	@ (8001748 <SD_ReceiveBuffer+0x58>)
 8001728:	f002 fcfe 	bl	8004128 <HAL_SPI_TransmitReceive_DMA>
    while (!dma_rx_done);
 800172c:	bf00      	nop
 800172e:	4b05      	ldr	r3, [pc, #20]	@ (8001744 <SD_ReceiveBuffer+0x54>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d0fb      	beq.n	800172e <SD_ReceiveBuffer+0x3e>
#else
    for (uint16_t i = 0; i < len; i++) {
        buffer[i] = SD_ReceiveByte();
    }
#endif
}
 8001736:	bf00      	nop
 8001738:	bf00      	nop
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000454 	.word	0x20000454
 8001744:	2000044c 	.word	0x2000044c
 8001748:	20000654 	.word	0x20000654

0800174c <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 8001752:	f000 fe3b 	bl	80023cc <HAL_GetTick>
 8001756:	4603      	mov	r3, r0
 8001758:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800175c:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 800175e:	f7ff ff91 	bl	8001684 <SD_ReceiveByte>
 8001762:	4603      	mov	r3, r0
 8001764:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8001766:	78fb      	ldrb	r3, [r7, #3]
 8001768:	2bff      	cmp	r3, #255	@ 0xff
 800176a:	d101      	bne.n	8001770 <SD_WaitReady+0x24>
 800176c:	2300      	movs	r3, #0
 800176e:	e006      	b.n	800177e <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 8001770:	f000 fe2c 	bl	80023cc <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4293      	cmp	r3, r2
 800177a:	d8f0      	bhi.n	800175e <SD_WaitReady+0x12>
    return SD_ERROR;
 800177c:	2301      	movs	r3, #1
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 8001786:	b580      	push	{r7, lr}
 8001788:	b084      	sub	sp, #16
 800178a:	af00      	add	r7, sp, #0
 800178c:	4603      	mov	r3, r0
 800178e:	6039      	str	r1, [r7, #0]
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	4613      	mov	r3, r2
 8001794:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8001796:	23ff      	movs	r3, #255	@ 0xff
 8001798:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 800179a:	f7ff ffd7 	bl	800174c <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff ff5a 	bl	8001660 <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	0e1b      	lsrs	r3, r3, #24
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff54 	bl	8001660 <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	0c1b      	lsrs	r3, r3, #16
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ff4e 	bl	8001660 <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	0a1b      	lsrs	r3, r3, #8
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ff48 	bl	8001660 <SD_TransmitByte>
    SD_TransmitByte(arg);
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff43 	bl	8001660 <SD_TransmitByte>
    SD_TransmitByte(crc);
 80017da:	79bb      	ldrb	r3, [r7, #6]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff3f 	bl	8001660 <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 80017e2:	f7ff ff4f 	bl	8001684 <SD_ReceiveByte>
 80017e6:	4603      	mov	r3, r0
 80017e8:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 80017ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	da05      	bge.n	80017fe <SD_SendCommand+0x78>
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	3b01      	subs	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d1f1      	bne.n	80017e2 <SD_SendCommand+0x5c>

    return response;
 80017fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <SD_SPI_Init>:
uint8_t sd_is_sdhc(void) {
    return sdhc;
}
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 800180e:	2201      	movs	r2, #1
 8001810:	2110      	movs	r1, #16
 8001812:	4873      	ldr	r0, [pc, #460]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 8001814:	f001 fbbc 	bl	8002f90 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 8001818:	2300      	movs	r3, #0
 800181a:	73fb      	strb	r3, [r7, #15]
 800181c:	e005      	b.n	800182a <SD_SPI_Init+0x22>
 800181e:	20ff      	movs	r0, #255	@ 0xff
 8001820:	f7ff ff1e 	bl	8001660 <SD_TransmitByte>
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	3301      	adds	r3, #1
 8001828:	73fb      	strb	r3, [r7, #15]
 800182a:	7bfb      	ldrb	r3, [r7, #15]
 800182c:	2b09      	cmp	r3, #9
 800182e:	d9f6      	bls.n	800181e <SD_SPI_Init+0x16>

    SD_CS_LOW();
 8001830:	2200      	movs	r2, #0
 8001832:	2110      	movs	r1, #16
 8001834:	486a      	ldr	r0, [pc, #424]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 8001836:	f001 fbab 	bl	8002f90 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 800183a:	2295      	movs	r2, #149	@ 0x95
 800183c:	2100      	movs	r1, #0
 800183e:	2000      	movs	r0, #0
 8001840:	f7ff ffa1 	bl	8001786 <SD_SendCommand>
 8001844:	4603      	mov	r3, r0
 8001846:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8001848:	2201      	movs	r2, #1
 800184a:	2110      	movs	r1, #16
 800184c:	4864      	ldr	r0, [pc, #400]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 800184e:	f001 fb9f 	bl	8002f90 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001852:	20ff      	movs	r0, #255	@ 0xff
 8001854:	f7ff ff04 	bl	8001660 <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 8001858:	7bbb      	ldrb	r3, [r7, #14]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d001      	beq.n	8001862 <SD_SPI_Init+0x5a>
 800185e:	2301      	movs	r3, #1
 8001860:	e0ba      	b.n	80019d8 <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 8001862:	2200      	movs	r2, #0
 8001864:	2110      	movs	r1, #16
 8001866:	485e      	ldr	r0, [pc, #376]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 8001868:	f001 fb92 	bl	8002f90 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 800186c:	2287      	movs	r2, #135	@ 0x87
 800186e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001872:	2008      	movs	r0, #8
 8001874:	f7ff ff87 	bl	8001786 <SD_SendCommand>
 8001878:	4603      	mov	r3, r0
 800187a:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 800187c:	2300      	movs	r3, #0
 800187e:	73fb      	strb	r3, [r7, #15]
 8001880:	e00c      	b.n	800189c <SD_SPI_Init+0x94>
 8001882:	7bfc      	ldrb	r4, [r7, #15]
 8001884:	f7ff fefe 	bl	8001684 <SD_ReceiveByte>
 8001888:	4603      	mov	r3, r0
 800188a:	461a      	mov	r2, r3
 800188c:	f104 0310 	add.w	r3, r4, #16
 8001890:	443b      	add	r3, r7
 8001892:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	3301      	adds	r3, #1
 800189a:	73fb      	strb	r3, [r7, #15]
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	2b03      	cmp	r3, #3
 80018a0:	d9ef      	bls.n	8001882 <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 80018a2:	2201      	movs	r2, #1
 80018a4:	2110      	movs	r1, #16
 80018a6:	484e      	ldr	r0, [pc, #312]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 80018a8:	f001 fb72 	bl	8002f90 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 80018ac:	20ff      	movs	r0, #255	@ 0xff
 80018ae:	f7ff fed7 	bl	8001660 <SD_TransmitByte>

    sdhc = 0;
 80018b2:	4b4c      	ldr	r3, [pc, #304]	@ (80019e4 <SD_SPI_Init+0x1dc>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 80018b8:	f000 fd88 	bl	80023cc <HAL_GetTick>
 80018bc:	4603      	mov	r3, r0
 80018be:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80018c2:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 80018c4:	7bbb      	ldrb	r3, [r7, #14]
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d15a      	bne.n	8001980 <SD_SPI_Init+0x178>
 80018ca:	79bb      	ldrb	r3, [r7, #6]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d157      	bne.n	8001980 <SD_SPI_Init+0x178>
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	2baa      	cmp	r3, #170	@ 0xaa
 80018d4:	d154      	bne.n	8001980 <SD_SPI_Init+0x178>
        do {
            SD_CS_LOW();
 80018d6:	2200      	movs	r2, #0
 80018d8:	2110      	movs	r1, #16
 80018da:	4841      	ldr	r0, [pc, #260]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 80018dc:	f001 fb58 	bl	8002f90 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 80018e0:	22ff      	movs	r2, #255	@ 0xff
 80018e2:	2100      	movs	r1, #0
 80018e4:	2037      	movs	r0, #55	@ 0x37
 80018e6:	f7ff ff4e 	bl	8001786 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 80018ea:	22ff      	movs	r2, #255	@ 0xff
 80018ec:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80018f0:	2029      	movs	r0, #41	@ 0x29
 80018f2:	f7ff ff48 	bl	8001786 <SD_SendCommand>
 80018f6:	4603      	mov	r3, r0
 80018f8:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80018fa:	2201      	movs	r2, #1
 80018fc:	2110      	movs	r1, #16
 80018fe:	4838      	ldr	r0, [pc, #224]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 8001900:	f001 fb46 	bl	8002f90 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8001904:	20ff      	movs	r0, #255	@ 0xff
 8001906:	f7ff feab 	bl	8001660 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 800190a:	7bbb      	ldrb	r3, [r7, #14]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d005      	beq.n	800191c <SD_SPI_Init+0x114>
 8001910:	f000 fd5c 	bl	80023cc <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	4293      	cmp	r3, r2
 800191a:	d8dc      	bhi.n	80018d6 <SD_SPI_Init+0xce>

        if (response != 0x00) return SD_ERROR;
 800191c:	7bbb      	ldrb	r3, [r7, #14]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <SD_SPI_Init+0x11e>
 8001922:	2301      	movs	r3, #1
 8001924:	e058      	b.n	80019d8 <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 8001926:	2200      	movs	r2, #0
 8001928:	2110      	movs	r1, #16
 800192a:	482d      	ldr	r0, [pc, #180]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 800192c:	f001 fb30 	bl	8002f90 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 8001930:	22ff      	movs	r2, #255	@ 0xff
 8001932:	2100      	movs	r1, #0
 8001934:	203a      	movs	r0, #58	@ 0x3a
 8001936:	f7ff ff26 	bl	8001786 <SD_SendCommand>
 800193a:	4603      	mov	r3, r0
 800193c:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 800193e:	2300      	movs	r3, #0
 8001940:	73fb      	strb	r3, [r7, #15]
 8001942:	e00c      	b.n	800195e <SD_SPI_Init+0x156>
 8001944:	7bfc      	ldrb	r4, [r7, #15]
 8001946:	f7ff fe9d 	bl	8001684 <SD_ReceiveByte>
 800194a:	4603      	mov	r3, r0
 800194c:	461a      	mov	r2, r3
 800194e:	f104 0310 	add.w	r3, r4, #16
 8001952:	443b      	add	r3, r7
 8001954:	f803 2c10 	strb.w	r2, [r3, #-16]
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	3301      	adds	r3, #1
 800195c:	73fb      	strb	r3, [r7, #15]
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	2b03      	cmp	r3, #3
 8001962:	d9ef      	bls.n	8001944 <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 8001964:	2201      	movs	r2, #1
 8001966:	2110      	movs	r1, #16
 8001968:	481d      	ldr	r0, [pc, #116]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 800196a:	f001 fb11 	bl	8002f90 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 800196e:	783b      	ldrb	r3, [r7, #0]
 8001970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001974:	2b00      	cmp	r3, #0
 8001976:	d02a      	beq.n	80019ce <SD_SPI_Init+0x1c6>
 8001978:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <SD_SPI_Init+0x1dc>)
 800197a:	2201      	movs	r2, #1
 800197c:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 800197e:	e026      	b.n	80019ce <SD_SPI_Init+0x1c6>
    } else {
        do {
            SD_CS_LOW();
 8001980:	2200      	movs	r2, #0
 8001982:	2110      	movs	r1, #16
 8001984:	4816      	ldr	r0, [pc, #88]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 8001986:	f001 fb03 	bl	8002f90 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 800198a:	22ff      	movs	r2, #255	@ 0xff
 800198c:	2100      	movs	r1, #0
 800198e:	2037      	movs	r0, #55	@ 0x37
 8001990:	f7ff fef9 	bl	8001786 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 8001994:	22ff      	movs	r2, #255	@ 0xff
 8001996:	2100      	movs	r1, #0
 8001998:	2029      	movs	r0, #41	@ 0x29
 800199a:	f7ff fef4 	bl	8001786 <SD_SendCommand>
 800199e:	4603      	mov	r3, r0
 80019a0:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80019a2:	2201      	movs	r2, #1
 80019a4:	2110      	movs	r1, #16
 80019a6:	480e      	ldr	r0, [pc, #56]	@ (80019e0 <SD_SPI_Init+0x1d8>)
 80019a8:	f001 faf2 	bl	8002f90 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 80019ac:	20ff      	movs	r0, #255	@ 0xff
 80019ae:	f7ff fe57 	bl	8001660 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 80019b2:	7bbb      	ldrb	r3, [r7, #14]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d005      	beq.n	80019c4 <SD_SPI_Init+0x1bc>
 80019b8:	f000 fd08 	bl	80023cc <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d8dd      	bhi.n	8001980 <SD_SPI_Init+0x178>
        if (response != 0x00) return SD_ERROR;
 80019c4:	7bbb      	ldrb	r3, [r7, #14]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <SD_SPI_Init+0x1c8>
 80019ca:	2301      	movs	r3, #1
 80019cc:	e004      	b.n	80019d8 <SD_SPI_Init+0x1d0>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 80019ce:	bf00      	nop
    }

    card_initialized = 1;
 80019d0:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <SD_SPI_Init+0x1e0>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd90      	pop	{r4, r7, pc}
 80019e0:	40020400 	.word	0x40020400
 80019e4:	20000450 	.word	0x20000450
 80019e8:	20000451 	.word	0x20000451

080019ec <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d101      	bne.n	8001a02 <SD_ReadBlocks+0x16>
 80019fe:	2301      	movs	r3, #1
 8001a00:	e054      	b.n	8001aac <SD_ReadBlocks+0xc0>

    if (count == 1) {
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d14b      	bne.n	8001aa0 <SD_ReadBlocks+0xb4>
    	if (!sdhc) sector *= 512;
 8001a08:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab4 <SD_ReadBlocks+0xc8>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d102      	bne.n	8001a16 <SD_ReadBlocks+0x2a>
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	025b      	lsls	r3, r3, #9
 8001a14:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8001a16:	2200      	movs	r2, #0
 8001a18:	2110      	movs	r1, #16
 8001a1a:	4827      	ldr	r0, [pc, #156]	@ (8001ab8 <SD_ReadBlocks+0xcc>)
 8001a1c:	f001 fab8 	bl	8002f90 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 8001a20:	22ff      	movs	r2, #255	@ 0xff
 8001a22:	68b9      	ldr	r1, [r7, #8]
 8001a24:	2011      	movs	r0, #17
 8001a26:	f7ff feae 	bl	8001786 <SD_SendCommand>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <SD_ReadBlocks+0x52>
            SD_CS_HIGH();
 8001a30:	2201      	movs	r2, #1
 8001a32:	2110      	movs	r1, #16
 8001a34:	4820      	ldr	r0, [pc, #128]	@ (8001ab8 <SD_ReadBlocks+0xcc>)
 8001a36:	f001 faab 	bl	8002f90 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e036      	b.n	8001aac <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8001a3e:	f000 fcc5 	bl	80023cc <HAL_GetTick>
 8001a42:	4603      	mov	r3, r0
 8001a44:	33c8      	adds	r3, #200	@ 0xc8
 8001a46:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 8001a48:	f7ff fe1c 	bl	8001684 <SD_ReceiveByte>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001a50:	7cfb      	ldrb	r3, [r7, #19]
 8001a52:	2bfe      	cmp	r3, #254	@ 0xfe
 8001a54:	d006      	beq.n	8001a64 <SD_ReadBlocks+0x78>
        } while (HAL_GetTick() < timeout);
 8001a56:	f000 fcb9 	bl	80023cc <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d8f2      	bhi.n	8001a48 <SD_ReadBlocks+0x5c>
 8001a62:	e000      	b.n	8001a66 <SD_ReadBlocks+0x7a>
            if (token == 0xFE) break;
 8001a64:	bf00      	nop
        if (token != 0xFE) {
 8001a66:	7cfb      	ldrb	r3, [r7, #19]
 8001a68:	2bfe      	cmp	r3, #254	@ 0xfe
 8001a6a:	d006      	beq.n	8001a7a <SD_ReadBlocks+0x8e>
            SD_CS_HIGH();
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	2110      	movs	r1, #16
 8001a70:	4811      	ldr	r0, [pc, #68]	@ (8001ab8 <SD_ReadBlocks+0xcc>)
 8001a72:	f001 fa8d 	bl	8002f90 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e018      	b.n	8001aac <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 8001a7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	f7ff fe36 	bl	80016f0 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 8001a84:	f7ff fdfe 	bl	8001684 <SD_ReceiveByte>
        SD_ReceiveByte();
 8001a88:	f7ff fdfc 	bl	8001684 <SD_ReceiveByte>
        SD_CS_HIGH();
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	2110      	movs	r1, #16
 8001a90:	4809      	ldr	r0, [pc, #36]	@ (8001ab8 <SD_ReadBlocks+0xcc>)
 8001a92:	f001 fa7d 	bl	8002f90 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8001a96:	20ff      	movs	r0, #255	@ 0xff
 8001a98:	f7ff fde2 	bl	8001660 <SD_TransmitByte>
        return SD_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	e005      	b.n	8001aac <SD_ReadBlocks+0xc0>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	68b9      	ldr	r1, [r7, #8]
 8001aa4:	68f8      	ldr	r0, [r7, #12]
 8001aa6:	f000 f809 	bl	8001abc <SD_ReadMultiBlocks>
 8001aaa:	4603      	mov	r3, r0
    }
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3718      	adds	r7, #24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000450 	.word	0x20000450
 8001ab8:	40020400 	.word	0x40020400

08001abc <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <SD_ReadMultiBlocks+0x16>
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e058      	b.n	8001b84 <SD_ReadMultiBlocks+0xc8>
    if (!sdhc) sector *= 512;
 8001ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b8c <SD_ReadMultiBlocks+0xd0>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d102      	bne.n	8001ae0 <SD_ReadMultiBlocks+0x24>
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	025b      	lsls	r3, r3, #9
 8001ade:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	2110      	movs	r1, #16
 8001ae4:	482a      	ldr	r0, [pc, #168]	@ (8001b90 <SD_ReadMultiBlocks+0xd4>)
 8001ae6:	f001 fa53 	bl	8002f90 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 8001aea:	22ff      	movs	r2, #255	@ 0xff
 8001aec:	68b9      	ldr	r1, [r7, #8]
 8001aee:	2012      	movs	r0, #18
 8001af0:	f7ff fe49 	bl	8001786 <SD_SendCommand>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d031      	beq.n	8001b5e <SD_ReadMultiBlocks+0xa2>
        SD_CS_HIGH();
 8001afa:	2201      	movs	r2, #1
 8001afc:	2110      	movs	r1, #16
 8001afe:	4824      	ldr	r0, [pc, #144]	@ (8001b90 <SD_ReadMultiBlocks+0xd4>)
 8001b00:	f001 fa46 	bl	8002f90 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e03d      	b.n	8001b84 <SD_ReadMultiBlocks+0xc8>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8001b08:	f000 fc60 	bl	80023cc <HAL_GetTick>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	33c8      	adds	r3, #200	@ 0xc8
 8001b10:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 8001b12:	f7ff fdb7 	bl	8001684 <SD_ReceiveByte>
 8001b16:	4603      	mov	r3, r0
 8001b18:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001b1a:	7cfb      	ldrb	r3, [r7, #19]
 8001b1c:	2bfe      	cmp	r3, #254	@ 0xfe
 8001b1e:	d006      	beq.n	8001b2e <SD_ReadMultiBlocks+0x72>
        } while (HAL_GetTick() < timeout);
 8001b20:	f000 fc54 	bl	80023cc <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d8f2      	bhi.n	8001b12 <SD_ReadMultiBlocks+0x56>
 8001b2c:	e000      	b.n	8001b30 <SD_ReadMultiBlocks+0x74>
            if (token == 0xFE) break;
 8001b2e:	bf00      	nop

        if (token != 0xFE) {
 8001b30:	7cfb      	ldrb	r3, [r7, #19]
 8001b32:	2bfe      	cmp	r3, #254	@ 0xfe
 8001b34:	d006      	beq.n	8001b44 <SD_ReadMultiBlocks+0x88>
            SD_CS_HIGH();
 8001b36:	2201      	movs	r2, #1
 8001b38:	2110      	movs	r1, #16
 8001b3a:	4815      	ldr	r0, [pc, #84]	@ (8001b90 <SD_ReadMultiBlocks+0xd4>)
 8001b3c:	f001 fa28 	bl	8002f90 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e01f      	b.n	8001b84 <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 8001b44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f7ff fdd1 	bl	80016f0 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 8001b4e:	f7ff fd99 	bl	8001684 <SD_ReceiveByte>
        SD_ReceiveByte();
 8001b52:	f7ff fd97 	bl	8001684 <SD_ReceiveByte>

        buff += 512;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b5c:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	1e5a      	subs	r2, r3, #1
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1cf      	bne.n	8001b08 <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 8001b68:	22ff      	movs	r2, #255	@ 0xff
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	200c      	movs	r0, #12
 8001b6e:	f7ff fe0a 	bl	8001786 <SD_SendCommand>
    SD_CS_HIGH();
 8001b72:	2201      	movs	r2, #1
 8001b74:	2110      	movs	r1, #16
 8001b76:	4806      	ldr	r0, [pc, #24]	@ (8001b90 <SD_ReadMultiBlocks+0xd4>)
 8001b78:	f001 fa0a 	bl	8002f90 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 8001b7c:	20ff      	movs	r0, #255	@ 0xff
 8001b7e:	f7ff fd6f 	bl	8001660 <SD_TransmitByte>

    return SD_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000450 	.word	0x20000450
 8001b90:	40020400 	.word	0x40020400

08001b94 <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <SD_WriteBlocks+0x16>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e051      	b.n	8001c4e <SD_WriteBlocks+0xba>

    if (count == 1) {
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d148      	bne.n	8001c42 <SD_WriteBlocks+0xae>
    	if (!sdhc) sector *= 512;
 8001bb0:	4b29      	ldr	r3, [pc, #164]	@ (8001c58 <SD_WriteBlocks+0xc4>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d102      	bne.n	8001bbe <SD_WriteBlocks+0x2a>
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	025b      	lsls	r3, r3, #9
 8001bbc:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2110      	movs	r1, #16
 8001bc2:	4826      	ldr	r0, [pc, #152]	@ (8001c5c <SD_WriteBlocks+0xc8>)
 8001bc4:	f001 f9e4 	bl	8002f90 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 8001bc8:	22ff      	movs	r2, #255	@ 0xff
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	2018      	movs	r0, #24
 8001bce:	f7ff fdda 	bl	8001786 <SD_SendCommand>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <SD_WriteBlocks+0x52>
            SD_CS_HIGH();
 8001bd8:	2201      	movs	r2, #1
 8001bda:	2110      	movs	r1, #16
 8001bdc:	481f      	ldr	r0, [pc, #124]	@ (8001c5c <SD_WriteBlocks+0xc8>)
 8001bde:	f001 f9d7 	bl	8002f90 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e033      	b.n	8001c4e <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 8001be6:	20fe      	movs	r0, #254	@ 0xfe
 8001be8:	f7ff fd3a 	bl	8001660 <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 8001bec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	f7ff fd5f 	bl	80016b4 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 8001bf6:	20ff      	movs	r0, #255	@ 0xff
 8001bf8:	f7ff fd32 	bl	8001660 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8001bfc:	20ff      	movs	r0, #255	@ 0xff
 8001bfe:	f7ff fd2f 	bl	8001660 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8001c02:	f7ff fd3f 	bl	8001684 <SD_ReceiveByte>
 8001c06:	4603      	mov	r3, r0
 8001c08:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8001c0a:	7dfb      	ldrb	r3, [r7, #23]
 8001c0c:	f003 031f 	and.w	r3, r3, #31
 8001c10:	2b05      	cmp	r3, #5
 8001c12:	d006      	beq.n	8001c22 <SD_WriteBlocks+0x8e>
            SD_CS_HIGH();
 8001c14:	2201      	movs	r2, #1
 8001c16:	2110      	movs	r1, #16
 8001c18:	4810      	ldr	r0, [pc, #64]	@ (8001c5c <SD_WriteBlocks+0xc8>)
 8001c1a:	f001 f9b9 	bl	8002f90 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e015      	b.n	8001c4e <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0);
 8001c22:	bf00      	nop
 8001c24:	f7ff fd2e 	bl	8001684 <SD_ReceiveByte>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0fa      	beq.n	8001c24 <SD_WriteBlocks+0x90>
        SD_CS_HIGH();
 8001c2e:	2201      	movs	r2, #1
 8001c30:	2110      	movs	r1, #16
 8001c32:	480a      	ldr	r0, [pc, #40]	@ (8001c5c <SD_WriteBlocks+0xc8>)
 8001c34:	f001 f9ac 	bl	8002f90 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8001c38:	20ff      	movs	r0, #255	@ 0xff
 8001c3a:	f7ff fd11 	bl	8001660 <SD_TransmitByte>

        return SD_OK;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	e005      	b.n	8001c4e <SD_WriteBlocks+0xba>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 f80a 	bl	8001c60 <SD_WriteMultiBlocks>
 8001c4c:	4603      	mov	r3, r0
    }
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	20000450 	.word	0x20000450
 8001c5c:	40020400 	.word	0x40020400

08001c60 <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <SD_WriteMultiBlocks+0x16>
 8001c72:	2301      	movs	r3, #1
 8001c74:	e059      	b.n	8001d2a <SD_WriteMultiBlocks+0xca>
    if (!sdhc) sector *= 512;
 8001c76:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <SD_WriteMultiBlocks+0xd4>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d102      	bne.n	8001c84 <SD_WriteMultiBlocks+0x24>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	025b      	lsls	r3, r3, #9
 8001c82:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8001c84:	2200      	movs	r2, #0
 8001c86:	2110      	movs	r1, #16
 8001c88:	482b      	ldr	r0, [pc, #172]	@ (8001d38 <SD_WriteMultiBlocks+0xd8>)
 8001c8a:	f001 f981 	bl	8002f90 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 8001c8e:	22ff      	movs	r2, #255	@ 0xff
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	2019      	movs	r0, #25
 8001c94:	f7ff fd77 	bl	8001786 <SD_SendCommand>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d02e      	beq.n	8001cfc <SD_WriteMultiBlocks+0x9c>
        SD_CS_HIGH();
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	2110      	movs	r1, #16
 8001ca2:	4825      	ldr	r0, [pc, #148]	@ (8001d38 <SD_WriteMultiBlocks+0xd8>)
 8001ca4:	f001 f974 	bl	8002f90 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e03e      	b.n	8001d2a <SD_WriteMultiBlocks+0xca>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 8001cac:	20fc      	movs	r0, #252	@ 0xfc
 8001cae:	f7ff fcd7 	bl	8001660 <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 8001cb2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f7ff fcfc 	bl	80016b4 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 8001cbc:	20ff      	movs	r0, #255	@ 0xff
 8001cbe:	f7ff fccf 	bl	8001660 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8001cc2:	20ff      	movs	r0, #255	@ 0xff
 8001cc4:	f7ff fccc 	bl	8001660 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8001cc8:	f7ff fcdc 	bl	8001684 <SD_ReceiveByte>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8001cd0:	7dfb      	ldrb	r3, [r7, #23]
 8001cd2:	f003 031f 	and.w	r3, r3, #31
 8001cd6:	2b05      	cmp	r3, #5
 8001cd8:	d006      	beq.n	8001ce8 <SD_WriteMultiBlocks+0x88>
            SD_CS_HIGH();
 8001cda:	2201      	movs	r2, #1
 8001cdc:	2110      	movs	r1, #16
 8001cde:	4816      	ldr	r0, [pc, #88]	@ (8001d38 <SD_WriteMultiBlocks+0xd8>)
 8001ce0:	f001 f956 	bl	8002f90 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e020      	b.n	8001d2a <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 8001ce8:	bf00      	nop
 8001cea:	f7ff fccb 	bl	8001684 <SD_ReceiveByte>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0fa      	beq.n	8001cea <SD_WriteMultiBlocks+0x8a>
        buff += 512;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001cfa:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	1e5a      	subs	r2, r3, #1
 8001d00:	607a      	str	r2, [r7, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1d2      	bne.n	8001cac <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 8001d06:	20fd      	movs	r0, #253	@ 0xfd
 8001d08:	f7ff fcaa 	bl	8001660 <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 8001d0c:	bf00      	nop
 8001d0e:	f7ff fcb9 	bl	8001684 <SD_ReceiveByte>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0fa      	beq.n	8001d0e <SD_WriteMultiBlocks+0xae>

    SD_CS_HIGH();
 8001d18:	2201      	movs	r2, #1
 8001d1a:	2110      	movs	r1, #16
 8001d1c:	4806      	ldr	r0, [pc, #24]	@ (8001d38 <SD_WriteMultiBlocks+0xd8>)
 8001d1e:	f001 f937 	bl	8002f90 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8001d22:	20ff      	movs	r0, #255	@ 0xff
 8001d24:	f7ff fc9c 	bl	8001660 <SD_TransmitByte>

    return SD_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000450 	.word	0x20000450
 8001d38:	40020400 	.word	0x40020400

08001d3c <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d42:	4a18      	ldr	r2, [pc, #96]	@ (8001da4 <MX_SPI1_Init+0x68>)
 8001d44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d4e:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d54:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d5a:	4b11      	ldr	r3, [pc, #68]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d60:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d66:	4b0e      	ldr	r3, [pc, #56]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d6c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d70:	2208      	movs	r2, #8
 8001d72:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d7a:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d80:	4b07      	ldr	r3, [pc, #28]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d88:	220a      	movs	r2, #10
 8001d8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d8c:	4804      	ldr	r0, [pc, #16]	@ (8001da0 <MX_SPI1_Init+0x64>)
 8001d8e:	f001 fda3 	bl	80038d8 <HAL_SPI_Init>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d98:	f7ff fac4 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000654 	.word	0x20000654
 8001da4:	40013000 	.word	0x40013000

08001da8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	@ 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 0314 	add.w	r3, r7, #20
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a47      	ldr	r2, [pc, #284]	@ (8001ee4 <HAL_SPI_MspInit+0x13c>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	f040 8088 	bne.w	8001edc <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dcc:	2300      	movs	r3, #0
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	4b45      	ldr	r3, [pc, #276]	@ (8001ee8 <HAL_SPI_MspInit+0x140>)
 8001dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd4:	4a44      	ldr	r2, [pc, #272]	@ (8001ee8 <HAL_SPI_MspInit+0x140>)
 8001dd6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001dda:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ddc:	4b42      	ldr	r3, [pc, #264]	@ (8001ee8 <HAL_SPI_MspInit+0x140>)
 8001dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001de4:	613b      	str	r3, [r7, #16]
 8001de6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	4b3e      	ldr	r3, [pc, #248]	@ (8001ee8 <HAL_SPI_MspInit+0x140>)
 8001dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df0:	4a3d      	ldr	r2, [pc, #244]	@ (8001ee8 <HAL_SPI_MspInit+0x140>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001df8:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee8 <HAL_SPI_MspInit+0x140>)
 8001dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e04:	23e0      	movs	r3, #224	@ 0xe0
 8001e06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e14:	2305      	movs	r3, #5
 8001e16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4833      	ldr	r0, [pc, #204]	@ (8001eec <HAL_SPI_MspInit+0x144>)
 8001e20:	f000 ff32 	bl	8002c88 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001e24:	4b32      	ldr	r3, [pc, #200]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e26:	4a33      	ldr	r2, [pc, #204]	@ (8001ef4 <HAL_SPI_MspInit+0x14c>)
 8001e28:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001e2a:	4b31      	ldr	r3, [pc, #196]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e2c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001e30:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e32:	4b2f      	ldr	r3, [pc, #188]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e38:	4b2d      	ldr	r3, [pc, #180]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e44:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e46:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e4c:	4b28      	ldr	r3, [pc, #160]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001e52:	4b27      	ldr	r3, [pc, #156]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e58:	4b25      	ldr	r3, [pc, #148]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e5e:	4b24      	ldr	r3, [pc, #144]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001e64:	4822      	ldr	r0, [pc, #136]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e66:	f000 fb9f 	bl	80025a8 <HAL_DMA_Init>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001e70:	f7ff fa58 	bl	8001324 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a1e      	ldr	r2, [pc, #120]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e78:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <HAL_SPI_MspInit+0x148>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001e80:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001e82:	4a1e      	ldr	r2, [pc, #120]	@ (8001efc <HAL_SPI_MspInit+0x154>)
 8001e84:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001e86:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001e88:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001e8c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001e90:	2240      	movs	r2, #64	@ 0x40
 8001e92:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e94:	4b18      	ldr	r3, [pc, #96]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e9a:	4b17      	ldr	r3, [pc, #92]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001e9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ea0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ea8:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001eae:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001eb4:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001ec0:	480d      	ldr	r0, [pc, #52]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001ec2:	f000 fb71 	bl	80025a8 <HAL_DMA_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001ecc:	f7ff fa2a 	bl	8001324 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a09      	ldr	r2, [pc, #36]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001ed4:	649a      	str	r2, [r3, #72]	@ 0x48
 8001ed6:	4a08      	ldr	r2, [pc, #32]	@ (8001ef8 <HAL_SPI_MspInit+0x150>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001edc:	bf00      	nop
 8001ede:	3728      	adds	r7, #40	@ 0x28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40013000 	.word	0x40013000
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	40020000 	.word	0x40020000
 8001ef0:	200006ac 	.word	0x200006ac
 8001ef4:	40026410 	.word	0x40026410
 8001ef8:	2000070c 	.word	0x2000070c
 8001efc:	40026458 	.word	0x40026458

08001f00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	4b12      	ldr	r3, [pc, #72]	@ (8001f54 <HAL_MspInit+0x54>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0e:	4a11      	ldr	r2, [pc, #68]	@ (8001f54 <HAL_MspInit+0x54>)
 8001f10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f16:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <HAL_MspInit+0x54>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f1e:	607b      	str	r3, [r7, #4]
 8001f20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	603b      	str	r3, [r7, #0]
 8001f26:	4b0b      	ldr	r3, [pc, #44]	@ (8001f54 <HAL_MspInit+0x54>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f54 <HAL_MspInit+0x54>)
 8001f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f32:	4b08      	ldr	r3, [pc, #32]	@ (8001f54 <HAL_MspInit+0x54>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	210f      	movs	r1, #15
 8001f42:	f06f 0001 	mvn.w	r0, #1
 8001f46:	f000 fb05 	bl	8002554 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40023800 	.word	0x40023800

08001f58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08c      	sub	sp, #48	@ 0x30
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	4b2e      	ldr	r3, [pc, #184]	@ (8002028 <HAL_InitTick+0xd0>)
 8001f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f70:	4a2d      	ldr	r2, [pc, #180]	@ (8002028 <HAL_InitTick+0xd0>)
 8001f72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f76:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f78:	4b2b      	ldr	r3, [pc, #172]	@ (8002028 <HAL_InitTick+0xd0>)
 8001f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f80:	60bb      	str	r3, [r7, #8]
 8001f82:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f84:	f107 020c 	add.w	r2, r7, #12
 8001f88:	f107 0310 	add.w	r3, r7, #16
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f001 fc70 	bl	8003874 <HAL_RCC_GetClockConfig>

  /* Compute TIM9 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001f94:	f001 fc5a 	bl	800384c <HAL_RCC_GetPCLK2Freq>
 8001f98:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f9c:	4a23      	ldr	r2, [pc, #140]	@ (800202c <HAL_InitTick+0xd4>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	0c9b      	lsrs	r3, r3, #18
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 8001fa8:	4b21      	ldr	r3, [pc, #132]	@ (8002030 <HAL_InitTick+0xd8>)
 8001faa:	4a22      	ldr	r2, [pc, #136]	@ (8002034 <HAL_InitTick+0xdc>)
 8001fac:	601a      	str	r2, [r3, #0]
   * Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 8001fae:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <HAL_InitTick+0xd8>)
 8001fb0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fb4:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 8001fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8002030 <HAL_InitTick+0xd8>)
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fba:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 8001fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8002030 <HAL_InitTick+0xd8>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <HAL_InitTick+0xd8>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc8:	4b19      	ldr	r3, [pc, #100]	@ (8002030 <HAL_InitTick+0xd8>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim9);
 8001fce:	4818      	ldr	r0, [pc, #96]	@ (8002030 <HAL_InitTick+0xd8>)
 8001fd0:	f002 fc54 	bl	800487c <HAL_TIM_Base_Init>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001fda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d11b      	bne.n	800201a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim9);
 8001fe2:	4813      	ldr	r0, [pc, #76]	@ (8002030 <HAL_InitTick+0xd8>)
 8001fe4:	f002 fca4 	bl	8004930 <HAL_TIM_Base_Start_IT>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001fee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d111      	bne.n	800201a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM9 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001ff6:	2018      	movs	r0, #24
 8001ff8:	f000 fac8 	bl	800258c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b0f      	cmp	r3, #15
 8002000:	d808      	bhi.n	8002014 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority, 0U);
 8002002:	2200      	movs	r2, #0
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	2018      	movs	r0, #24
 8002008:	f000 faa4 	bl	8002554 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800200c:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <HAL_InitTick+0xe0>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6013      	str	r3, [r2, #0]
 8002012:	e002      	b.n	800201a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800201a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800201e:	4618      	mov	r0, r3
 8002020:	3730      	adds	r7, #48	@ 0x30
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40023800 	.word	0x40023800
 800202c:	431bde83 	.word	0x431bde83
 8002030:	2000076c 	.word	0x2000076c
 8002034:	40014000 	.word	0x40014000
 8002038:	20000004 	.word	0x20000004

0800203c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <NMI_Handler+0x4>

08002044 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <HardFault_Handler+0x4>

0800204c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002050:	bf00      	nop
 8002052:	e7fd      	b.n	8002050 <MemManage_Handler+0x4>

08002054 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002058:	bf00      	nop
 800205a:	e7fd      	b.n	8002058 <BusFault_Handler+0x4>

0800205c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002060:	bf00      	nop
 8002062:	e7fd      	b.n	8002060 <UsageFault_Handler+0x4>

08002064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002078:	4802      	ldr	r0, [pc, #8]	@ (8002084 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800207a:	f002 fcbb 	bl	80049f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	2000076c 	.word	0x2000076c

08002088 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800208c:	4802      	ldr	r0, [pc, #8]	@ (8002098 <DMA2_Stream0_IRQHandler+0x10>)
 800208e:	f000 fb91 	bl	80027b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	200006ac 	.word	0x200006ac

0800209c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80020a0:	4802      	ldr	r0, [pc, #8]	@ (80020ac <DMA2_Stream3_IRQHandler+0x10>)
 80020a2:	f000 fb87 	bl	80027b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	2000070c 	.word	0x2000070c

080020b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return 1;
 80020b4:	2301      	movs	r3, #1
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_kill>:

int _kill(int pid, int sig)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020ca:	f00b f853 	bl	800d174 <__errno>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2216      	movs	r2, #22
 80020d2:	601a      	str	r2, [r3, #0]
  return -1;
 80020d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3708      	adds	r7, #8
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <_exit>:

void _exit (int status)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020e8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7ff ffe7 	bl	80020c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020f2:	bf00      	nop
 80020f4:	e7fd      	b.n	80020f2 <_exit+0x12>

080020f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b086      	sub	sp, #24
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	e00a      	b.n	800211e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002108:	f3af 8000 	nop.w
 800210c:	4601      	mov	r1, r0
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	1c5a      	adds	r2, r3, #1
 8002112:	60ba      	str	r2, [r7, #8]
 8002114:	b2ca      	uxtb	r2, r1
 8002116:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	3301      	adds	r3, #1
 800211c:	617b      	str	r3, [r7, #20]
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	429a      	cmp	r2, r3
 8002124:	dbf0      	blt.n	8002108 <_read+0x12>
  }

  return len;
 8002126:	687b      	ldr	r3, [r7, #4]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002138:	f04f 33ff 	mov.w	r3, #4294967295
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002158:	605a      	str	r2, [r3, #4]
  return 0;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_isatty>:

int _isatty(int file)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002170:	2301      	movs	r3, #1
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a0:	4a14      	ldr	r2, [pc, #80]	@ (80021f4 <_sbrk+0x5c>)
 80021a2:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <_sbrk+0x60>)
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <_sbrk+0x64>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d102      	bne.n	80021ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b4:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <_sbrk+0x64>)
 80021b6:	4a12      	ldr	r2, [pc, #72]	@ (8002200 <_sbrk+0x68>)
 80021b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ba:	4b10      	ldr	r3, [pc, #64]	@ (80021fc <_sbrk+0x64>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d207      	bcs.n	80021d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c8:	f00a ffd4 	bl	800d174 <__errno>
 80021cc:	4603      	mov	r3, r0
 80021ce:	220c      	movs	r2, #12
 80021d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
 80021d6:	e009      	b.n	80021ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <_sbrk+0x64>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021de:	4b07      	ldr	r3, [pc, #28]	@ (80021fc <_sbrk+0x64>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	4a05      	ldr	r2, [pc, #20]	@ (80021fc <_sbrk+0x64>)
 80021e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ea:	68fb      	ldr	r3, [r7, #12]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20010000 	.word	0x20010000
 80021f8:	00000400 	.word	0x00000400
 80021fc:	200007b4 	.word	0x200007b4
 8002200:	200052d8 	.word	0x200052d8

08002204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <SystemInit+0x20>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800220e:	4a05      	ldr	r2, [pc, #20]	@ (8002224 <SystemInit+0x20>)
 8002210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800222c:	4b11      	ldr	r3, [pc, #68]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 800222e:	4a12      	ldr	r2, [pc, #72]	@ (8002278 <MX_USART1_UART_Init+0x50>)
 8002230:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002232:	4b10      	ldr	r3, [pc, #64]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 8002234:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002238:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800223a:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002240:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 8002242:	2200      	movs	r2, #0
 8002244:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002246:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800224c:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 800224e:	220c      	movs	r2, #12
 8002250:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002252:	4b08      	ldr	r3, [pc, #32]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 8002254:	2200      	movs	r2, #0
 8002256:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002258:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 800225a:	2200      	movs	r2, #0
 800225c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800225e:	4805      	ldr	r0, [pc, #20]	@ (8002274 <MX_USART1_UART_Init+0x4c>)
 8002260:	f002 fd7a 	bl	8004d58 <HAL_UART_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800226a:	f7ff f85b 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200007b8 	.word	0x200007b8
 8002278:	40011000 	.word	0x40011000

0800227c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08a      	sub	sp, #40	@ 0x28
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a19      	ldr	r2, [pc, #100]	@ (8002300 <HAL_UART_MspInit+0x84>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d12c      	bne.n	80022f8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	613b      	str	r3, [r7, #16]
 80022a2:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <HAL_UART_MspInit+0x88>)
 80022a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a6:	4a17      	ldr	r2, [pc, #92]	@ (8002304 <HAL_UART_MspInit+0x88>)
 80022a8:	f043 0310 	orr.w	r3, r3, #16
 80022ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ae:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <HAL_UART_MspInit+0x88>)
 80022b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b2:	f003 0310 	and.w	r3, r3, #16
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_UART_MspInit+0x88>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	4a10      	ldr	r2, [pc, #64]	@ (8002304 <HAL_UART_MspInit+0x88>)
 80022c4:	f043 0301 	orr.w	r3, r3, #1
 80022c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <HAL_UART_MspInit+0x88>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022d6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80022da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022dc:	2302      	movs	r3, #2
 80022de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e4:	2303      	movs	r3, #3
 80022e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022e8:	2307      	movs	r3, #7
 80022ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ec:	f107 0314 	add.w	r3, r7, #20
 80022f0:	4619      	mov	r1, r3
 80022f2:	4805      	ldr	r0, [pc, #20]	@ (8002308 <HAL_UART_MspInit+0x8c>)
 80022f4:	f000 fcc8 	bl	8002c88 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022f8:	bf00      	nop
 80022fa:	3728      	adds	r7, #40	@ 0x28
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40011000 	.word	0x40011000
 8002304:	40023800 	.word	0x40023800
 8002308:	40020000 	.word	0x40020000

0800230c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800230c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002344 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002310:	f7ff ff78 	bl	8002204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002314:	480c      	ldr	r0, [pc, #48]	@ (8002348 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002316:	490d      	ldr	r1, [pc, #52]	@ (800234c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002318:	4a0d      	ldr	r2, [pc, #52]	@ (8002350 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800231a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800231c:	e002      	b.n	8002324 <LoopCopyDataInit>

0800231e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800231e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002322:	3304      	adds	r3, #4

08002324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002328:	d3f9      	bcc.n	800231e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800232a:	4a0a      	ldr	r2, [pc, #40]	@ (8002354 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800232c:	4c0a      	ldr	r4, [pc, #40]	@ (8002358 <LoopFillZerobss+0x22>)
  movs r3, #0
 800232e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002330:	e001      	b.n	8002336 <LoopFillZerobss>

08002332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002334:	3204      	adds	r2, #4

08002336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002338:	d3fb      	bcc.n	8002332 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800233a:	f00a ff21 	bl	800d180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800233e:	f7fe ff4b 	bl	80011d8 <main>
  bx  lr    
 8002342:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002344:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800234c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002350:	0800faa0 	.word	0x0800faa0
  ldr r2, =_sbss
 8002354:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002358:	200052d4 	.word	0x200052d4

0800235c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800235c:	e7fe      	b.n	800235c <ADC_IRQHandler>
	...

08002360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002364:	4b0e      	ldr	r3, [pc, #56]	@ (80023a0 <HAL_Init+0x40>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a0d      	ldr	r2, [pc, #52]	@ (80023a0 <HAL_Init+0x40>)
 800236a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800236e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002370:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <HAL_Init+0x40>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a0a      	ldr	r2, [pc, #40]	@ (80023a0 <HAL_Init+0x40>)
 8002376:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800237a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800237c:	4b08      	ldr	r3, [pc, #32]	@ (80023a0 <HAL_Init+0x40>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a07      	ldr	r2, [pc, #28]	@ (80023a0 <HAL_Init+0x40>)
 8002382:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002386:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002388:	2003      	movs	r0, #3
 800238a:	f000 f8d8 	bl	800253e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800238e:	200f      	movs	r0, #15
 8002390:	f7ff fde2 	bl	8001f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002394:	f7ff fdb4 	bl	8001f00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40023c00 	.word	0x40023c00

080023a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023a8:	4b06      	ldr	r3, [pc, #24]	@ (80023c4 <HAL_IncTick+0x20>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	461a      	mov	r2, r3
 80023ae:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <HAL_IncTick+0x24>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4413      	add	r3, r2
 80023b4:	4a04      	ldr	r2, [pc, #16]	@ (80023c8 <HAL_IncTick+0x24>)
 80023b6:	6013      	str	r3, [r2, #0]
}
 80023b8:	bf00      	nop
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	20000008 	.word	0x20000008
 80023c8:	20000800 	.word	0x20000800

080023cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  return uwTick;
 80023d0:	4b03      	ldr	r3, [pc, #12]	@ (80023e0 <HAL_GetTick+0x14>)
 80023d2:	681b      	ldr	r3, [r3, #0]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	20000800 	.word	0x20000800

080023e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <__NVIC_SetPriorityGrouping+0x44>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002400:	4013      	ands	r3, r2
 8002402:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800240c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002414:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002416:	4a04      	ldr	r2, [pc, #16]	@ (8002428 <__NVIC_SetPriorityGrouping+0x44>)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	60d3      	str	r3, [r2, #12]
}
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002430:	4b04      	ldr	r3, [pc, #16]	@ (8002444 <__NVIC_GetPriorityGrouping+0x18>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	0a1b      	lsrs	r3, r3, #8
 8002436:	f003 0307 	and.w	r3, r3, #7
}
 800243a:	4618      	mov	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	2b00      	cmp	r3, #0
 8002458:	db0b      	blt.n	8002472 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	f003 021f 	and.w	r2, r3, #31
 8002460:	4907      	ldr	r1, [pc, #28]	@ (8002480 <__NVIC_EnableIRQ+0x38>)
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	2001      	movs	r0, #1
 800246a:	fa00 f202 	lsl.w	r2, r0, r2
 800246e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	e000e100 	.word	0xe000e100

08002484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	6039      	str	r1, [r7, #0]
 800248e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	2b00      	cmp	r3, #0
 8002496:	db0a      	blt.n	80024ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	b2da      	uxtb	r2, r3
 800249c:	490c      	ldr	r1, [pc, #48]	@ (80024d0 <__NVIC_SetPriority+0x4c>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	0112      	lsls	r2, r2, #4
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	440b      	add	r3, r1
 80024a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024ac:	e00a      	b.n	80024c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	4908      	ldr	r1, [pc, #32]	@ (80024d4 <__NVIC_SetPriority+0x50>)
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	3b04      	subs	r3, #4
 80024bc:	0112      	lsls	r2, r2, #4
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	440b      	add	r3, r1
 80024c2:	761a      	strb	r2, [r3, #24]
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	e000e100 	.word	0xe000e100
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b089      	sub	sp, #36	@ 0x24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	f1c3 0307 	rsb	r3, r3, #7
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	bf28      	it	cs
 80024f6:	2304      	movcs	r3, #4
 80024f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3304      	adds	r3, #4
 80024fe:	2b06      	cmp	r3, #6
 8002500:	d902      	bls.n	8002508 <NVIC_EncodePriority+0x30>
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3b03      	subs	r3, #3
 8002506:	e000      	b.n	800250a <NVIC_EncodePriority+0x32>
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	f04f 32ff 	mov.w	r2, #4294967295
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43da      	mvns	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	401a      	ands	r2, r3
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002520:	f04f 31ff 	mov.w	r1, #4294967295
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa01 f303 	lsl.w	r3, r1, r3
 800252a:	43d9      	mvns	r1, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	4313      	orrs	r3, r2
         );
}
 8002532:	4618      	mov	r0, r3
 8002534:	3724      	adds	r7, #36	@ 0x24
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7ff ff4c 	bl	80023e4 <__NVIC_SetPriorityGrouping>
}
 800254c:	bf00      	nop
 800254e:	3708      	adds	r7, #8
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
 8002560:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002566:	f7ff ff61 	bl	800242c <__NVIC_GetPriorityGrouping>
 800256a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	68b9      	ldr	r1, [r7, #8]
 8002570:	6978      	ldr	r0, [r7, #20]
 8002572:	f7ff ffb1 	bl	80024d8 <NVIC_EncodePriority>
 8002576:	4602      	mov	r2, r0
 8002578:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff ff80 	bl	8002484 <__NVIC_SetPriority>
}
 8002584:	bf00      	nop
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff ff54 	bl	8002448 <__NVIC_EnableIRQ>
}
 80025a0:	bf00      	nop
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025b4:	f7ff ff0a 	bl	80023cc <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d101      	bne.n	80025c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e099      	b.n	80026f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2202      	movs	r2, #2
 80025c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 0201 	bic.w	r2, r2, #1
 80025e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025e4:	e00f      	b.n	8002606 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025e6:	f7ff fef1 	bl	80023cc <HAL_GetTick>
 80025ea:	4602      	mov	r2, r0
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b05      	cmp	r3, #5
 80025f2:	d908      	bls.n	8002606 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2220      	movs	r2, #32
 80025f8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2203      	movs	r2, #3
 80025fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e078      	b.n	80026f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1e8      	bne.n	80025e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	4b38      	ldr	r3, [pc, #224]	@ (8002700 <HAL_DMA_Init+0x158>)
 8002620:	4013      	ands	r3, r2
 8002622:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002632:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	691b      	ldr	r3, [r3, #16]
 8002638:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800263e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	699b      	ldr	r3, [r3, #24]
 8002644:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800264a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	4313      	orrs	r3, r2
 8002656:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800265c:	2b04      	cmp	r3, #4
 800265e:	d107      	bne.n	8002670 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002668:	4313      	orrs	r3, r2
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	4313      	orrs	r3, r2
 800266e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	f023 0307 	bic.w	r3, r3, #7
 8002686:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	4313      	orrs	r3, r2
 8002690:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	2b04      	cmp	r3, #4
 8002698:	d117      	bne.n	80026ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00e      	beq.n	80026ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f000 fa6f 	bl	8002b90 <DMA_CheckFifoParam>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d008      	beq.n	80026ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2240      	movs	r2, #64	@ 0x40
 80026bc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80026c6:	2301      	movs	r3, #1
 80026c8:	e016      	b.n	80026f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 fa26 	bl	8002b24 <DMA_CalcBaseAndBitshift>
 80026d8:	4603      	mov	r3, r0
 80026da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026e0:	223f      	movs	r2, #63	@ 0x3f
 80026e2:	409a      	lsls	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3718      	adds	r7, #24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	f010803f 	.word	0xf010803f

08002704 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
 8002710:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002712:	2300      	movs	r3, #0
 8002714:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002722:	2b01      	cmp	r3, #1
 8002724:	d101      	bne.n	800272a <HAL_DMA_Start_IT+0x26>
 8002726:	2302      	movs	r3, #2
 8002728:	e040      	b.n	80027ac <HAL_DMA_Start_IT+0xa8>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2b01      	cmp	r3, #1
 800273c:	d12f      	bne.n	800279e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2202      	movs	r2, #2
 8002742:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	68b9      	ldr	r1, [r7, #8]
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 f9b8 	bl	8002ac8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800275c:	223f      	movs	r2, #63	@ 0x3f
 800275e:	409a      	lsls	r2, r3
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0216 	orr.w	r2, r2, #22
 8002772:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002778:	2b00      	cmp	r3, #0
 800277a:	d007      	beq.n	800278c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0208 	orr.w	r2, r2, #8
 800278a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 0201 	orr.w	r2, r2, #1
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	e005      	b.n	80027aa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027a6:	2302      	movs	r3, #2
 80027a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3718      	adds	r7, #24
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027c0:	4b8e      	ldr	r3, [pc, #568]	@ (80029fc <HAL_DMA_IRQHandler+0x248>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a8e      	ldr	r2, [pc, #568]	@ (8002a00 <HAL_DMA_IRQHandler+0x24c>)
 80027c6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ca:	0a9b      	lsrs	r3, r3, #10
 80027cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027de:	2208      	movs	r2, #8
 80027e0:	409a      	lsls	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d01a      	beq.n	8002820 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d013      	beq.n	8002820 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0204 	bic.w	r2, r2, #4
 8002806:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280c:	2208      	movs	r2, #8
 800280e:	409a      	lsls	r2, r3
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002818:	f043 0201 	orr.w	r2, r3, #1
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002824:	2201      	movs	r2, #1
 8002826:	409a      	lsls	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4013      	ands	r3, r2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d012      	beq.n	8002856 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00b      	beq.n	8002856 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002842:	2201      	movs	r2, #1
 8002844:	409a      	lsls	r2, r3
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800284e:	f043 0202 	orr.w	r2, r3, #2
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285a:	2204      	movs	r2, #4
 800285c:	409a      	lsls	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	4013      	ands	r3, r2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d012      	beq.n	800288c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00b      	beq.n	800288c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002878:	2204      	movs	r2, #4
 800287a:	409a      	lsls	r2, r3
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002884:	f043 0204 	orr.w	r2, r3, #4
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	2210      	movs	r2, #16
 8002892:	409a      	lsls	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4013      	ands	r3, r2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d043      	beq.n	8002924 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d03c      	beq.n	8002924 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ae:	2210      	movs	r2, #16
 80028b0:	409a      	lsls	r2, r3
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d018      	beq.n	80028f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d108      	bne.n	80028e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d024      	beq.n	8002924 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	4798      	blx	r3
 80028e2:	e01f      	b.n	8002924 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d01b      	beq.n	8002924 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	4798      	blx	r3
 80028f4:	e016      	b.n	8002924 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002900:	2b00      	cmp	r3, #0
 8002902:	d107      	bne.n	8002914 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0208 	bic.w	r2, r2, #8
 8002912:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	2b00      	cmp	r3, #0
 800291a:	d003      	beq.n	8002924 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002928:	2220      	movs	r2, #32
 800292a:	409a      	lsls	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4013      	ands	r3, r2
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 808f 	beq.w	8002a54 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 8087 	beq.w	8002a54 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294a:	2220      	movs	r2, #32
 800294c:	409a      	lsls	r2, r3
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b05      	cmp	r3, #5
 800295c:	d136      	bne.n	80029cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0216 	bic.w	r2, r2, #22
 800296c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	695a      	ldr	r2, [r3, #20]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800297c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	2b00      	cmp	r3, #0
 8002984:	d103      	bne.n	800298e <HAL_DMA_IRQHandler+0x1da>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800298a:	2b00      	cmp	r3, #0
 800298c:	d007      	beq.n	800299e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0208 	bic.w	r2, r2, #8
 800299c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a2:	223f      	movs	r2, #63	@ 0x3f
 80029a4:	409a      	lsls	r2, r3
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2201      	movs	r2, #1
 80029ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d07e      	beq.n	8002ac0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	4798      	blx	r3
        }
        return;
 80029ca:	e079      	b.n	8002ac0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d01d      	beq.n	8002a16 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10d      	bne.n	8002a04 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d031      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	4798      	blx	r3
 80029f8:	e02c      	b.n	8002a54 <HAL_DMA_IRQHandler+0x2a0>
 80029fa:	bf00      	nop
 80029fc:	20000000 	.word	0x20000000
 8002a00:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d023      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	4798      	blx	r3
 8002a14:	e01e      	b.n	8002a54 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d10f      	bne.n	8002a44 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0210 	bic.w	r2, r2, #16
 8002a32:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d032      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d022      	beq.n	8002aae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2205      	movs	r2, #5
 8002a6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0201 	bic.w	r2, r2, #1
 8002a7e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	3301      	adds	r3, #1
 8002a84:	60bb      	str	r3, [r7, #8]
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d307      	bcc.n	8002a9c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f2      	bne.n	8002a80 <HAL_DMA_IRQHandler+0x2cc>
 8002a9a:	e000      	b.n	8002a9e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a9c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d005      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	4798      	blx	r3
 8002abe:	e000      	b.n	8002ac2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ac0:	bf00      	nop
    }
  }
}
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
 8002ad4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ae4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b40      	cmp	r3, #64	@ 0x40
 8002af4:	d108      	bne.n	8002b08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68ba      	ldr	r2, [r7, #8]
 8002b04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002b06:	e007      	b.n	8002b18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	60da      	str	r2, [r3, #12]
}
 8002b18:	bf00      	nop
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	3b10      	subs	r3, #16
 8002b34:	4a14      	ldr	r2, [pc, #80]	@ (8002b88 <DMA_CalcBaseAndBitshift+0x64>)
 8002b36:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3a:	091b      	lsrs	r3, r3, #4
 8002b3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b3e:	4a13      	ldr	r2, [pc, #76]	@ (8002b8c <DMA_CalcBaseAndBitshift+0x68>)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4413      	add	r3, r2
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	461a      	mov	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2b03      	cmp	r3, #3
 8002b50:	d909      	bls.n	8002b66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b5a:	f023 0303 	bic.w	r3, r3, #3
 8002b5e:	1d1a      	adds	r2, r3, #4
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b64:	e007      	b.n	8002b76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b6e:	f023 0303 	bic.w	r3, r3, #3
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	aaaaaaab 	.word	0xaaaaaaab
 8002b8c:	0800f2d8 	.word	0x0800f2d8

08002b90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d11f      	bne.n	8002bea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	2b03      	cmp	r3, #3
 8002bae:	d856      	bhi.n	8002c5e <DMA_CheckFifoParam+0xce>
 8002bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb8 <DMA_CheckFifoParam+0x28>)
 8002bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb6:	bf00      	nop
 8002bb8:	08002bc9 	.word	0x08002bc9
 8002bbc:	08002bdb 	.word	0x08002bdb
 8002bc0:	08002bc9 	.word	0x08002bc9
 8002bc4:	08002c5f 	.word	0x08002c5f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d046      	beq.n	8002c62 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bd8:	e043      	b.n	8002c62 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bde:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002be2:	d140      	bne.n	8002c66 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002be8:	e03d      	b.n	8002c66 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bf2:	d121      	bne.n	8002c38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	2b03      	cmp	r3, #3
 8002bf8:	d837      	bhi.n	8002c6a <DMA_CheckFifoParam+0xda>
 8002bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8002c00 <DMA_CheckFifoParam+0x70>)
 8002bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c00:	08002c11 	.word	0x08002c11
 8002c04:	08002c17 	.word	0x08002c17
 8002c08:	08002c11 	.word	0x08002c11
 8002c0c:	08002c29 	.word	0x08002c29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
      break;
 8002c14:	e030      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d025      	beq.n	8002c6e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c26:	e022      	b.n	8002c6e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c2c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c30:	d11f      	bne.n	8002c72 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c36:	e01c      	b.n	8002c72 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d903      	bls.n	8002c46 <DMA_CheckFifoParam+0xb6>
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	2b03      	cmp	r3, #3
 8002c42:	d003      	beq.n	8002c4c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c44:	e018      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	73fb      	strb	r3, [r7, #15]
      break;
 8002c4a:	e015      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00e      	beq.n	8002c76 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c5c:	e00b      	b.n	8002c76 <DMA_CheckFifoParam+0xe6>
      break;
 8002c5e:	bf00      	nop
 8002c60:	e00a      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      break;
 8002c62:	bf00      	nop
 8002c64:	e008      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      break;
 8002c66:	bf00      	nop
 8002c68:	e006      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      break;
 8002c6a:	bf00      	nop
 8002c6c:	e004      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      break;
 8002c6e:	bf00      	nop
 8002c70:	e002      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c72:	bf00      	nop
 8002c74:	e000      	b.n	8002c78 <DMA_CheckFifoParam+0xe8>
      break;
 8002c76:	bf00      	nop
    }
  } 
  
  return status; 
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3714      	adds	r7, #20
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop

08002c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b089      	sub	sp, #36	@ 0x24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61fb      	str	r3, [r7, #28]
 8002ca2:	e159      	b.n	8002f58 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	f040 8148 	bne.w	8002f52 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d005      	beq.n	8002cda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d130      	bne.n	8002d3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d10:	2201      	movs	r2, #1
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	091b      	lsrs	r3, r3, #4
 8002d26:	f003 0201 	and.w	r2, r3, #1
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d017      	beq.n	8002d78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	2203      	movs	r2, #3
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f003 0303 	and.w	r3, r3, #3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d123      	bne.n	8002dcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	08da      	lsrs	r2, r3, #3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3208      	adds	r2, #8
 8002d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	220f      	movs	r2, #15
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	691a      	ldr	r2, [r3, #16]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	08da      	lsrs	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	3208      	adds	r2, #8
 8002dc6:	69b9      	ldr	r1, [r7, #24]
 8002dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 0203 	and.w	r2, r3, #3
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 80a2 	beq.w	8002f52 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	4b57      	ldr	r3, [pc, #348]	@ (8002f70 <HAL_GPIO_Init+0x2e8>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	4a56      	ldr	r2, [pc, #344]	@ (8002f70 <HAL_GPIO_Init+0x2e8>)
 8002e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1e:	4b54      	ldr	r3, [pc, #336]	@ (8002f70 <HAL_GPIO_Init+0x2e8>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e2a:	4a52      	ldr	r2, [pc, #328]	@ (8002f74 <HAL_GPIO_Init+0x2ec>)
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	089b      	lsrs	r3, r3, #2
 8002e30:	3302      	adds	r3, #2
 8002e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	220f      	movs	r2, #15
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a49      	ldr	r2, [pc, #292]	@ (8002f78 <HAL_GPIO_Init+0x2f0>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d019      	beq.n	8002e8a <HAL_GPIO_Init+0x202>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a48      	ldr	r2, [pc, #288]	@ (8002f7c <HAL_GPIO_Init+0x2f4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d013      	beq.n	8002e86 <HAL_GPIO_Init+0x1fe>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a47      	ldr	r2, [pc, #284]	@ (8002f80 <HAL_GPIO_Init+0x2f8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00d      	beq.n	8002e82 <HAL_GPIO_Init+0x1fa>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a46      	ldr	r2, [pc, #280]	@ (8002f84 <HAL_GPIO_Init+0x2fc>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d007      	beq.n	8002e7e <HAL_GPIO_Init+0x1f6>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a45      	ldr	r2, [pc, #276]	@ (8002f88 <HAL_GPIO_Init+0x300>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d101      	bne.n	8002e7a <HAL_GPIO_Init+0x1f2>
 8002e76:	2304      	movs	r3, #4
 8002e78:	e008      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e7a:	2307      	movs	r3, #7
 8002e7c:	e006      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e004      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e82:	2302      	movs	r3, #2
 8002e84:	e002      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e86:	2301      	movs	r3, #1
 8002e88:	e000      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	69fa      	ldr	r2, [r7, #28]
 8002e8e:	f002 0203 	and.w	r2, r2, #3
 8002e92:	0092      	lsls	r2, r2, #2
 8002e94:	4093      	lsls	r3, r2
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e9c:	4935      	ldr	r1, [pc, #212]	@ (8002f74 <HAL_GPIO_Init+0x2ec>)
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	089b      	lsrs	r3, r3, #2
 8002ea2:	3302      	adds	r3, #2
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eaa:	4b38      	ldr	r3, [pc, #224]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ece:	4a2f      	ldr	r2, [pc, #188]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	43db      	mvns	r3, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d003      	beq.n	8002ef8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ef8:	4a24      	ldr	r2, [pc, #144]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002efe:	4b23      	ldr	r3, [pc, #140]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	43db      	mvns	r3, r3
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f22:	4a1a      	ldr	r2, [pc, #104]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f28:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	43db      	mvns	r3, r3
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4013      	ands	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d003      	beq.n	8002f4c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f4c:	4a0f      	ldr	r2, [pc, #60]	@ (8002f8c <HAL_GPIO_Init+0x304>)
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	3301      	adds	r3, #1
 8002f56:	61fb      	str	r3, [r7, #28]
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	2b0f      	cmp	r3, #15
 8002f5c:	f67f aea2 	bls.w	8002ca4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	3724      	adds	r7, #36	@ 0x24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40013800 	.word	0x40013800
 8002f78:	40020000 	.word	0x40020000
 8002f7c:	40020400 	.word	0x40020400
 8002f80:	40020800 	.word	0x40020800
 8002f84:	40020c00 	.word	0x40020c00
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40013c00 	.word	0x40013c00

08002f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	807b      	strh	r3, [r7, #2]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fa0:	787b      	ldrb	r3, [r7, #1]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fa6:	887a      	ldrh	r2, [r7, #2]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fac:	e003      	b.n	8002fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fae:	887b      	ldrh	r3, [r7, #2]
 8002fb0:	041a      	lsls	r2, r3, #16
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	619a      	str	r2, [r3, #24]
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
	...

08002fc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e267      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d075      	beq.n	80030ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fe2:	4b88      	ldr	r3, [pc, #544]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d00c      	beq.n	8003008 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fee:	4b85      	ldr	r3, [pc, #532]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d112      	bne.n	8003020 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ffa:	4b82      	ldr	r3, [pc, #520]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003002:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003006:	d10b      	bne.n	8003020 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003008:	4b7e      	ldr	r3, [pc, #504]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d05b      	beq.n	80030cc <HAL_RCC_OscConfig+0x108>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d157      	bne.n	80030cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e242      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003028:	d106      	bne.n	8003038 <HAL_RCC_OscConfig+0x74>
 800302a:	4b76      	ldr	r3, [pc, #472]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a75      	ldr	r2, [pc, #468]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003034:	6013      	str	r3, [r2, #0]
 8003036:	e01d      	b.n	8003074 <HAL_RCC_OscConfig+0xb0>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003040:	d10c      	bne.n	800305c <HAL_RCC_OscConfig+0x98>
 8003042:	4b70      	ldr	r3, [pc, #448]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a6f      	ldr	r2, [pc, #444]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003048:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800304c:	6013      	str	r3, [r2, #0]
 800304e:	4b6d      	ldr	r3, [pc, #436]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a6c      	ldr	r2, [pc, #432]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	e00b      	b.n	8003074 <HAL_RCC_OscConfig+0xb0>
 800305c:	4b69      	ldr	r3, [pc, #420]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a68      	ldr	r2, [pc, #416]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003066:	6013      	str	r3, [r2, #0]
 8003068:	4b66      	ldr	r3, [pc, #408]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a65      	ldr	r2, [pc, #404]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800306e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003072:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d013      	beq.n	80030a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7ff f9a6 	bl	80023cc <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003084:	f7ff f9a2 	bl	80023cc <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b64      	cmp	r3, #100	@ 0x64
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e207      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	4b5b      	ldr	r3, [pc, #364]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCC_OscConfig+0xc0>
 80030a2:	e014      	b.n	80030ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a4:	f7ff f992 	bl	80023cc <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030ac:	f7ff f98e 	bl	80023cc <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b64      	cmp	r3, #100	@ 0x64
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e1f3      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030be:	4b51      	ldr	r3, [pc, #324]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f0      	bne.n	80030ac <HAL_RCC_OscConfig+0xe8>
 80030ca:	e000      	b.n	80030ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d063      	beq.n	80031a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030da:	4b4a      	ldr	r3, [pc, #296]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030e6:	4b47      	ldr	r3, [pc, #284]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030ee:	2b08      	cmp	r3, #8
 80030f0:	d11c      	bne.n	800312c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030f2:	4b44      	ldr	r3, [pc, #272]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d116      	bne.n	800312c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030fe:	4b41      	ldr	r3, [pc, #260]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d005      	beq.n	8003116 <HAL_RCC_OscConfig+0x152>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d001      	beq.n	8003116 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e1c7      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003116:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	4937      	ldr	r1, [pc, #220]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003126:	4313      	orrs	r3, r2
 8003128:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800312a:	e03a      	b.n	80031a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d020      	beq.n	8003176 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003134:	4b34      	ldr	r3, [pc, #208]	@ (8003208 <HAL_RCC_OscConfig+0x244>)
 8003136:	2201      	movs	r2, #1
 8003138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313a:	f7ff f947 	bl	80023cc <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003142:	f7ff f943 	bl	80023cc <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e1a8      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003154:	4b2b      	ldr	r3, [pc, #172]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0f0      	beq.n	8003142 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003160:	4b28      	ldr	r3, [pc, #160]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	4925      	ldr	r1, [pc, #148]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003170:	4313      	orrs	r3, r2
 8003172:	600b      	str	r3, [r1, #0]
 8003174:	e015      	b.n	80031a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003176:	4b24      	ldr	r3, [pc, #144]	@ (8003208 <HAL_RCC_OscConfig+0x244>)
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317c:	f7ff f926 	bl	80023cc <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003184:	f7ff f922 	bl	80023cc <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e187      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003196:	4b1b      	ldr	r3, [pc, #108]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f0      	bne.n	8003184 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d036      	beq.n	800321c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d016      	beq.n	80031e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031b6:	4b15      	ldr	r3, [pc, #84]	@ (800320c <HAL_RCC_OscConfig+0x248>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031bc:	f7ff f906 	bl	80023cc <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c4:	f7ff f902 	bl	80023cc <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e167      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80031d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0f0      	beq.n	80031c4 <HAL_RCC_OscConfig+0x200>
 80031e2:	e01b      	b.n	800321c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031e4:	4b09      	ldr	r3, [pc, #36]	@ (800320c <HAL_RCC_OscConfig+0x248>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ea:	f7ff f8ef 	bl	80023cc <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f0:	e00e      	b.n	8003210 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031f2:	f7ff f8eb 	bl	80023cc <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d907      	bls.n	8003210 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e150      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
 8003204:	40023800 	.word	0x40023800
 8003208:	42470000 	.word	0x42470000
 800320c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003210:	4b88      	ldr	r3, [pc, #544]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ea      	bne.n	80031f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 8097 	beq.w	8003358 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800322a:	2300      	movs	r3, #0
 800322c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800322e:	4b81      	ldr	r3, [pc, #516]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10f      	bne.n	800325a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	60bb      	str	r3, [r7, #8]
 800323e:	4b7d      	ldr	r3, [pc, #500]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003242:	4a7c      	ldr	r2, [pc, #496]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003248:	6413      	str	r3, [r2, #64]	@ 0x40
 800324a:	4b7a      	ldr	r3, [pc, #488]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800324c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003252:	60bb      	str	r3, [r7, #8]
 8003254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003256:	2301      	movs	r3, #1
 8003258:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325a:	4b77      	ldr	r3, [pc, #476]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003262:	2b00      	cmp	r3, #0
 8003264:	d118      	bne.n	8003298 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003266:	4b74      	ldr	r3, [pc, #464]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a73      	ldr	r2, [pc, #460]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 800326c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003270:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003272:	f7ff f8ab 	bl	80023cc <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800327a:	f7ff f8a7 	bl	80023cc <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e10c      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800328c:	4b6a      	ldr	r3, [pc, #424]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d106      	bne.n	80032ae <HAL_RCC_OscConfig+0x2ea>
 80032a0:	4b64      	ldr	r3, [pc, #400]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a4:	4a63      	ldr	r2, [pc, #396]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032a6:	f043 0301 	orr.w	r3, r3, #1
 80032aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ac:	e01c      	b.n	80032e8 <HAL_RCC_OscConfig+0x324>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2b05      	cmp	r3, #5
 80032b4:	d10c      	bne.n	80032d0 <HAL_RCC_OscConfig+0x30c>
 80032b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032bc:	f043 0304 	orr.w	r3, r3, #4
 80032c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80032c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ce:	e00b      	b.n	80032e8 <HAL_RCC_OscConfig+0x324>
 80032d0:	4b58      	ldr	r3, [pc, #352]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d4:	4a57      	ldr	r2, [pc, #348]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032d6:	f023 0301 	bic.w	r3, r3, #1
 80032da:	6713      	str	r3, [r2, #112]	@ 0x70
 80032dc:	4b55      	ldr	r3, [pc, #340]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e0:	4a54      	ldr	r2, [pc, #336]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032e2:	f023 0304 	bic.w	r3, r3, #4
 80032e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d015      	beq.n	800331c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f0:	f7ff f86c 	bl	80023cc <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f6:	e00a      	b.n	800330e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f8:	f7ff f868 	bl	80023cc <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003306:	4293      	cmp	r3, r2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e0cb      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800330e:	4b49      	ldr	r3, [pc, #292]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0ee      	beq.n	80032f8 <HAL_RCC_OscConfig+0x334>
 800331a:	e014      	b.n	8003346 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331c:	f7ff f856 	bl	80023cc <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003322:	e00a      	b.n	800333a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003324:	f7ff f852 	bl	80023cc <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003332:	4293      	cmp	r3, r2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e0b5      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800333a:	4b3e      	ldr	r3, [pc, #248]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800333c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1ee      	bne.n	8003324 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003346:	7dfb      	ldrb	r3, [r7, #23]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d105      	bne.n	8003358 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800334c:	4b39      	ldr	r3, [pc, #228]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	4a38      	ldr	r2, [pc, #224]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003356:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 80a1 	beq.w	80034a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003362:	4b34      	ldr	r3, [pc, #208]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 030c 	and.w	r3, r3, #12
 800336a:	2b08      	cmp	r3, #8
 800336c:	d05c      	beq.n	8003428 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d141      	bne.n	80033fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003376:	4b31      	ldr	r3, [pc, #196]	@ (800343c <HAL_RCC_OscConfig+0x478>)
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337c:	f7ff f826 	bl	80023cc <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003384:	f7ff f822 	bl	80023cc <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e087      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003396:	4b27      	ldr	r3, [pc, #156]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f0      	bne.n	8003384 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b0:	019b      	lsls	r3, r3, #6
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b8:	085b      	lsrs	r3, r3, #1
 80033ba:	3b01      	subs	r3, #1
 80033bc:	041b      	lsls	r3, r3, #16
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c4:	061b      	lsls	r3, r3, #24
 80033c6:	491b      	ldr	r1, [pc, #108]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033cc:	4b1b      	ldr	r3, [pc, #108]	@ (800343c <HAL_RCC_OscConfig+0x478>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d2:	f7fe fffb 	bl	80023cc <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033da:	f7fe fff7 	bl	80023cc <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e05c      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ec:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x416>
 80033f8:	e054      	b.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fa:	4b10      	ldr	r3, [pc, #64]	@ (800343c <HAL_RCC_OscConfig+0x478>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003400:	f7fe ffe4 	bl	80023cc <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003408:	f7fe ffe0 	bl	80023cc <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e045      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341a:	4b06      	ldr	r3, [pc, #24]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f0      	bne.n	8003408 <HAL_RCC_OscConfig+0x444>
 8003426:	e03d      	b.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d107      	bne.n	8003440 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e038      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
 8003434:	40023800 	.word	0x40023800
 8003438:	40007000 	.word	0x40007000
 800343c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003440:	4b1b      	ldr	r3, [pc, #108]	@ (80034b0 <HAL_RCC_OscConfig+0x4ec>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d028      	beq.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d121      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003466:	429a      	cmp	r2, r3
 8003468:	d11a      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003470:	4013      	ands	r3, r2
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003476:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003478:	4293      	cmp	r3, r2
 800347a:	d111      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003486:	085b      	lsrs	r3, r3, #1
 8003488:	3b01      	subs	r3, #1
 800348a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800348c:	429a      	cmp	r2, r3
 800348e:	d107      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800349c:	429a      	cmp	r2, r3
 800349e:	d001      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40023800 	.word	0x40023800

080034b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0cc      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034c8:	4b68      	ldr	r3, [pc, #416]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d90c      	bls.n	80034f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d6:	4b65      	ldr	r3, [pc, #404]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	4b63      	ldr	r3, [pc, #396]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d001      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0b8      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d020      	beq.n	800353e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003508:	4b59      	ldr	r3, [pc, #356]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	4a58      	ldr	r2, [pc, #352]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003512:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003520:	4b53      	ldr	r3, [pc, #332]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	4a52      	ldr	r2, [pc, #328]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800352a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b50      	ldr	r3, [pc, #320]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	494d      	ldr	r1, [pc, #308]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d044      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003552:	4b47      	ldr	r3, [pc, #284]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d119      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e07f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d003      	beq.n	8003572 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800356e:	2b03      	cmp	r3, #3
 8003570:	d107      	bne.n	8003582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003572:	4b3f      	ldr	r3, [pc, #252]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d109      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e06f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003582:	4b3b      	ldr	r3, [pc, #236]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e067      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003592:	4b37      	ldr	r3, [pc, #220]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f023 0203 	bic.w	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	4934      	ldr	r1, [pc, #208]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035a4:	f7fe ff12 	bl	80023cc <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035aa:	e00a      	b.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ac:	f7fe ff0e 	bl	80023cc <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e04f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 020c 	and.w	r2, r3, #12
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d1eb      	bne.n	80035ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035d4:	4b25      	ldr	r3, [pc, #148]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d20c      	bcs.n	80035fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b22      	ldr	r3, [pc, #136]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b20      	ldr	r3, [pc, #128]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e032      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003608:	4b19      	ldr	r3, [pc, #100]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4916      	ldr	r1, [pc, #88]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	4313      	orrs	r3, r2
 8003618:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003626:	4b12      	ldr	r3, [pc, #72]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	490e      	ldr	r1, [pc, #56]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800363a:	f000 f821 	bl	8003680 <HAL_RCC_GetSysClockFreq>
 800363e:	4602      	mov	r2, r0
 8003640:	4b0b      	ldr	r3, [pc, #44]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	490a      	ldr	r1, [pc, #40]	@ (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 800364c:	5ccb      	ldrb	r3, [r1, r3]
 800364e:	fa22 f303 	lsr.w	r3, r2, r3
 8003652:	4a09      	ldr	r2, [pc, #36]	@ (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003656:	4b09      	ldr	r3, [pc, #36]	@ (800367c <HAL_RCC_ClockConfig+0x1c8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fe fc7c 	bl	8001f58 <HAL_InitTick>

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40023c00 	.word	0x40023c00
 8003670:	40023800 	.word	0x40023800
 8003674:	0800f2c0 	.word	0x0800f2c0
 8003678:	20000000 	.word	0x20000000
 800367c:	20000004 	.word	0x20000004

08003680 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003684:	b090      	sub	sp, #64	@ 0x40
 8003686:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003694:	2300      	movs	r3, #0
 8003696:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003698:	4b59      	ldr	r3, [pc, #356]	@ (8003800 <HAL_RCC_GetSysClockFreq+0x180>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 030c 	and.w	r3, r3, #12
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d00d      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x40>
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	f200 80a1 	bhi.w	80037ec <HAL_RCC_GetSysClockFreq+0x16c>
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_RCC_GetSysClockFreq+0x34>
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d003      	beq.n	80036ba <HAL_RCC_GetSysClockFreq+0x3a>
 80036b2:	e09b      	b.n	80037ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036b4:	4b53      	ldr	r3, [pc, #332]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x184>)
 80036b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036b8:	e09b      	b.n	80037f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036ba:	4b53      	ldr	r3, [pc, #332]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x188>)
 80036bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036be:	e098      	b.n	80037f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003800 <HAL_RCC_GetSysClockFreq+0x180>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036ca:	4b4d      	ldr	r3, [pc, #308]	@ (8003800 <HAL_RCC_GetSysClockFreq+0x180>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d028      	beq.n	8003728 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003800 <HAL_RCC_GetSysClockFreq+0x180>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	099b      	lsrs	r3, r3, #6
 80036dc:	2200      	movs	r2, #0
 80036de:	623b      	str	r3, [r7, #32]
 80036e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80036e8:	2100      	movs	r1, #0
 80036ea:	4b47      	ldr	r3, [pc, #284]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x188>)
 80036ec:	fb03 f201 	mul.w	r2, r3, r1
 80036f0:	2300      	movs	r3, #0
 80036f2:	fb00 f303 	mul.w	r3, r0, r3
 80036f6:	4413      	add	r3, r2
 80036f8:	4a43      	ldr	r2, [pc, #268]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x188>)
 80036fa:	fba0 1202 	umull	r1, r2, r0, r2
 80036fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003700:	460a      	mov	r2, r1
 8003702:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003704:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003706:	4413      	add	r3, r2
 8003708:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800370a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370c:	2200      	movs	r2, #0
 800370e:	61bb      	str	r3, [r7, #24]
 8003710:	61fa      	str	r2, [r7, #28]
 8003712:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003716:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800371a:	f7fd fa4d 	bl	8000bb8 <__aeabi_uldivmod>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4613      	mov	r3, r2
 8003724:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003726:	e053      	b.n	80037d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003728:	4b35      	ldr	r3, [pc, #212]	@ (8003800 <HAL_RCC_GetSysClockFreq+0x180>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	099b      	lsrs	r3, r3, #6
 800372e:	2200      	movs	r2, #0
 8003730:	613b      	str	r3, [r7, #16]
 8003732:	617a      	str	r2, [r7, #20]
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800373a:	f04f 0b00 	mov.w	fp, #0
 800373e:	4652      	mov	r2, sl
 8003740:	465b      	mov	r3, fp
 8003742:	f04f 0000 	mov.w	r0, #0
 8003746:	f04f 0100 	mov.w	r1, #0
 800374a:	0159      	lsls	r1, r3, #5
 800374c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003750:	0150      	lsls	r0, r2, #5
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	ebb2 080a 	subs.w	r8, r2, sl
 800375a:	eb63 090b 	sbc.w	r9, r3, fp
 800375e:	f04f 0200 	mov.w	r2, #0
 8003762:	f04f 0300 	mov.w	r3, #0
 8003766:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800376a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800376e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003772:	ebb2 0408 	subs.w	r4, r2, r8
 8003776:	eb63 0509 	sbc.w	r5, r3, r9
 800377a:	f04f 0200 	mov.w	r2, #0
 800377e:	f04f 0300 	mov.w	r3, #0
 8003782:	00eb      	lsls	r3, r5, #3
 8003784:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003788:	00e2      	lsls	r2, r4, #3
 800378a:	4614      	mov	r4, r2
 800378c:	461d      	mov	r5, r3
 800378e:	eb14 030a 	adds.w	r3, r4, sl
 8003792:	603b      	str	r3, [r7, #0]
 8003794:	eb45 030b 	adc.w	r3, r5, fp
 8003798:	607b      	str	r3, [r7, #4]
 800379a:	f04f 0200 	mov.w	r2, #0
 800379e:	f04f 0300 	mov.w	r3, #0
 80037a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037a6:	4629      	mov	r1, r5
 80037a8:	028b      	lsls	r3, r1, #10
 80037aa:	4621      	mov	r1, r4
 80037ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037b0:	4621      	mov	r1, r4
 80037b2:	028a      	lsls	r2, r1, #10
 80037b4:	4610      	mov	r0, r2
 80037b6:	4619      	mov	r1, r3
 80037b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ba:	2200      	movs	r2, #0
 80037bc:	60bb      	str	r3, [r7, #8]
 80037be:	60fa      	str	r2, [r7, #12]
 80037c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037c4:	f7fd f9f8 	bl	8000bb8 <__aeabi_uldivmod>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4613      	mov	r3, r2
 80037ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80037d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003800 <HAL_RCC_GetSysClockFreq+0x180>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	0c1b      	lsrs	r3, r3, #16
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	3301      	adds	r3, #1
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80037e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037ea:	e002      	b.n	80037f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037ec:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x184>)
 80037ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3740      	adds	r7, #64	@ 0x40
 80037f8:	46bd      	mov	sp, r7
 80037fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037fe:	bf00      	nop
 8003800:	40023800 	.word	0x40023800
 8003804:	00f42400 	.word	0x00f42400
 8003808:	017d7840 	.word	0x017d7840

0800380c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003810:	4b03      	ldr	r3, [pc, #12]	@ (8003820 <HAL_RCC_GetHCLKFreq+0x14>)
 8003812:	681b      	ldr	r3, [r3, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	20000000 	.word	0x20000000

08003824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003828:	f7ff fff0 	bl	800380c <HAL_RCC_GetHCLKFreq>
 800382c:	4602      	mov	r2, r0
 800382e:	4b05      	ldr	r3, [pc, #20]	@ (8003844 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	0a9b      	lsrs	r3, r3, #10
 8003834:	f003 0307 	and.w	r3, r3, #7
 8003838:	4903      	ldr	r1, [pc, #12]	@ (8003848 <HAL_RCC_GetPCLK1Freq+0x24>)
 800383a:	5ccb      	ldrb	r3, [r1, r3]
 800383c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003840:	4618      	mov	r0, r3
 8003842:	bd80      	pop	{r7, pc}
 8003844:	40023800 	.word	0x40023800
 8003848:	0800f2d0 	.word	0x0800f2d0

0800384c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003850:	f7ff ffdc 	bl	800380c <HAL_RCC_GetHCLKFreq>
 8003854:	4602      	mov	r2, r0
 8003856:	4b05      	ldr	r3, [pc, #20]	@ (800386c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	0b5b      	lsrs	r3, r3, #13
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	4903      	ldr	r1, [pc, #12]	@ (8003870 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003862:	5ccb      	ldrb	r3, [r1, r3]
 8003864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003868:	4618      	mov	r0, r3
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40023800 	.word	0x40023800
 8003870:	0800f2d0 	.word	0x0800f2d0

08003874 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	220f      	movs	r2, #15
 8003882:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003884:	4b12      	ldr	r3, [pc, #72]	@ (80038d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	f003 0203 	and.w	r2, r3, #3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003890:	4b0f      	ldr	r3, [pc, #60]	@ (80038d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800389c:	4b0c      	ldr	r3, [pc, #48]	@ (80038d0 <HAL_RCC_GetClockConfig+0x5c>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80038a8:	4b09      	ldr	r3, [pc, #36]	@ (80038d0 <HAL_RCC_GetClockConfig+0x5c>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	08db      	lsrs	r3, r3, #3
 80038ae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80038b6:	4b07      	ldr	r3, [pc, #28]	@ (80038d4 <HAL_RCC_GetClockConfig+0x60>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0207 	and.w	r2, r3, #7
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	601a      	str	r2, [r3, #0]
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	40023800 	.word	0x40023800
 80038d4:	40023c00 	.word	0x40023c00

080038d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e07b      	b.n	80039e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d108      	bne.n	8003904 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038fa:	d009      	beq.n	8003910 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	61da      	str	r2, [r3, #28]
 8003902:	e005      	b.n	8003910 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d106      	bne.n	8003930 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7fe fa3c 	bl	8001da8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2202      	movs	r2, #2
 8003934:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003946:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003958:	431a      	orrs	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003962:	431a      	orrs	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	431a      	orrs	r2, r3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	431a      	orrs	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003980:	431a      	orrs	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003994:	ea42 0103 	orr.w	r1, r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	0c1b      	lsrs	r3, r3, #16
 80039ae:	f003 0104 	and.w	r1, r3, #4
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b6:	f003 0210 	and.w	r2, r3, #16
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	69da      	ldr	r2, [r3, #28]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b088      	sub	sp, #32
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	60f8      	str	r0, [r7, #12]
 80039f2:	60b9      	str	r1, [r7, #8]
 80039f4:	603b      	str	r3, [r7, #0]
 80039f6:	4613      	mov	r3, r2
 80039f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039fa:	f7fe fce7 	bl	80023cc <HAL_GetTick>
 80039fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a00:	88fb      	ldrh	r3, [r7, #6]
 8003a02:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d001      	beq.n	8003a14 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003a10:	2302      	movs	r3, #2
 8003a12:	e12a      	b.n	8003c6a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d002      	beq.n	8003a20 <HAL_SPI_Transmit+0x36>
 8003a1a:	88fb      	ldrh	r3, [r7, #6]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d101      	bne.n	8003a24 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e122      	b.n	8003c6a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d101      	bne.n	8003a32 <HAL_SPI_Transmit+0x48>
 8003a2e:	2302      	movs	r3, #2
 8003a30:	e11b      	b.n	8003c6a <HAL_SPI_Transmit+0x280>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2203      	movs	r2, #3
 8003a3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	88fa      	ldrh	r2, [r7, #6]
 8003a52:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	88fa      	ldrh	r2, [r7, #6]
 8003a58:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a80:	d10f      	bne.n	8003aa2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003aa0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aac:	2b40      	cmp	r3, #64	@ 0x40
 8003aae:	d007      	beq.n	8003ac0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003abe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ac8:	d152      	bne.n	8003b70 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <HAL_SPI_Transmit+0xee>
 8003ad2:	8b7b      	ldrh	r3, [r7, #26]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d145      	bne.n	8003b64 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003adc:	881a      	ldrh	r2, [r3, #0]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae8:	1c9a      	adds	r2, r3, #2
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003afc:	e032      	b.n	8003b64 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d112      	bne.n	8003b32 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b10:	881a      	ldrh	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1c:	1c9a      	adds	r2, r3, #2
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b30:	e018      	b.n	8003b64 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b32:	f7fe fc4b 	bl	80023cc <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d803      	bhi.n	8003b4a <HAL_SPI_Transmit+0x160>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b48:	d102      	bne.n	8003b50 <HAL_SPI_Transmit+0x166>
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d109      	bne.n	8003b64 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e082      	b.n	8003c6a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1c7      	bne.n	8003afe <HAL_SPI_Transmit+0x114>
 8003b6e:	e053      	b.n	8003c18 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <HAL_SPI_Transmit+0x194>
 8003b78:	8b7b      	ldrh	r3, [r7, #26]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d147      	bne.n	8003c0e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	330c      	adds	r3, #12
 8003b88:	7812      	ldrb	r2, [r2, #0]
 8003b8a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003ba4:	e033      	b.n	8003c0e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d113      	bne.n	8003bdc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	330c      	adds	r3, #12
 8003bbe:	7812      	ldrb	r2, [r2, #0]
 8003bc0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	1c5a      	adds	r2, r3, #1
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bda:	e018      	b.n	8003c0e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bdc:	f7fe fbf6 	bl	80023cc <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d803      	bhi.n	8003bf4 <HAL_SPI_Transmit+0x20a>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf2:	d102      	bne.n	8003bfa <HAL_SPI_Transmit+0x210>
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d109      	bne.n	8003c0e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e02d      	b.n	8003c6a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1c6      	bne.n	8003ba6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c18:	69fa      	ldr	r2, [r7, #28]
 8003c1a:	6839      	ldr	r1, [r7, #0]
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 fdd9 	bl	80047d4 <SPI_EndRxTxTransaction>
 8003c22:	4603      	mov	r3, r0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10a      	bne.n	8003c4c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c36:	2300      	movs	r3, #0
 8003c38:	617b      	str	r3, [r7, #20]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	617b      	str	r3, [r7, #20]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e000      	b.n	8003c6a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003c68:	2300      	movs	r3, #0
  }
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3720      	adds	r7, #32
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b08a      	sub	sp, #40	@ 0x28
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	60f8      	str	r0, [r7, #12]
 8003c7a:	60b9      	str	r1, [r7, #8]
 8003c7c:	607a      	str	r2, [r7, #4]
 8003c7e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c80:	2301      	movs	r3, #1
 8003c82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c84:	f7fe fba2 	bl	80023cc <HAL_GetTick>
 8003c88:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c90:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003c98:	887b      	ldrh	r3, [r7, #2]
 8003c9a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c9c:	7ffb      	ldrb	r3, [r7, #31]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d00c      	beq.n	8003cbc <HAL_SPI_TransmitReceive+0x4a>
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ca8:	d106      	bne.n	8003cb8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d102      	bne.n	8003cb8 <HAL_SPI_TransmitReceive+0x46>
 8003cb2:	7ffb      	ldrb	r3, [r7, #31]
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	d001      	beq.n	8003cbc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003cb8:	2302      	movs	r3, #2
 8003cba:	e17f      	b.n	8003fbc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_SPI_TransmitReceive+0x5c>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d002      	beq.n	8003cce <HAL_SPI_TransmitReceive+0x5c>
 8003cc8:	887b      	ldrh	r3, [r7, #2]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e174      	b.n	8003fbc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d101      	bne.n	8003ce0 <HAL_SPI_TransmitReceive+0x6e>
 8003cdc:	2302      	movs	r3, #2
 8003cde:	e16d      	b.n	8003fbc <HAL_SPI_TransmitReceive+0x34a>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d003      	beq.n	8003cfc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2205      	movs	r2, #5
 8003cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	887a      	ldrh	r2, [r7, #2]
 8003d0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	887a      	ldrh	r2, [r7, #2]
 8003d12:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	68ba      	ldr	r2, [r7, #8]
 8003d18:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	887a      	ldrh	r2, [r7, #2]
 8003d1e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	887a      	ldrh	r2, [r7, #2]
 8003d24:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d3c:	2b40      	cmp	r3, #64	@ 0x40
 8003d3e:	d007      	beq.n	8003d50 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d58:	d17e      	bne.n	8003e58 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d002      	beq.n	8003d68 <HAL_SPI_TransmitReceive+0xf6>
 8003d62:	8afb      	ldrh	r3, [r7, #22]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d16c      	bne.n	8003e42 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6c:	881a      	ldrh	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d78:	1c9a      	adds	r2, r3, #2
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d8c:	e059      	b.n	8003e42 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d11b      	bne.n	8003dd4 <HAL_SPI_TransmitReceive+0x162>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d016      	beq.n	8003dd4 <HAL_SPI_TransmitReceive+0x162>
 8003da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d113      	bne.n	8003dd4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db0:	881a      	ldrh	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbc:	1c9a      	adds	r2, r3, #2
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d119      	bne.n	8003e16 <HAL_SPI_TransmitReceive+0x1a4>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d014      	beq.n	8003e16 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df6:	b292      	uxth	r2, r2
 8003df8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfe:	1c9a      	adds	r2, r3, #2
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e12:	2301      	movs	r3, #1
 8003e14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e16:	f7fe fad9 	bl	80023cc <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d80d      	bhi.n	8003e42 <HAL_SPI_TransmitReceive+0x1d0>
 8003e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2c:	d009      	beq.n	8003e42 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e0bc      	b.n	8003fbc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d1a0      	bne.n	8003d8e <HAL_SPI_TransmitReceive+0x11c>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d19b      	bne.n	8003d8e <HAL_SPI_TransmitReceive+0x11c>
 8003e56:	e082      	b.n	8003f5e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d002      	beq.n	8003e66 <HAL_SPI_TransmitReceive+0x1f4>
 8003e60:	8afb      	ldrh	r3, [r7, #22]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d171      	bne.n	8003f4a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	330c      	adds	r3, #12
 8003e70:	7812      	ldrb	r2, [r2, #0]
 8003e72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e78:	1c5a      	adds	r2, r3, #1
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e8c:	e05d      	b.n	8003f4a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d11c      	bne.n	8003ed6 <HAL_SPI_TransmitReceive+0x264>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d017      	beq.n	8003ed6 <HAL_SPI_TransmitReceive+0x264>
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d114      	bne.n	8003ed6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	330c      	adds	r3, #12
 8003eb6:	7812      	ldrb	r2, [r2, #0]
 8003eb8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d119      	bne.n	8003f18 <HAL_SPI_TransmitReceive+0x2a6>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d014      	beq.n	8003f18 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68da      	ldr	r2, [r3, #12]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f00:	1c5a      	adds	r2, r3, #1
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f14:	2301      	movs	r3, #1
 8003f16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f18:	f7fe fa58 	bl	80023cc <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d803      	bhi.n	8003f30 <HAL_SPI_TransmitReceive+0x2be>
 8003f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2e:	d102      	bne.n	8003f36 <HAL_SPI_TransmitReceive+0x2c4>
 8003f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d109      	bne.n	8003f4a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e038      	b.n	8003fbc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d19c      	bne.n	8003e8e <HAL_SPI_TransmitReceive+0x21c>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d197      	bne.n	8003e8e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f5e:	6a3a      	ldr	r2, [r7, #32]
 8003f60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fc36 	bl	80047d4 <SPI_EndRxTxTransaction>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d008      	beq.n	8003f80 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2220      	movs	r2, #32
 8003f72:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e01d      	b.n	8003fbc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10a      	bne.n	8003f9e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f88:	2300      	movs	r3, #0
 8003f8a:	613b      	str	r3, [r7, #16]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	613b      	str	r3, [r7, #16]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	613b      	str	r3, [r7, #16]
 8003f9c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003fba:	2300      	movs	r3, #0
  }
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3728      	adds	r7, #40	@ 0x28
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d001      	beq.n	8003fe2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e097      	b.n	8004112 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d002      	beq.n	8003fee <HAL_SPI_Transmit_DMA+0x2a>
 8003fe8:	88fb      	ldrh	r3, [r7, #6]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e08f      	b.n	8004112 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d101      	bne.n	8004000 <HAL_SPI_Transmit_DMA+0x3c>
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e088      	b.n	8004112 <HAL_SPI_Transmit_DMA+0x14e>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2203      	movs	r2, #3
 800400c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	68ba      	ldr	r2, [r7, #8]
 800401a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	88fa      	ldrh	r2, [r7, #6]
 8004020:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	88fa      	ldrh	r2, [r7, #6]
 8004026:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2200      	movs	r2, #0
 8004038:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800404e:	d10f      	bne.n	8004070 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800405e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800406e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004074:	4a29      	ldr	r2, [pc, #164]	@ (800411c <HAL_SPI_Transmit_DMA+0x158>)
 8004076:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800407c:	4a28      	ldr	r2, [pc, #160]	@ (8004120 <HAL_SPI_Transmit_DMA+0x15c>)
 800407e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004084:	4a27      	ldr	r2, [pc, #156]	@ (8004124 <HAL_SPI_Transmit_DMA+0x160>)
 8004086:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800408c:	2200      	movs	r2, #0
 800408e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004098:	4619      	mov	r1, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	330c      	adds	r3, #12
 80040a0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040a6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80040a8:	f7fe fb2c 	bl	8002704 <HAL_DMA_Start_IT>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00b      	beq.n	80040ca <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b6:	f043 0210 	orr.w	r2, r3, #16
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e023      	b.n	8004112 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d4:	2b40      	cmp	r3, #64	@ 0x40
 80040d6:	d007      	beq.n	80040e8 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040e6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0220 	orr.w	r2, r2, #32
 80040fe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f042 0202 	orr.w	r2, r2, #2
 800410e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	08004565 	.word	0x08004565
 8004120:	08004385 	.word	0x08004385
 8004124:	080045b9 	.word	0x080045b9

08004128 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
 8004134:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800413c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004144:	7dfb      	ldrb	r3, [r7, #23]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d00c      	beq.n	8004164 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004150:	d106      	bne.n	8004160 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d102      	bne.n	8004160 <HAL_SPI_TransmitReceive_DMA+0x38>
 800415a:	7dfb      	ldrb	r3, [r7, #23]
 800415c:	2b04      	cmp	r3, #4
 800415e:	d001      	beq.n	8004164 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004160:	2302      	movs	r3, #2
 8004162:	e0cf      	b.n	8004304 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d002      	beq.n	8004176 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004170:	887b      	ldrh	r3, [r7, #2]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e0c4      	b.n	8004304 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004180:	2b01      	cmp	r3, #1
 8004182:	d101      	bne.n	8004188 <HAL_SPI_TransmitReceive_DMA+0x60>
 8004184:	2302      	movs	r3, #2
 8004186:	e0bd      	b.n	8004304 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b04      	cmp	r3, #4
 800419a:	d003      	beq.n	80041a4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2205      	movs	r2, #5
 80041a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	887a      	ldrh	r2, [r7, #2]
 80041b4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	887a      	ldrh	r2, [r7, #2]
 80041ba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	887a      	ldrh	r2, [r7, #2]
 80041c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	887a      	ldrh	r2, [r7, #2]
 80041cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d108      	bne.n	80041f8 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041ea:	4a48      	ldr	r2, [pc, #288]	@ (800430c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80041ec:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041f2:	4a47      	ldr	r2, [pc, #284]	@ (8004310 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80041f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80041f6:	e007      	b.n	8004208 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041fc:	4a45      	ldr	r2, [pc, #276]	@ (8004314 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80041fe:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004204:	4a44      	ldr	r2, [pc, #272]	@ (8004318 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8004206:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800420c:	4a43      	ldr	r2, [pc, #268]	@ (800431c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800420e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004214:	2200      	movs	r2, #0
 8004216:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	330c      	adds	r3, #12
 8004222:	4619      	mov	r1, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004228:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800422e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004230:	f7fe fa68 	bl	8002704 <HAL_DMA_Start_IT>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00b      	beq.n	8004252 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423e:	f043 0210 	orr.w	r2, r3, #16
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e058      	b.n	8004304 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f042 0201 	orr.w	r2, r2, #1
 8004260:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004266:	2200      	movs	r2, #0
 8004268:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426e:	2200      	movs	r2, #0
 8004270:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004276:	2200      	movs	r2, #0
 8004278:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800427e:	2200      	movs	r2, #0
 8004280:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800428a:	4619      	mov	r1, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	330c      	adds	r3, #12
 8004292:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004298:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800429a:	f7fe fa33 	bl	8002704 <HAL_DMA_Start_IT>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00b      	beq.n	80042bc <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a8:	f043 0210 	orr.w	r2, r3, #16
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e023      	b.n	8004304 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b40      	cmp	r3, #64	@ 0x40
 80042c8:	d007      	beq.n	80042da <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042d8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f042 0220 	orr.w	r2, r2, #32
 80042f0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 0202 	orr.w	r2, r2, #2
 8004300:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004302:	2300      	movs	r3, #0
}
 8004304:	4618      	mov	r0, r3
 8004306:	3718      	adds	r7, #24
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	08004581 	.word	0x08004581
 8004310:	0800442d 	.word	0x0800442d
 8004314:	0800459d 	.word	0x0800459d
 8004318:	080044d5 	.word	0x080044d5
 800431c:	080045b9 	.word	0x080045b9

08004320 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004364:	bf00      	nop
 8004366:	370c      	adds	r7, #12
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b086      	sub	sp, #24
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004390:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004392:	f7fe f81b 	bl	80023cc <HAL_GetTick>
 8004396:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043a6:	d03b      	beq.n	8004420 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0220 	bic.w	r2, r2, #32
 80043b6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0202 	bic.w	r2, r2, #2
 80043c6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	2164      	movs	r1, #100	@ 0x64
 80043cc:	6978      	ldr	r0, [r7, #20]
 80043ce:	f000 fa01 	bl	80047d4 <SPI_EndRxTxTransaction>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d005      	beq.n	80043e4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043dc:	f043 0220 	orr.w	r2, r3, #32
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10a      	bne.n	8004402 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043ec:	2300      	movs	r3, #0
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	60fb      	str	r3, [r7, #12]
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	60fb      	str	r3, [r7, #12]
 8004400:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2200      	movs	r2, #0
 8004406:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004418:	6978      	ldr	r0, [r7, #20]
 800441a:	f7ff ffa9 	bl	8004370 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800441e:	e002      	b.n	8004426 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004420:	6978      	ldr	r0, [r7, #20]
 8004422:	f7fd f8f1 	bl	8001608 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004438:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800443a:	f7fd ffc7 	bl	80023cc <HAL_GetTick>
 800443e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800444a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800444e:	d03b      	beq.n	80044c8 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0220 	bic.w	r2, r2, #32
 800445e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10d      	bne.n	8004484 <SPI_DMAReceiveCplt+0x58>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004470:	d108      	bne.n	8004484 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0203 	bic.w	r2, r2, #3
 8004480:	605a      	str	r2, [r3, #4]
 8004482:	e007      	b.n	8004494 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0201 	bic.w	r2, r2, #1
 8004492:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004494:	68ba      	ldr	r2, [r7, #8]
 8004496:	2164      	movs	r1, #100	@ 0x64
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 f935 	bl	8004708 <SPI_EndRxTransaction>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d002      	beq.n	80044aa <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f7ff ff55 	bl	8004370 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80044c6:	e002      	b.n	80044ce <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f7ff ff29 	bl	8004320 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80044ce:	3710      	adds	r7, #16
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044e2:	f7fd ff73 	bl	80023cc <HAL_GetTick>
 80044e6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044f6:	d02f      	beq.n	8004558 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0220 	bic.w	r2, r2, #32
 8004506:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	2164      	movs	r1, #100	@ 0x64
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 f961 	bl	80047d4 <SPI_EndRxTxTransaction>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d005      	beq.n	8004524 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451c:	f043 0220 	orr.w	r2, r3, #32
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0203 	bic.w	r2, r2, #3
 8004532:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800454c:	2b00      	cmp	r3, #0
 800454e:	d003      	beq.n	8004558 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f7ff ff0d 	bl	8004370 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004556:	e002      	b.n	800455e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f7fd f86b 	bl	8001634 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004570:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f7ff fede 	bl	8004334 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004578:	bf00      	nop
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f7ff feda 	bl	8004348 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004594:	bf00      	nop
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f7ff fed6 	bl	800435c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80045b0:	bf00      	nop
 80045b2:	3710      	adds	r7, #16
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 0203 	bic.w	r2, r2, #3
 80045d4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045da:	f043 0210 	orr.w	r2, r3, #16
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f7ff fec0 	bl	8004370 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80045f0:	bf00      	nop
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b088      	sub	sp, #32
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	603b      	str	r3, [r7, #0]
 8004604:	4613      	mov	r3, r2
 8004606:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004608:	f7fd fee0 	bl	80023cc <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004610:	1a9b      	subs	r3, r3, r2
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	4413      	add	r3, r2
 8004616:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004618:	f7fd fed8 	bl	80023cc <HAL_GetTick>
 800461c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800461e:	4b39      	ldr	r3, [pc, #228]	@ (8004704 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	015b      	lsls	r3, r3, #5
 8004624:	0d1b      	lsrs	r3, r3, #20
 8004626:	69fa      	ldr	r2, [r7, #28]
 8004628:	fb02 f303 	mul.w	r3, r2, r3
 800462c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800462e:	e055      	b.n	80046dc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004636:	d051      	beq.n	80046dc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004638:	f7fd fec8 	bl	80023cc <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	69fa      	ldr	r2, [r7, #28]
 8004644:	429a      	cmp	r2, r3
 8004646:	d902      	bls.n	800464e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d13d      	bne.n	80046ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800465c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004666:	d111      	bne.n	800468c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004670:	d004      	beq.n	800467c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800467a:	d107      	bne.n	800468c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800468a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004690:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004694:	d10f      	bne.n	80046b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046a4:	601a      	str	r2, [r3, #0]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e018      	b.n	80046fc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d102      	bne.n	80046d6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	61fb      	str	r3, [r7, #28]
 80046d4:	e002      	b.n	80046dc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	3b01      	subs	r3, #1
 80046da:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	4013      	ands	r3, r2
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	bf0c      	ite	eq
 80046ec:	2301      	moveq	r3, #1
 80046ee:	2300      	movne	r3, #0
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	461a      	mov	r2, r3
 80046f4:	79fb      	ldrb	r3, [r7, #7]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d19a      	bne.n	8004630 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3720      	adds	r7, #32
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}
 8004704:	20000000 	.word	0x20000000

08004708 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af02      	add	r7, sp, #8
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800471c:	d111      	bne.n	8004742 <SPI_EndRxTransaction+0x3a>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004726:	d004      	beq.n	8004732 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004730:	d107      	bne.n	8004742 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004740:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800474a:	d12a      	bne.n	80047a2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004754:	d012      	beq.n	800477c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	2200      	movs	r2, #0
 800475e:	2180      	movs	r1, #128	@ 0x80
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f7ff ff49 	bl	80045f8 <SPI_WaitFlagStateUntilTimeout>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d02d      	beq.n	80047c8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004770:	f043 0220 	orr.w	r2, r3, #32
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e026      	b.n	80047ca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	2200      	movs	r2, #0
 8004784:	2101      	movs	r1, #1
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f7ff ff36 	bl	80045f8 <SPI_WaitFlagStateUntilTimeout>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d01a      	beq.n	80047c8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004796:	f043 0220 	orr.w	r2, r3, #32
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e013      	b.n	80047ca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2200      	movs	r2, #0
 80047aa:	2101      	movs	r1, #1
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f7ff ff23 	bl	80045f8 <SPI_WaitFlagStateUntilTimeout>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047bc:	f043 0220 	orr.w	r2, r3, #32
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e000      	b.n	80047ca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
	...

080047d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b088      	sub	sp, #32
 80047d8:	af02      	add	r7, sp, #8
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2201      	movs	r2, #1
 80047e8:	2102      	movs	r1, #2
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f7ff ff04 	bl	80045f8 <SPI_WaitFlagStateUntilTimeout>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d007      	beq.n	8004806 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fa:	f043 0220 	orr.w	r2, r3, #32
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e032      	b.n	800486c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004806:	4b1b      	ldr	r3, [pc, #108]	@ (8004874 <SPI_EndRxTxTransaction+0xa0>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a1b      	ldr	r2, [pc, #108]	@ (8004878 <SPI_EndRxTxTransaction+0xa4>)
 800480c:	fba2 2303 	umull	r2, r3, r2, r3
 8004810:	0d5b      	lsrs	r3, r3, #21
 8004812:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004816:	fb02 f303 	mul.w	r3, r2, r3
 800481a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004824:	d112      	bne.n	800484c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	2200      	movs	r2, #0
 800482e:	2180      	movs	r1, #128	@ 0x80
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f7ff fee1 	bl	80045f8 <SPI_WaitFlagStateUntilTimeout>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d016      	beq.n	800486a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004840:	f043 0220 	orr.w	r2, r3, #32
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e00f      	b.n	800486c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00a      	beq.n	8004868 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	3b01      	subs	r3, #1
 8004856:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004862:	2b80      	cmp	r3, #128	@ 0x80
 8004864:	d0f2      	beq.n	800484c <SPI_EndRxTxTransaction+0x78>
 8004866:	e000      	b.n	800486a <SPI_EndRxTxTransaction+0x96>
        break;
 8004868:	bf00      	nop
  }

  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20000000 	.word	0x20000000
 8004878:	165e9f81 	.word	0x165e9f81

0800487c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e041      	b.n	8004912 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d106      	bne.n	80048a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 f839 	bl	800491a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3304      	adds	r3, #4
 80048b8:	4619      	mov	r1, r3
 80048ba:	4610      	mov	r0, r2
 80048bc:	f000 f9b2 	bl	8004c24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
	...

08004930 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b01      	cmp	r3, #1
 8004942:	d001      	beq.n	8004948 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e044      	b.n	80049d2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2202      	movs	r2, #2
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68da      	ldr	r2, [r3, #12]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f042 0201 	orr.w	r2, r2, #1
 800495e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a1e      	ldr	r2, [pc, #120]	@ (80049e0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d018      	beq.n	800499c <HAL_TIM_Base_Start_IT+0x6c>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004972:	d013      	beq.n	800499c <HAL_TIM_Base_Start_IT+0x6c>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a1a      	ldr	r2, [pc, #104]	@ (80049e4 <HAL_TIM_Base_Start_IT+0xb4>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00e      	beq.n	800499c <HAL_TIM_Base_Start_IT+0x6c>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a19      	ldr	r2, [pc, #100]	@ (80049e8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d009      	beq.n	800499c <HAL_TIM_Base_Start_IT+0x6c>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a17      	ldr	r2, [pc, #92]	@ (80049ec <HAL_TIM_Base_Start_IT+0xbc>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d004      	beq.n	800499c <HAL_TIM_Base_Start_IT+0x6c>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a16      	ldr	r2, [pc, #88]	@ (80049f0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d111      	bne.n	80049c0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f003 0307 	and.w	r3, r3, #7
 80049a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b06      	cmp	r3, #6
 80049ac:	d010      	beq.n	80049d0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f042 0201 	orr.w	r2, r2, #1
 80049bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049be:	e007      	b.n	80049d0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0201 	orr.w	r2, r2, #1
 80049ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3714      	adds	r7, #20
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	40010000 	.word	0x40010000
 80049e4:	40000400 	.word	0x40000400
 80049e8:	40000800 	.word	0x40000800
 80049ec:	40000c00 	.word	0x40000c00
 80049f0:	40014000 	.word	0x40014000

080049f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d020      	beq.n	8004a58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d01b      	beq.n	8004a58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f06f 0202 	mvn.w	r2, #2
 8004a28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f8d2 	bl	8004be8 <HAL_TIM_IC_CaptureCallback>
 8004a44:	e005      	b.n	8004a52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f8c4 	bl	8004bd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 f8d5 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d020      	beq.n	8004aa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f003 0304 	and.w	r3, r3, #4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d01b      	beq.n	8004aa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f06f 0204 	mvn.w	r2, #4
 8004a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2202      	movs	r2, #2
 8004a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f8ac 	bl	8004be8 <HAL_TIM_IC_CaptureCallback>
 8004a90:	e005      	b.n	8004a9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	f000 f89e 	bl	8004bd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f000 f8af 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	f003 0308 	and.w	r3, r3, #8
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d020      	beq.n	8004af0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d01b      	beq.n	8004af0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f06f 0208 	mvn.w	r2, #8
 8004ac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2204      	movs	r2, #4
 8004ac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	f003 0303 	and.w	r3, r3, #3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f886 	bl	8004be8 <HAL_TIM_IC_CaptureCallback>
 8004adc:	e005      	b.n	8004aea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f878 	bl	8004bd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 f889 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f003 0310 	and.w	r3, r3, #16
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d020      	beq.n	8004b3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f003 0310 	and.w	r3, r3, #16
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d01b      	beq.n	8004b3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f06f 0210 	mvn.w	r2, #16
 8004b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2208      	movs	r2, #8
 8004b12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f860 	bl	8004be8 <HAL_TIM_IC_CaptureCallback>
 8004b28:	e005      	b.n	8004b36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f852 	bl	8004bd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f863 	bl	8004bfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00c      	beq.n	8004b60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d007      	beq.n	8004b60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f06f 0201 	mvn.w	r2, #1
 8004b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fc fbd0 	bl	8001300 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00c      	beq.n	8004b84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d007      	beq.n	8004b84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004b7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f8e0 	bl	8004d44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00c      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d007      	beq.n	8004ba8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 f834 	bl	8004c10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	f003 0320 	and.w	r3, r3, #32
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00c      	beq.n	8004bcc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f003 0320 	and.w	r3, r3, #32
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d007      	beq.n	8004bcc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0220 	mvn.w	r2, #32
 8004bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f8b2 	bl	8004d30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bcc:	bf00      	nop
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bdc:	bf00      	nop
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bf0:	bf00      	nop
 8004bf2:	370c      	adds	r7, #12
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfa:	4770      	bx	lr

08004bfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b083      	sub	sp, #12
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c04:	bf00      	nop
 8004c06:	370c      	adds	r7, #12
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr

08004c10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a37      	ldr	r2, [pc, #220]	@ (8004d14 <TIM_Base_SetConfig+0xf0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d00f      	beq.n	8004c5c <TIM_Base_SetConfig+0x38>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c42:	d00b      	beq.n	8004c5c <TIM_Base_SetConfig+0x38>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a34      	ldr	r2, [pc, #208]	@ (8004d18 <TIM_Base_SetConfig+0xf4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d007      	beq.n	8004c5c <TIM_Base_SetConfig+0x38>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a33      	ldr	r2, [pc, #204]	@ (8004d1c <TIM_Base_SetConfig+0xf8>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d003      	beq.n	8004c5c <TIM_Base_SetConfig+0x38>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a32      	ldr	r2, [pc, #200]	@ (8004d20 <TIM_Base_SetConfig+0xfc>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d108      	bne.n	8004c6e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a28      	ldr	r2, [pc, #160]	@ (8004d14 <TIM_Base_SetConfig+0xf0>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d01b      	beq.n	8004cae <TIM_Base_SetConfig+0x8a>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c7c:	d017      	beq.n	8004cae <TIM_Base_SetConfig+0x8a>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a25      	ldr	r2, [pc, #148]	@ (8004d18 <TIM_Base_SetConfig+0xf4>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d013      	beq.n	8004cae <TIM_Base_SetConfig+0x8a>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a24      	ldr	r2, [pc, #144]	@ (8004d1c <TIM_Base_SetConfig+0xf8>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d00f      	beq.n	8004cae <TIM_Base_SetConfig+0x8a>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a23      	ldr	r2, [pc, #140]	@ (8004d20 <TIM_Base_SetConfig+0xfc>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d00b      	beq.n	8004cae <TIM_Base_SetConfig+0x8a>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a22      	ldr	r2, [pc, #136]	@ (8004d24 <TIM_Base_SetConfig+0x100>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d007      	beq.n	8004cae <TIM_Base_SetConfig+0x8a>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a21      	ldr	r2, [pc, #132]	@ (8004d28 <TIM_Base_SetConfig+0x104>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d003      	beq.n	8004cae <TIM_Base_SetConfig+0x8a>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a20      	ldr	r2, [pc, #128]	@ (8004d2c <TIM_Base_SetConfig+0x108>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d108      	bne.n	8004cc0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8004d14 <TIM_Base_SetConfig+0xf0>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d103      	bne.n	8004cee <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	691a      	ldr	r2, [r3, #16]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f043 0204 	orr.w	r2, r3, #4
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	601a      	str	r2, [r3, #0]
}
 8004d06:	bf00      	nop
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40010000 	.word	0x40010000
 8004d18:	40000400 	.word	0x40000400
 8004d1c:	40000800 	.word	0x40000800
 8004d20:	40000c00 	.word	0x40000c00
 8004d24:	40014000 	.word	0x40014000
 8004d28:	40014400 	.word	0x40014400
 8004d2c:	40014800 	.word	0x40014800

08004d30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d38:	bf00      	nop
 8004d3a:	370c      	adds	r7, #12
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d101      	bne.n	8004d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e042      	b.n	8004df0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d106      	bne.n	8004d84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f7fd fa7c 	bl	800227c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2224      	movs	r2, #36	@ 0x24
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68da      	ldr	r2, [r3, #12]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 f973 	bl	8005088 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	691a      	ldr	r2, [r3, #16]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004db0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	695a      	ldr	r2, [r3, #20]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68da      	ldr	r2, [r3, #12]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2220      	movs	r2, #32
 8004de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08a      	sub	sp, #40	@ 0x28
 8004dfc:	af02      	add	r7, sp, #8
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	603b      	str	r3, [r7, #0]
 8004e04:	4613      	mov	r3, r2
 8004e06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	d175      	bne.n	8004f04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d002      	beq.n	8004e24 <HAL_UART_Transmit+0x2c>
 8004e1e:	88fb      	ldrh	r3, [r7, #6]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d101      	bne.n	8004e28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e06e      	b.n	8004f06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2221      	movs	r2, #33	@ 0x21
 8004e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e36:	f7fd fac9 	bl	80023cc <HAL_GetTick>
 8004e3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	88fa      	ldrh	r2, [r7, #6]
 8004e40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	88fa      	ldrh	r2, [r7, #6]
 8004e46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e50:	d108      	bne.n	8004e64 <HAL_UART_Transmit+0x6c>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d104      	bne.n	8004e64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	61bb      	str	r3, [r7, #24]
 8004e62:	e003      	b.n	8004e6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e6c:	e02e      	b.n	8004ecc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	9300      	str	r3, [sp, #0]
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2200      	movs	r2, #0
 8004e76:	2180      	movs	r1, #128	@ 0x80
 8004e78:	68f8      	ldr	r0, [r7, #12]
 8004e7a:	f000 f848 	bl	8004f0e <UART_WaitOnFlagUntilTimeout>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d005      	beq.n	8004e90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e03a      	b.n	8004f06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10b      	bne.n	8004eae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	881b      	ldrh	r3, [r3, #0]
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ea4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	3302      	adds	r3, #2
 8004eaa:	61bb      	str	r3, [r7, #24]
 8004eac:	e007      	b.n	8004ebe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	781a      	ldrb	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1cb      	bne.n	8004e6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	9300      	str	r3, [sp, #0]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2200      	movs	r2, #0
 8004ede:	2140      	movs	r1, #64	@ 0x40
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f000 f814 	bl	8004f0e <UART_WaitOnFlagUntilTimeout>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d005      	beq.n	8004ef8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e006      	b.n	8004f06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	e000      	b.n	8004f06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004f04:	2302      	movs	r3, #2
  }
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3720      	adds	r7, #32
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b086      	sub	sp, #24
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	60f8      	str	r0, [r7, #12]
 8004f16:	60b9      	str	r1, [r7, #8]
 8004f18:	603b      	str	r3, [r7, #0]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f1e:	e03b      	b.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f26:	d037      	beq.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f28:	f7fd fa50 	bl	80023cc <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	6a3a      	ldr	r2, [r7, #32]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d302      	bcc.n	8004f3e <UART_WaitOnFlagUntilTimeout+0x30>
 8004f38:	6a3b      	ldr	r3, [r7, #32]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e03a      	b.n	8004fb8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f003 0304 	and.w	r3, r3, #4
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d023      	beq.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	2b80      	cmp	r3, #128	@ 0x80
 8004f54:	d020      	beq.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b40      	cmp	r3, #64	@ 0x40
 8004f5a:	d01d      	beq.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d116      	bne.n	8004f98 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	617b      	str	r3, [r7, #20]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	617b      	str	r3, [r7, #20]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	617b      	str	r3, [r7, #20]
 8004f7e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 f81d 	bl	8004fc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2208      	movs	r2, #8
 8004f8a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e00f      	b.n	8004fb8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	bf0c      	ite	eq
 8004fa8:	2301      	moveq	r3, #1
 8004faa:	2300      	movne	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	461a      	mov	r2, r3
 8004fb0:	79fb      	ldrb	r3, [r7, #7]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d0b4      	beq.n	8004f20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3718      	adds	r7, #24
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b095      	sub	sp, #84	@ 0x54
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	330c      	adds	r3, #12
 8004fce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fd2:	e853 3f00 	ldrex	r3, [r3]
 8004fd6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	330c      	adds	r3, #12
 8004fe6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004fe8:	643a      	str	r2, [r7, #64]	@ 0x40
 8004fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004fee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ff0:	e841 2300 	strex	r3, r2, [r1]
 8004ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1e5      	bne.n	8004fc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3314      	adds	r3, #20
 8005002:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005004:	6a3b      	ldr	r3, [r7, #32]
 8005006:	e853 3f00 	ldrex	r3, [r3]
 800500a:	61fb      	str	r3, [r7, #28]
   return(result);
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	f023 0301 	bic.w	r3, r3, #1
 8005012:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3314      	adds	r3, #20
 800501a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800501c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800501e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005020:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005024:	e841 2300 	strex	r3, r2, [r1]
 8005028:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800502a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1e5      	bne.n	8004ffc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005034:	2b01      	cmp	r3, #1
 8005036:	d119      	bne.n	800506c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	330c      	adds	r3, #12
 800503e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	e853 3f00 	ldrex	r3, [r3]
 8005046:	60bb      	str	r3, [r7, #8]
   return(result);
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f023 0310 	bic.w	r3, r3, #16
 800504e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	330c      	adds	r3, #12
 8005056:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005058:	61ba      	str	r2, [r7, #24]
 800505a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505c:	6979      	ldr	r1, [r7, #20]
 800505e:	69ba      	ldr	r2, [r7, #24]
 8005060:	e841 2300 	strex	r3, r2, [r1]
 8005064:	613b      	str	r3, [r7, #16]
   return(result);
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1e5      	bne.n	8005038 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2220      	movs	r2, #32
 8005070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800507a:	bf00      	nop
 800507c:	3754      	adds	r7, #84	@ 0x54
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
	...

08005088 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800508c:	b0c0      	sub	sp, #256	@ 0x100
 800508e:	af00      	add	r7, sp, #0
 8005090:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80050a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a4:	68d9      	ldr	r1, [r3, #12]
 80050a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	ea40 0301 	orr.w	r3, r0, r1
 80050b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	431a      	orrs	r2, r3
 80050c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	431a      	orrs	r2, r3
 80050c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80050d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80050e0:	f021 010c 	bic.w	r1, r1, #12
 80050e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80050ee:	430b      	orrs	r3, r1
 80050f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80050fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005102:	6999      	ldr	r1, [r3, #24]
 8005104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	ea40 0301 	orr.w	r3, r0, r1
 800510e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	4b8f      	ldr	r3, [pc, #572]	@ (8005354 <UART_SetConfig+0x2cc>)
 8005118:	429a      	cmp	r2, r3
 800511a:	d005      	beq.n	8005128 <UART_SetConfig+0xa0>
 800511c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	4b8d      	ldr	r3, [pc, #564]	@ (8005358 <UART_SetConfig+0x2d0>)
 8005124:	429a      	cmp	r2, r3
 8005126:	d104      	bne.n	8005132 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005128:	f7fe fb90 	bl	800384c <HAL_RCC_GetPCLK2Freq>
 800512c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005130:	e003      	b.n	800513a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005132:	f7fe fb77 	bl	8003824 <HAL_RCC_GetPCLK1Freq>
 8005136:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800513a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800513e:	69db      	ldr	r3, [r3, #28]
 8005140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005144:	f040 810c 	bne.w	8005360 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800514c:	2200      	movs	r2, #0
 800514e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005152:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005156:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800515a:	4622      	mov	r2, r4
 800515c:	462b      	mov	r3, r5
 800515e:	1891      	adds	r1, r2, r2
 8005160:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005162:	415b      	adcs	r3, r3
 8005164:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005166:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800516a:	4621      	mov	r1, r4
 800516c:	eb12 0801 	adds.w	r8, r2, r1
 8005170:	4629      	mov	r1, r5
 8005172:	eb43 0901 	adc.w	r9, r3, r1
 8005176:	f04f 0200 	mov.w	r2, #0
 800517a:	f04f 0300 	mov.w	r3, #0
 800517e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005182:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005186:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800518a:	4690      	mov	r8, r2
 800518c:	4699      	mov	r9, r3
 800518e:	4623      	mov	r3, r4
 8005190:	eb18 0303 	adds.w	r3, r8, r3
 8005194:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005198:	462b      	mov	r3, r5
 800519a:	eb49 0303 	adc.w	r3, r9, r3
 800519e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80051b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051b6:	460b      	mov	r3, r1
 80051b8:	18db      	adds	r3, r3, r3
 80051ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80051bc:	4613      	mov	r3, r2
 80051be:	eb42 0303 	adc.w	r3, r2, r3
 80051c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80051c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80051c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80051cc:	f7fb fcf4 	bl	8000bb8 <__aeabi_uldivmod>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	4b61      	ldr	r3, [pc, #388]	@ (800535c <UART_SetConfig+0x2d4>)
 80051d6:	fba3 2302 	umull	r2, r3, r3, r2
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	011c      	lsls	r4, r3, #4
 80051de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051e2:	2200      	movs	r2, #0
 80051e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80051e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80051ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80051f0:	4642      	mov	r2, r8
 80051f2:	464b      	mov	r3, r9
 80051f4:	1891      	adds	r1, r2, r2
 80051f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80051f8:	415b      	adcs	r3, r3
 80051fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005200:	4641      	mov	r1, r8
 8005202:	eb12 0a01 	adds.w	sl, r2, r1
 8005206:	4649      	mov	r1, r9
 8005208:	eb43 0b01 	adc.w	fp, r3, r1
 800520c:	f04f 0200 	mov.w	r2, #0
 8005210:	f04f 0300 	mov.w	r3, #0
 8005214:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005218:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800521c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005220:	4692      	mov	sl, r2
 8005222:	469b      	mov	fp, r3
 8005224:	4643      	mov	r3, r8
 8005226:	eb1a 0303 	adds.w	r3, sl, r3
 800522a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800522e:	464b      	mov	r3, r9
 8005230:	eb4b 0303 	adc.w	r3, fp, r3
 8005234:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005244:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005248:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800524c:	460b      	mov	r3, r1
 800524e:	18db      	adds	r3, r3, r3
 8005250:	643b      	str	r3, [r7, #64]	@ 0x40
 8005252:	4613      	mov	r3, r2
 8005254:	eb42 0303 	adc.w	r3, r2, r3
 8005258:	647b      	str	r3, [r7, #68]	@ 0x44
 800525a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800525e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005262:	f7fb fca9 	bl	8000bb8 <__aeabi_uldivmod>
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	4611      	mov	r1, r2
 800526c:	4b3b      	ldr	r3, [pc, #236]	@ (800535c <UART_SetConfig+0x2d4>)
 800526e:	fba3 2301 	umull	r2, r3, r3, r1
 8005272:	095b      	lsrs	r3, r3, #5
 8005274:	2264      	movs	r2, #100	@ 0x64
 8005276:	fb02 f303 	mul.w	r3, r2, r3
 800527a:	1acb      	subs	r3, r1, r3
 800527c:	00db      	lsls	r3, r3, #3
 800527e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005282:	4b36      	ldr	r3, [pc, #216]	@ (800535c <UART_SetConfig+0x2d4>)
 8005284:	fba3 2302 	umull	r2, r3, r3, r2
 8005288:	095b      	lsrs	r3, r3, #5
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005290:	441c      	add	r4, r3
 8005292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005296:	2200      	movs	r2, #0
 8005298:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800529c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80052a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80052a4:	4642      	mov	r2, r8
 80052a6:	464b      	mov	r3, r9
 80052a8:	1891      	adds	r1, r2, r2
 80052aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80052ac:	415b      	adcs	r3, r3
 80052ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80052b4:	4641      	mov	r1, r8
 80052b6:	1851      	adds	r1, r2, r1
 80052b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80052ba:	4649      	mov	r1, r9
 80052bc:	414b      	adcs	r3, r1
 80052be:	637b      	str	r3, [r7, #52]	@ 0x34
 80052c0:	f04f 0200 	mov.w	r2, #0
 80052c4:	f04f 0300 	mov.w	r3, #0
 80052c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80052cc:	4659      	mov	r1, fp
 80052ce:	00cb      	lsls	r3, r1, #3
 80052d0:	4651      	mov	r1, sl
 80052d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052d6:	4651      	mov	r1, sl
 80052d8:	00ca      	lsls	r2, r1, #3
 80052da:	4610      	mov	r0, r2
 80052dc:	4619      	mov	r1, r3
 80052de:	4603      	mov	r3, r0
 80052e0:	4642      	mov	r2, r8
 80052e2:	189b      	adds	r3, r3, r2
 80052e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052e8:	464b      	mov	r3, r9
 80052ea:	460a      	mov	r2, r1
 80052ec:	eb42 0303 	adc.w	r3, r2, r3
 80052f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005300:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005304:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005308:	460b      	mov	r3, r1
 800530a:	18db      	adds	r3, r3, r3
 800530c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800530e:	4613      	mov	r3, r2
 8005310:	eb42 0303 	adc.w	r3, r2, r3
 8005314:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005316:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800531a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800531e:	f7fb fc4b 	bl	8000bb8 <__aeabi_uldivmod>
 8005322:	4602      	mov	r2, r0
 8005324:	460b      	mov	r3, r1
 8005326:	4b0d      	ldr	r3, [pc, #52]	@ (800535c <UART_SetConfig+0x2d4>)
 8005328:	fba3 1302 	umull	r1, r3, r3, r2
 800532c:	095b      	lsrs	r3, r3, #5
 800532e:	2164      	movs	r1, #100	@ 0x64
 8005330:	fb01 f303 	mul.w	r3, r1, r3
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	00db      	lsls	r3, r3, #3
 8005338:	3332      	adds	r3, #50	@ 0x32
 800533a:	4a08      	ldr	r2, [pc, #32]	@ (800535c <UART_SetConfig+0x2d4>)
 800533c:	fba2 2303 	umull	r2, r3, r2, r3
 8005340:	095b      	lsrs	r3, r3, #5
 8005342:	f003 0207 	and.w	r2, r3, #7
 8005346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4422      	add	r2, r4
 800534e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005350:	e106      	b.n	8005560 <UART_SetConfig+0x4d8>
 8005352:	bf00      	nop
 8005354:	40011000 	.word	0x40011000
 8005358:	40011400 	.word	0x40011400
 800535c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005360:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005364:	2200      	movs	r2, #0
 8005366:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800536a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800536e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005372:	4642      	mov	r2, r8
 8005374:	464b      	mov	r3, r9
 8005376:	1891      	adds	r1, r2, r2
 8005378:	6239      	str	r1, [r7, #32]
 800537a:	415b      	adcs	r3, r3
 800537c:	627b      	str	r3, [r7, #36]	@ 0x24
 800537e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005382:	4641      	mov	r1, r8
 8005384:	1854      	adds	r4, r2, r1
 8005386:	4649      	mov	r1, r9
 8005388:	eb43 0501 	adc.w	r5, r3, r1
 800538c:	f04f 0200 	mov.w	r2, #0
 8005390:	f04f 0300 	mov.w	r3, #0
 8005394:	00eb      	lsls	r3, r5, #3
 8005396:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800539a:	00e2      	lsls	r2, r4, #3
 800539c:	4614      	mov	r4, r2
 800539e:	461d      	mov	r5, r3
 80053a0:	4643      	mov	r3, r8
 80053a2:	18e3      	adds	r3, r4, r3
 80053a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053a8:	464b      	mov	r3, r9
 80053aa:	eb45 0303 	adc.w	r3, r5, r3
 80053ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80053be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80053c2:	f04f 0200 	mov.w	r2, #0
 80053c6:	f04f 0300 	mov.w	r3, #0
 80053ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80053ce:	4629      	mov	r1, r5
 80053d0:	008b      	lsls	r3, r1, #2
 80053d2:	4621      	mov	r1, r4
 80053d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053d8:	4621      	mov	r1, r4
 80053da:	008a      	lsls	r2, r1, #2
 80053dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80053e0:	f7fb fbea 	bl	8000bb8 <__aeabi_uldivmod>
 80053e4:	4602      	mov	r2, r0
 80053e6:	460b      	mov	r3, r1
 80053e8:	4b60      	ldr	r3, [pc, #384]	@ (800556c <UART_SetConfig+0x4e4>)
 80053ea:	fba3 2302 	umull	r2, r3, r3, r2
 80053ee:	095b      	lsrs	r3, r3, #5
 80053f0:	011c      	lsls	r4, r3, #4
 80053f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053f6:	2200      	movs	r2, #0
 80053f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80053fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005400:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005404:	4642      	mov	r2, r8
 8005406:	464b      	mov	r3, r9
 8005408:	1891      	adds	r1, r2, r2
 800540a:	61b9      	str	r1, [r7, #24]
 800540c:	415b      	adcs	r3, r3
 800540e:	61fb      	str	r3, [r7, #28]
 8005410:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005414:	4641      	mov	r1, r8
 8005416:	1851      	adds	r1, r2, r1
 8005418:	6139      	str	r1, [r7, #16]
 800541a:	4649      	mov	r1, r9
 800541c:	414b      	adcs	r3, r1
 800541e:	617b      	str	r3, [r7, #20]
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	f04f 0300 	mov.w	r3, #0
 8005428:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800542c:	4659      	mov	r1, fp
 800542e:	00cb      	lsls	r3, r1, #3
 8005430:	4651      	mov	r1, sl
 8005432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005436:	4651      	mov	r1, sl
 8005438:	00ca      	lsls	r2, r1, #3
 800543a:	4610      	mov	r0, r2
 800543c:	4619      	mov	r1, r3
 800543e:	4603      	mov	r3, r0
 8005440:	4642      	mov	r2, r8
 8005442:	189b      	adds	r3, r3, r2
 8005444:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005448:	464b      	mov	r3, r9
 800544a:	460a      	mov	r2, r1
 800544c:	eb42 0303 	adc.w	r3, r2, r3
 8005450:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800545e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005460:	f04f 0200 	mov.w	r2, #0
 8005464:	f04f 0300 	mov.w	r3, #0
 8005468:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800546c:	4649      	mov	r1, r9
 800546e:	008b      	lsls	r3, r1, #2
 8005470:	4641      	mov	r1, r8
 8005472:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005476:	4641      	mov	r1, r8
 8005478:	008a      	lsls	r2, r1, #2
 800547a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800547e:	f7fb fb9b 	bl	8000bb8 <__aeabi_uldivmod>
 8005482:	4602      	mov	r2, r0
 8005484:	460b      	mov	r3, r1
 8005486:	4611      	mov	r1, r2
 8005488:	4b38      	ldr	r3, [pc, #224]	@ (800556c <UART_SetConfig+0x4e4>)
 800548a:	fba3 2301 	umull	r2, r3, r3, r1
 800548e:	095b      	lsrs	r3, r3, #5
 8005490:	2264      	movs	r2, #100	@ 0x64
 8005492:	fb02 f303 	mul.w	r3, r2, r3
 8005496:	1acb      	subs	r3, r1, r3
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	3332      	adds	r3, #50	@ 0x32
 800549c:	4a33      	ldr	r2, [pc, #204]	@ (800556c <UART_SetConfig+0x4e4>)
 800549e:	fba2 2303 	umull	r2, r3, r2, r3
 80054a2:	095b      	lsrs	r3, r3, #5
 80054a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054a8:	441c      	add	r4, r3
 80054aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054ae:	2200      	movs	r2, #0
 80054b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80054b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80054b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80054b8:	4642      	mov	r2, r8
 80054ba:	464b      	mov	r3, r9
 80054bc:	1891      	adds	r1, r2, r2
 80054be:	60b9      	str	r1, [r7, #8]
 80054c0:	415b      	adcs	r3, r3
 80054c2:	60fb      	str	r3, [r7, #12]
 80054c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054c8:	4641      	mov	r1, r8
 80054ca:	1851      	adds	r1, r2, r1
 80054cc:	6039      	str	r1, [r7, #0]
 80054ce:	4649      	mov	r1, r9
 80054d0:	414b      	adcs	r3, r1
 80054d2:	607b      	str	r3, [r7, #4]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80054e0:	4659      	mov	r1, fp
 80054e2:	00cb      	lsls	r3, r1, #3
 80054e4:	4651      	mov	r1, sl
 80054e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054ea:	4651      	mov	r1, sl
 80054ec:	00ca      	lsls	r2, r1, #3
 80054ee:	4610      	mov	r0, r2
 80054f0:	4619      	mov	r1, r3
 80054f2:	4603      	mov	r3, r0
 80054f4:	4642      	mov	r2, r8
 80054f6:	189b      	adds	r3, r3, r2
 80054f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054fa:	464b      	mov	r3, r9
 80054fc:	460a      	mov	r2, r1
 80054fe:	eb42 0303 	adc.w	r3, r2, r3
 8005502:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	663b      	str	r3, [r7, #96]	@ 0x60
 800550e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005510:	f04f 0200 	mov.w	r2, #0
 8005514:	f04f 0300 	mov.w	r3, #0
 8005518:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800551c:	4649      	mov	r1, r9
 800551e:	008b      	lsls	r3, r1, #2
 8005520:	4641      	mov	r1, r8
 8005522:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005526:	4641      	mov	r1, r8
 8005528:	008a      	lsls	r2, r1, #2
 800552a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800552e:	f7fb fb43 	bl	8000bb8 <__aeabi_uldivmod>
 8005532:	4602      	mov	r2, r0
 8005534:	460b      	mov	r3, r1
 8005536:	4b0d      	ldr	r3, [pc, #52]	@ (800556c <UART_SetConfig+0x4e4>)
 8005538:	fba3 1302 	umull	r1, r3, r3, r2
 800553c:	095b      	lsrs	r3, r3, #5
 800553e:	2164      	movs	r1, #100	@ 0x64
 8005540:	fb01 f303 	mul.w	r3, r1, r3
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	011b      	lsls	r3, r3, #4
 8005548:	3332      	adds	r3, #50	@ 0x32
 800554a:	4a08      	ldr	r2, [pc, #32]	@ (800556c <UART_SetConfig+0x4e4>)
 800554c:	fba2 2303 	umull	r2, r3, r2, r3
 8005550:	095b      	lsrs	r3, r3, #5
 8005552:	f003 020f 	and.w	r2, r3, #15
 8005556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4422      	add	r2, r4
 800555e:	609a      	str	r2, [r3, #8]
}
 8005560:	bf00      	nop
 8005562:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005566:	46bd      	mov	sp, r7
 8005568:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800556c:	51eb851f 	.word	0x51eb851f

08005570 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005574:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005576:	4618      	mov	r0, r3
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	4603      	mov	r3, r0
 8005588:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800558a:	79fb      	ldrb	r3, [r7, #7]
 800558c:	4a08      	ldr	r2, [pc, #32]	@ (80055b0 <disk_status+0x30>)
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	4413      	add	r3, r2
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	79fa      	ldrb	r2, [r7, #7]
 8005598:	4905      	ldr	r1, [pc, #20]	@ (80055b0 <disk_status+0x30>)
 800559a:	440a      	add	r2, r1
 800559c:	7a12      	ldrb	r2, [r2, #8]
 800559e:	4610      	mov	r0, r2
 80055a0:	4798      	blx	r3
 80055a2:	4603      	mov	r3, r0
 80055a4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80055a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	2000082c 	.word	0x2000082c

080055b4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	4603      	mov	r3, r0
 80055bc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80055be:	2300      	movs	r3, #0
 80055c0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80055c2:	79fb      	ldrb	r3, [r7, #7]
 80055c4:	4a0e      	ldr	r2, [pc, #56]	@ (8005600 <disk_initialize+0x4c>)
 80055c6:	5cd3      	ldrb	r3, [r2, r3]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d114      	bne.n	80055f6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80055cc:	79fb      	ldrb	r3, [r7, #7]
 80055ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005600 <disk_initialize+0x4c>)
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4413      	add	r3, r2
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	79fa      	ldrb	r2, [r7, #7]
 80055da:	4909      	ldr	r1, [pc, #36]	@ (8005600 <disk_initialize+0x4c>)
 80055dc:	440a      	add	r2, r1
 80055de:	7a12      	ldrb	r2, [r2, #8]
 80055e0:	4610      	mov	r0, r2
 80055e2:	4798      	blx	r3
 80055e4:	4603      	mov	r3, r0
 80055e6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80055e8:	7bfb      	ldrb	r3, [r7, #15]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d103      	bne.n	80055f6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80055ee:	79fb      	ldrb	r3, [r7, #7]
 80055f0:	4a03      	ldr	r2, [pc, #12]	@ (8005600 <disk_initialize+0x4c>)
 80055f2:	2101      	movs	r1, #1
 80055f4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	2000082c 	.word	0x2000082c

08005604 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005604:	b590      	push	{r4, r7, lr}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	60b9      	str	r1, [r7, #8]
 800560c:	607a      	str	r2, [r7, #4]
 800560e:	603b      	str	r3, [r7, #0]
 8005610:	4603      	mov	r3, r0
 8005612:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005614:	7bfb      	ldrb	r3, [r7, #15]
 8005616:	4a0a      	ldr	r2, [pc, #40]	@ (8005640 <disk_read+0x3c>)
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4413      	add	r3, r2
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	689c      	ldr	r4, [r3, #8]
 8005620:	7bfb      	ldrb	r3, [r7, #15]
 8005622:	4a07      	ldr	r2, [pc, #28]	@ (8005640 <disk_read+0x3c>)
 8005624:	4413      	add	r3, r2
 8005626:	7a18      	ldrb	r0, [r3, #8]
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	68b9      	ldr	r1, [r7, #8]
 800562e:	47a0      	blx	r4
 8005630:	4603      	mov	r3, r0
 8005632:	75fb      	strb	r3, [r7, #23]
  return res;
 8005634:	7dfb      	ldrb	r3, [r7, #23]
}
 8005636:	4618      	mov	r0, r3
 8005638:	371c      	adds	r7, #28
 800563a:	46bd      	mov	sp, r7
 800563c:	bd90      	pop	{r4, r7, pc}
 800563e:	bf00      	nop
 8005640:	2000082c 	.word	0x2000082c

08005644 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005644:	b590      	push	{r4, r7, lr}
 8005646:	b087      	sub	sp, #28
 8005648:	af00      	add	r7, sp, #0
 800564a:	60b9      	str	r1, [r7, #8]
 800564c:	607a      	str	r2, [r7, #4]
 800564e:	603b      	str	r3, [r7, #0]
 8005650:	4603      	mov	r3, r0
 8005652:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005654:	7bfb      	ldrb	r3, [r7, #15]
 8005656:	4a0a      	ldr	r2, [pc, #40]	@ (8005680 <disk_write+0x3c>)
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	4413      	add	r3, r2
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	68dc      	ldr	r4, [r3, #12]
 8005660:	7bfb      	ldrb	r3, [r7, #15]
 8005662:	4a07      	ldr	r2, [pc, #28]	@ (8005680 <disk_write+0x3c>)
 8005664:	4413      	add	r3, r2
 8005666:	7a18      	ldrb	r0, [r3, #8]
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	68b9      	ldr	r1, [r7, #8]
 800566e:	47a0      	blx	r4
 8005670:	4603      	mov	r3, r0
 8005672:	75fb      	strb	r3, [r7, #23]
  return res;
 8005674:	7dfb      	ldrb	r3, [r7, #23]
}
 8005676:	4618      	mov	r0, r3
 8005678:	371c      	adds	r7, #28
 800567a:	46bd      	mov	sp, r7
 800567c:	bd90      	pop	{r4, r7, pc}
 800567e:	bf00      	nop
 8005680:	2000082c 	.word	0x2000082c

08005684 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	4603      	mov	r3, r0
 800568c:	603a      	str	r2, [r7, #0]
 800568e:	71fb      	strb	r3, [r7, #7]
 8005690:	460b      	mov	r3, r1
 8005692:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005694:	79fb      	ldrb	r3, [r7, #7]
 8005696:	4a09      	ldr	r2, [pc, #36]	@ (80056bc <disk_ioctl+0x38>)
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4413      	add	r3, r2
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	79fa      	ldrb	r2, [r7, #7]
 80056a2:	4906      	ldr	r1, [pc, #24]	@ (80056bc <disk_ioctl+0x38>)
 80056a4:	440a      	add	r2, r1
 80056a6:	7a10      	ldrb	r0, [r2, #8]
 80056a8:	79b9      	ldrb	r1, [r7, #6]
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	4798      	blx	r3
 80056ae:	4603      	mov	r3, r0
 80056b0:	73fb      	strb	r3, [r7, #15]
  return res;
 80056b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	2000082c 	.word	0x2000082c

080056c0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3301      	adds	r3, #1
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80056d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80056d4:	021b      	lsls	r3, r3, #8
 80056d6:	b21a      	sxth	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	b21b      	sxth	r3, r3
 80056de:	4313      	orrs	r3, r2
 80056e0:	b21b      	sxth	r3, r3
 80056e2:	81fb      	strh	r3, [r7, #14]
	return rv;
 80056e4:	89fb      	ldrh	r3, [r7, #14]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80056f2:	b480      	push	{r7}
 80056f4:	b085      	sub	sp, #20
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	3303      	adds	r3, #3
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	021b      	lsls	r3, r3, #8
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	3202      	adds	r2, #2
 800570a:	7812      	ldrb	r2, [r2, #0]
 800570c:	4313      	orrs	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	021b      	lsls	r3, r3, #8
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	3201      	adds	r2, #1
 8005718:	7812      	ldrb	r2, [r2, #0]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	021b      	lsls	r3, r3, #8
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	7812      	ldrb	r2, [r2, #0]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]
	return rv;
 800572a:	68fb      	ldr	r3, [r7, #12]
}
 800572c:	4618      	mov	r0, r3
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	460b      	mov	r3, r1
 8005742:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	1c5a      	adds	r2, r3, #1
 8005748:	607a      	str	r2, [r7, #4]
 800574a:	887a      	ldrh	r2, [r7, #2]
 800574c:	b2d2      	uxtb	r2, r2
 800574e:	701a      	strb	r2, [r3, #0]
 8005750:	887b      	ldrh	r3, [r7, #2]
 8005752:	0a1b      	lsrs	r3, r3, #8
 8005754:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	1c5a      	adds	r2, r3, #1
 800575a:	607a      	str	r2, [r7, #4]
 800575c:	887a      	ldrh	r2, [r7, #2]
 800575e:	b2d2      	uxtb	r2, r2
 8005760:	701a      	strb	r2, [r3, #0]
}
 8005762:	bf00      	nop
 8005764:	370c      	adds	r7, #12
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800576e:	b480      	push	{r7}
 8005770:	b083      	sub	sp, #12
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
 8005776:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	607a      	str	r2, [r7, #4]
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	b2d2      	uxtb	r2, r2
 8005782:	701a      	strb	r2, [r3, #0]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	0a1b      	lsrs	r3, r3, #8
 8005788:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	0a1b      	lsrs	r3, r3, #8
 800579a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	1c5a      	adds	r2, r3, #1
 80057a0:	607a      	str	r2, [r7, #4]
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	701a      	strb	r2, [r3, #0]
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	0a1b      	lsrs	r3, r3, #8
 80057ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	1c5a      	adds	r2, r3, #1
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	683a      	ldr	r2, [r7, #0]
 80057b6:	b2d2      	uxtb	r2, r2
 80057b8:	701a      	strb	r2, [r3, #0]
}
 80057ba:	bf00      	nop
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80057c6:	b480      	push	{r7}
 80057c8:	b087      	sub	sp, #28
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00d      	beq.n	80057fc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	1c53      	adds	r3, r2, #1
 80057e4:	613b      	str	r3, [r7, #16]
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	1c59      	adds	r1, r3, #1
 80057ea:	6179      	str	r1, [r7, #20]
 80057ec:	7812      	ldrb	r2, [r2, #0]
 80057ee:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	3b01      	subs	r3, #1
 80057f4:	607b      	str	r3, [r7, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1f1      	bne.n	80057e0 <mem_cpy+0x1a>
	}
}
 80057fc:	bf00      	nop
 80057fe:	371c      	adds	r7, #28
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	1c5a      	adds	r2, r3, #1
 800581c:	617a      	str	r2, [r7, #20]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	b2d2      	uxtb	r2, r2
 8005822:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	3b01      	subs	r3, #1
 8005828:	607b      	str	r3, [r7, #4]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1f3      	bne.n	8005818 <mem_set+0x10>
}
 8005830:	bf00      	nop
 8005832:	bf00      	nop
 8005834:	371c      	adds	r7, #28
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr

0800583e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800583e:	b480      	push	{r7}
 8005840:	b089      	sub	sp, #36	@ 0x24
 8005842:	af00      	add	r7, sp, #0
 8005844:	60f8      	str	r0, [r7, #12]
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	61fb      	str	r3, [r7, #28]
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	61fa      	str	r2, [r7, #28]
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	4619      	mov	r1, r3
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	1c5a      	adds	r2, r3, #1
 8005864:	61ba      	str	r2, [r7, #24]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	1acb      	subs	r3, r1, r3
 800586a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	3b01      	subs	r3, #1
 8005870:	607b      	str	r3, [r7, #4]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d002      	beq.n	800587e <mem_cmp+0x40>
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d0eb      	beq.n	8005856 <mem_cmp+0x18>

	return r;
 800587e:	697b      	ldr	r3, [r7, #20]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3724      	adds	r7, #36	@ 0x24
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005896:	e002      	b.n	800589e <chk_chr+0x12>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	3301      	adds	r3, #1
 800589c:	607b      	str	r3, [r7, #4]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d005      	beq.n	80058b2 <chk_chr+0x26>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	461a      	mov	r2, r3
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d1f2      	bne.n	8005898 <chk_chr+0xc>
	return *str;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	781b      	ldrb	r3, [r3, #0]
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	370c      	adds	r7, #12
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr

080058c2 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b082      	sub	sp, #8
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d009      	beq.n	80058e4 <lock_fs+0x22>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f003 f832 	bl	800893e <ff_req_grant>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d001      	beq.n	80058e4 <lock_fs+0x22>
 80058e0:	2301      	movs	r3, #1
 80058e2:	e000      	b.n	80058e6 <lock_fs+0x24>
 80058e4:	2300      	movs	r3, #0
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3708      	adds	r7, #8
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}

080058ee <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80058ee:	b580      	push	{r7, lr}
 80058f0:	b082      	sub	sp, #8
 80058f2:	af00      	add	r7, sp, #0
 80058f4:	6078      	str	r0, [r7, #4]
 80058f6:	460b      	mov	r3, r1
 80058f8:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00d      	beq.n	800591c <unlock_fs+0x2e>
 8005900:	78fb      	ldrb	r3, [r7, #3]
 8005902:	2b0c      	cmp	r3, #12
 8005904:	d00a      	beq.n	800591c <unlock_fs+0x2e>
 8005906:	78fb      	ldrb	r3, [r7, #3]
 8005908:	2b0b      	cmp	r3, #11
 800590a:	d007      	beq.n	800591c <unlock_fs+0x2e>
 800590c:	78fb      	ldrb	r3, [r7, #3]
 800590e:	2b0f      	cmp	r3, #15
 8005910:	d004      	beq.n	800591c <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	4618      	mov	r0, r3
 8005918:	f003 f826 	bl	8008968 <ff_rel_grant>
	}
}
 800591c:	bf00      	nop
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800592e:	2300      	movs	r3, #0
 8005930:	60bb      	str	r3, [r7, #8]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	60fb      	str	r3, [r7, #12]
 8005936:	e029      	b.n	800598c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005938:	4a27      	ldr	r2, [pc, #156]	@ (80059d8 <chk_lock+0xb4>)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	4413      	add	r3, r2
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d01d      	beq.n	8005982 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005946:	4a24      	ldr	r2, [pc, #144]	@ (80059d8 <chk_lock+0xb4>)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	011b      	lsls	r3, r3, #4
 800594c:	4413      	add	r3, r2
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	429a      	cmp	r2, r3
 8005956:	d116      	bne.n	8005986 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005958:	4a1f      	ldr	r2, [pc, #124]	@ (80059d8 <chk_lock+0xb4>)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	011b      	lsls	r3, r3, #4
 800595e:	4413      	add	r3, r2
 8005960:	3304      	adds	r3, #4
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005968:	429a      	cmp	r2, r3
 800596a:	d10c      	bne.n	8005986 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800596c:	4a1a      	ldr	r2, [pc, #104]	@ (80059d8 <chk_lock+0xb4>)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	011b      	lsls	r3, r3, #4
 8005972:	4413      	add	r3, r2
 8005974:	3308      	adds	r3, #8
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800597c:	429a      	cmp	r2, r3
 800597e:	d102      	bne.n	8005986 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005980:	e007      	b.n	8005992 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005982:	2301      	movs	r3, #1
 8005984:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	3301      	adds	r3, #1
 800598a:	60fb      	str	r3, [r7, #12]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d9d2      	bls.n	8005938 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2b02      	cmp	r3, #2
 8005996:	d109      	bne.n	80059ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d102      	bne.n	80059a4 <chk_lock+0x80>
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d101      	bne.n	80059a8 <chk_lock+0x84>
 80059a4:	2300      	movs	r3, #0
 80059a6:	e010      	b.n	80059ca <chk_lock+0xa6>
 80059a8:	2312      	movs	r3, #18
 80059aa:	e00e      	b.n	80059ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d108      	bne.n	80059c4 <chk_lock+0xa0>
 80059b2:	4a09      	ldr	r2, [pc, #36]	@ (80059d8 <chk_lock+0xb4>)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	4413      	add	r3, r2
 80059ba:	330c      	adds	r3, #12
 80059bc:	881b      	ldrh	r3, [r3, #0]
 80059be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059c2:	d101      	bne.n	80059c8 <chk_lock+0xa4>
 80059c4:	2310      	movs	r3, #16
 80059c6:	e000      	b.n	80059ca <chk_lock+0xa6>
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3714      	adds	r7, #20
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	2000080c 	.word	0x2000080c

080059dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80059e2:	2300      	movs	r3, #0
 80059e4:	607b      	str	r3, [r7, #4]
 80059e6:	e002      	b.n	80059ee <enq_lock+0x12>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3301      	adds	r3, #1
 80059ec:	607b      	str	r3, [r7, #4]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d806      	bhi.n	8005a02 <enq_lock+0x26>
 80059f4:	4a09      	ldr	r2, [pc, #36]	@ (8005a1c <enq_lock+0x40>)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	011b      	lsls	r3, r3, #4
 80059fa:	4413      	add	r3, r2
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1f2      	bne.n	80059e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	bf14      	ite	ne
 8005a08:	2301      	movne	r3, #1
 8005a0a:	2300      	moveq	r3, #0
 8005a0c:	b2db      	uxtb	r3, r3
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	2000080c 	.word	0x2000080c

08005a20 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60fb      	str	r3, [r7, #12]
 8005a2e:	e01f      	b.n	8005a70 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005a30:	4a41      	ldr	r2, [pc, #260]	@ (8005b38 <inc_lock+0x118>)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	011b      	lsls	r3, r3, #4
 8005a36:	4413      	add	r3, r2
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d113      	bne.n	8005a6a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005a42:	4a3d      	ldr	r2, [pc, #244]	@ (8005b38 <inc_lock+0x118>)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	011b      	lsls	r3, r3, #4
 8005a48:	4413      	add	r3, r2
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d109      	bne.n	8005a6a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005a56:	4a38      	ldr	r2, [pc, #224]	@ (8005b38 <inc_lock+0x118>)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	011b      	lsls	r3, r3, #4
 8005a5c:	4413      	add	r3, r2
 8005a5e:	3308      	adds	r3, #8
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d006      	beq.n	8005a78 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d9dc      	bls.n	8005a30 <inc_lock+0x10>
 8005a76:	e000      	b.n	8005a7a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005a78:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d132      	bne.n	8005ae6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005a80:	2300      	movs	r3, #0
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	e002      	b.n	8005a8c <inc_lock+0x6c>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d806      	bhi.n	8005aa0 <inc_lock+0x80>
 8005a92:	4a29      	ldr	r2, [pc, #164]	@ (8005b38 <inc_lock+0x118>)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	011b      	lsls	r3, r3, #4
 8005a98:	4413      	add	r3, r2
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1f2      	bne.n	8005a86 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	d101      	bne.n	8005aaa <inc_lock+0x8a>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	e040      	b.n	8005b2c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	4922      	ldr	r1, [pc, #136]	@ (8005b38 <inc_lock+0x118>)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	011b      	lsls	r3, r3, #4
 8005ab4:	440b      	add	r3, r1
 8005ab6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	491e      	ldr	r1, [pc, #120]	@ (8005b38 <inc_lock+0x118>)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	011b      	lsls	r3, r3, #4
 8005ac2:	440b      	add	r3, r1
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	695a      	ldr	r2, [r3, #20]
 8005acc:	491a      	ldr	r1, [pc, #104]	@ (8005b38 <inc_lock+0x118>)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	011b      	lsls	r3, r3, #4
 8005ad2:	440b      	add	r3, r1
 8005ad4:	3308      	adds	r3, #8
 8005ad6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005ad8:	4a17      	ldr	r2, [pc, #92]	@ (8005b38 <inc_lock+0x118>)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	011b      	lsls	r3, r3, #4
 8005ade:	4413      	add	r3, r2
 8005ae0:	330c      	adds	r3, #12
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d009      	beq.n	8005b00 <inc_lock+0xe0>
 8005aec:	4a12      	ldr	r2, [pc, #72]	@ (8005b38 <inc_lock+0x118>)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	011b      	lsls	r3, r3, #4
 8005af2:	4413      	add	r3, r2
 8005af4:	330c      	adds	r3, #12
 8005af6:	881b      	ldrh	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d001      	beq.n	8005b00 <inc_lock+0xe0>
 8005afc:	2300      	movs	r3, #0
 8005afe:	e015      	b.n	8005b2c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d108      	bne.n	8005b18 <inc_lock+0xf8>
 8005b06:	4a0c      	ldr	r2, [pc, #48]	@ (8005b38 <inc_lock+0x118>)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	011b      	lsls	r3, r3, #4
 8005b0c:	4413      	add	r3, r2
 8005b0e:	330c      	adds	r3, #12
 8005b10:	881b      	ldrh	r3, [r3, #0]
 8005b12:	3301      	adds	r3, #1
 8005b14:	b29a      	uxth	r2, r3
 8005b16:	e001      	b.n	8005b1c <inc_lock+0xfc>
 8005b18:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b1c:	4906      	ldr	r1, [pc, #24]	@ (8005b38 <inc_lock+0x118>)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	011b      	lsls	r3, r3, #4
 8005b22:	440b      	add	r3, r1
 8005b24:	330c      	adds	r3, #12
 8005b26:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	3301      	adds	r3, #1
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3714      	adds	r7, #20
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	2000080c 	.word	0x2000080c

08005b3c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	3b01      	subs	r3, #1
 8005b48:	607b      	str	r3, [r7, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d825      	bhi.n	8005b9c <dec_lock+0x60>
		n = Files[i].ctr;
 8005b50:	4a17      	ldr	r2, [pc, #92]	@ (8005bb0 <dec_lock+0x74>)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	011b      	lsls	r3, r3, #4
 8005b56:	4413      	add	r3, r2
 8005b58:	330c      	adds	r3, #12
 8005b5a:	881b      	ldrh	r3, [r3, #0]
 8005b5c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005b5e:	89fb      	ldrh	r3, [r7, #14]
 8005b60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b64:	d101      	bne.n	8005b6a <dec_lock+0x2e>
 8005b66:	2300      	movs	r3, #0
 8005b68:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005b6a:	89fb      	ldrh	r3, [r7, #14]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d002      	beq.n	8005b76 <dec_lock+0x3a>
 8005b70:	89fb      	ldrh	r3, [r7, #14]
 8005b72:	3b01      	subs	r3, #1
 8005b74:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005b76:	4a0e      	ldr	r2, [pc, #56]	@ (8005bb0 <dec_lock+0x74>)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	011b      	lsls	r3, r3, #4
 8005b7c:	4413      	add	r3, r2
 8005b7e:	330c      	adds	r3, #12
 8005b80:	89fa      	ldrh	r2, [r7, #14]
 8005b82:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005b84:	89fb      	ldrh	r3, [r7, #14]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d105      	bne.n	8005b96 <dec_lock+0x5a>
 8005b8a:	4a09      	ldr	r2, [pc, #36]	@ (8005bb0 <dec_lock+0x74>)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	011b      	lsls	r3, r3, #4
 8005b90:	4413      	add	r3, r2
 8005b92:	2200      	movs	r2, #0
 8005b94:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005b96:	2300      	movs	r3, #0
 8005b98:	737b      	strb	r3, [r7, #13]
 8005b9a:	e001      	b.n	8005ba0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005ba0:	7b7b      	ldrb	r3, [r7, #13]
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3714      	adds	r7, #20
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	2000080c 	.word	0x2000080c

08005bb4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	e010      	b.n	8005be4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8005bf8 <clear_lock+0x44>)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	011b      	lsls	r3, r3, #4
 8005bc8:	4413      	add	r3, r2
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d105      	bne.n	8005bde <clear_lock+0x2a>
 8005bd2:	4a09      	ldr	r2, [pc, #36]	@ (8005bf8 <clear_lock+0x44>)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	011b      	lsls	r3, r3, #4
 8005bd8:	4413      	add	r3, r2
 8005bda:	2200      	movs	r2, #0
 8005bdc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	3301      	adds	r3, #1
 8005be2:	60fb      	str	r3, [r7, #12]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d9eb      	bls.n	8005bc2 <clear_lock+0xe>
	}
}
 8005bea:	bf00      	nop
 8005bec:	bf00      	nop
 8005bee:	3714      	adds	r7, #20
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr
 8005bf8:	2000080c 	.word	0x2000080c

08005bfc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005c04:	2300      	movs	r3, #0
 8005c06:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	78db      	ldrb	r3, [r3, #3]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d034      	beq.n	8005c7a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c14:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	7858      	ldrb	r0, [r3, #1]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005c20:	2301      	movs	r3, #1
 8005c22:	697a      	ldr	r2, [r7, #20]
 8005c24:	f7ff fd0e 	bl	8005644 <disk_write>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d002      	beq.n	8005c34 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
 8005c32:	e022      	b.n	8005c7a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	1ad2      	subs	r2, r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d217      	bcs.n	8005c7a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	789b      	ldrb	r3, [r3, #2]
 8005c4e:	613b      	str	r3, [r7, #16]
 8005c50:	e010      	b.n	8005c74 <sync_window+0x78>
					wsect += fs->fsize;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	4413      	add	r3, r2
 8005c5a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	7858      	ldrb	r0, [r3, #1]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005c66:	2301      	movs	r3, #1
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	f7ff fceb 	bl	8005644 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	3b01      	subs	r3, #1
 8005c72:	613b      	str	r3, [r7, #16]
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d8eb      	bhi.n	8005c52 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d01b      	beq.n	8005cd4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f7ff ffad 	bl	8005bfc <sync_window>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005ca6:	7bfb      	ldrb	r3, [r7, #15]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d113      	bne.n	8005cd4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	7858      	ldrb	r0, [r3, #1]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	683a      	ldr	r2, [r7, #0]
 8005cba:	f7ff fca3 	bl	8005604 <disk_read>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d004      	beq.n	8005cce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
	...

08005ce0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7ff ff87 	bl	8005bfc <sync_window>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d158      	bne.n	8005daa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	2b03      	cmp	r3, #3
 8005cfe:	d148      	bne.n	8005d92 <sync_fs+0xb2>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	791b      	ldrb	r3, [r3, #4]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d144      	bne.n	8005d92 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	3338      	adds	r3, #56	@ 0x38
 8005d0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d10:	2100      	movs	r1, #0
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7ff fd78 	bl	8005808 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	3338      	adds	r3, #56	@ 0x38
 8005d1c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8005d20:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7ff fd07 	bl	8005738 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	3338      	adds	r3, #56	@ 0x38
 8005d2e:	4921      	ldr	r1, [pc, #132]	@ (8005db4 <sync_fs+0xd4>)
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7ff fd1c 	bl	800576e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	3338      	adds	r3, #56	@ 0x38
 8005d3a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8005d3e:	491e      	ldr	r1, [pc, #120]	@ (8005db8 <sync_fs+0xd8>)
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff fd14 	bl	800576e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3338      	adds	r3, #56	@ 0x38
 8005d4a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	4619      	mov	r1, r3
 8005d54:	4610      	mov	r0, r2
 8005d56:	f7ff fd0a 	bl	800576e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	3338      	adds	r3, #56	@ 0x38
 8005d5e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	4619      	mov	r1, r3
 8005d68:	4610      	mov	r0, r2
 8005d6a:	f7ff fd00 	bl	800576e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d72:	1c5a      	adds	r2, r3, #1
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	7858      	ldrb	r0, [r3, #1]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d86:	2301      	movs	r3, #1
 8005d88:	f7ff fc5c 	bl	8005644 <disk_write>
			fs->fsi_flag = 0;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	785b      	ldrb	r3, [r3, #1]
 8005d96:	2200      	movs	r2, #0
 8005d98:	2100      	movs	r1, #0
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f7ff fc72 	bl	8005684 <disk_ioctl>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <sync_fs+0xca>
 8005da6:	2301      	movs	r3, #1
 8005da8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3710      	adds	r7, #16
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	41615252 	.word	0x41615252
 8005db8:	61417272 	.word	0x61417272

08005dbc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	3b02      	subs	r3, #2
 8005dca:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	3b02      	subs	r3, #2
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d301      	bcc.n	8005ddc <clust2sect+0x20>
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e008      	b.n	8005dee <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	895b      	ldrh	r3, [r3, #10]
 8005de0:	461a      	mov	r2, r3
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	fb03 f202 	mul.w	r2, r3, r2
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dec:	4413      	add	r3, r2
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	370c      	adds	r7, #12
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr

08005dfa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b086      	sub	sp, #24
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
 8005e02:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d904      	bls.n	8005e1a <get_fat+0x20>
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d302      	bcc.n	8005e20 <get_fat+0x26>
		val = 1;	/* Internal error */
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	617b      	str	r3, [r7, #20]
 8005e1e:	e08e      	b.n	8005f3e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005e20:	f04f 33ff 	mov.w	r3, #4294967295
 8005e24:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	781b      	ldrb	r3, [r3, #0]
 8005e2a:	2b03      	cmp	r3, #3
 8005e2c:	d061      	beq.n	8005ef2 <get_fat+0xf8>
 8005e2e:	2b03      	cmp	r3, #3
 8005e30:	dc7b      	bgt.n	8005f2a <get_fat+0x130>
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d002      	beq.n	8005e3c <get_fat+0x42>
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d041      	beq.n	8005ebe <get_fat+0xc4>
 8005e3a:	e076      	b.n	8005f2a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	60fb      	str	r3, [r7, #12]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	085b      	lsrs	r3, r3, #1
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	4413      	add	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	0a5b      	lsrs	r3, r3, #9
 8005e52:	4413      	add	r3, r2
 8005e54:	4619      	mov	r1, r3
 8005e56:	6938      	ldr	r0, [r7, #16]
 8005e58:	f7ff ff14 	bl	8005c84 <move_window>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d166      	bne.n	8005f30 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	1c5a      	adds	r2, r3, #1
 8005e66:	60fa      	str	r2, [r7, #12]
 8005e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005e74:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	0a5b      	lsrs	r3, r3, #9
 8005e7e:	4413      	add	r3, r2
 8005e80:	4619      	mov	r1, r3
 8005e82:	6938      	ldr	r0, [r7, #16]
 8005e84:	f7ff fefe 	bl	8005c84 <move_window>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d152      	bne.n	8005f34 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	4413      	add	r3, r2
 8005e98:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d002      	beq.n	8005eb4 <get_fat+0xba>
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	091b      	lsrs	r3, r3, #4
 8005eb2:	e002      	b.n	8005eba <get_fat+0xc0>
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005eba:	617b      	str	r3, [r7, #20]
			break;
 8005ebc:	e03f      	b.n	8005f3e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	0a1b      	lsrs	r3, r3, #8
 8005ec6:	4413      	add	r3, r2
 8005ec8:	4619      	mov	r1, r3
 8005eca:	6938      	ldr	r0, [r7, #16]
 8005ecc:	f7ff feda 	bl	8005c84 <move_window>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d130      	bne.n	8005f38 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8005ee4:	4413      	add	r3, r2
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f7ff fbea 	bl	80056c0 <ld_word>
 8005eec:	4603      	mov	r3, r0
 8005eee:	617b      	str	r3, [r7, #20]
			break;
 8005ef0:	e025      	b.n	8005f3e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	09db      	lsrs	r3, r3, #7
 8005efa:	4413      	add	r3, r2
 8005efc:	4619      	mov	r1, r3
 8005efe:	6938      	ldr	r0, [r7, #16]
 8005f00:	f7ff fec0 	bl	8005c84 <move_window>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d118      	bne.n	8005f3c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8005f18:	4413      	add	r3, r2
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7ff fbe9 	bl	80056f2 <ld_dword>
 8005f20:	4603      	mov	r3, r0
 8005f22:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005f26:	617b      	str	r3, [r7, #20]
			break;
 8005f28:	e009      	b.n	8005f3e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	e006      	b.n	8005f3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f30:	bf00      	nop
 8005f32:	e004      	b.n	8005f3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f34:	bf00      	nop
 8005f36:	e002      	b.n	8005f3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005f38:	bf00      	nop
 8005f3a:	e000      	b.n	8005f3e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005f3c:	bf00      	nop
		}
	}

	return val;
 8005f3e:	697b      	ldr	r3, [r7, #20]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005f48:	b590      	push	{r4, r7, lr}
 8005f4a:	b089      	sub	sp, #36	@ 0x24
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	60f8      	str	r0, [r7, #12]
 8005f50:	60b9      	str	r1, [r7, #8]
 8005f52:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005f54:	2302      	movs	r3, #2
 8005f56:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	f240 80d9 	bls.w	8006112 <put_fat+0x1ca>
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	69db      	ldr	r3, [r3, #28]
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	f080 80d3 	bcs.w	8006112 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	2b03      	cmp	r3, #3
 8005f72:	f000 8096 	beq.w	80060a2 <put_fat+0x15a>
 8005f76:	2b03      	cmp	r3, #3
 8005f78:	f300 80cb 	bgt.w	8006112 <put_fat+0x1ca>
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d002      	beq.n	8005f86 <put_fat+0x3e>
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d06e      	beq.n	8006062 <put_fat+0x11a>
 8005f84:	e0c5      	b.n	8006112 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	61bb      	str	r3, [r7, #24]
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	085b      	lsrs	r3, r3, #1
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	4413      	add	r3, r2
 8005f92:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	0a5b      	lsrs	r3, r3, #9
 8005f9c:	4413      	add	r3, r2
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	68f8      	ldr	r0, [r7, #12]
 8005fa2:	f7ff fe6f 	bl	8005c84 <move_window>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005faa:	7ffb      	ldrb	r3, [r7, #31]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f040 80a9 	bne.w	8006104 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	1c59      	adds	r1, r3, #1
 8005fbc:	61b9      	str	r1, [r7, #24]
 8005fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fc2:	4413      	add	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00d      	beq.n	8005fec <put_fat+0xa4>
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	b25b      	sxtb	r3, r3
 8005fd6:	f003 030f 	and.w	r3, r3, #15
 8005fda:	b25a      	sxtb	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	b25b      	sxtb	r3, r3
 8005fe0:	011b      	lsls	r3, r3, #4
 8005fe2:	b25b      	sxtb	r3, r3
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	b25b      	sxtb	r3, r3
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	e001      	b.n	8005ff0 <put_fat+0xa8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	0a5b      	lsrs	r3, r3, #9
 8006002:	4413      	add	r3, r2
 8006004:	4619      	mov	r1, r3
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f7ff fe3c 	bl	8005c84 <move_window>
 800600c:	4603      	mov	r3, r0
 800600e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006010:	7ffb      	ldrb	r3, [r7, #31]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d178      	bne.n	8006108 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006022:	4413      	add	r3, r2
 8006024:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b00      	cmp	r3, #0
 800602e:	d003      	beq.n	8006038 <put_fat+0xf0>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	091b      	lsrs	r3, r3, #4
 8006034:	b2db      	uxtb	r3, r3
 8006036:	e00e      	b.n	8006056 <put_fat+0x10e>
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	b25b      	sxtb	r3, r3
 800603e:	f023 030f 	bic.w	r3, r3, #15
 8006042:	b25a      	sxtb	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	0a1b      	lsrs	r3, r3, #8
 8006048:	b25b      	sxtb	r3, r3
 800604a:	f003 030f 	and.w	r3, r3, #15
 800604e:	b25b      	sxtb	r3, r3
 8006050:	4313      	orrs	r3, r2
 8006052:	b25b      	sxtb	r3, r3
 8006054:	b2db      	uxtb	r3, r3
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2201      	movs	r2, #1
 800605e:	70da      	strb	r2, [r3, #3]
			break;
 8006060:	e057      	b.n	8006112 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	0a1b      	lsrs	r3, r3, #8
 800606a:	4413      	add	r3, r2
 800606c:	4619      	mov	r1, r3
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f7ff fe08 	bl	8005c84 <move_window>
 8006074:	4603      	mov	r3, r0
 8006076:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006078:	7ffb      	ldrb	r3, [r7, #31]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d146      	bne.n	800610c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	005b      	lsls	r3, r3, #1
 8006088:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800608c:	4413      	add	r3, r2
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	b292      	uxth	r2, r2
 8006092:	4611      	mov	r1, r2
 8006094:	4618      	mov	r0, r3
 8006096:	f7ff fb4f 	bl	8005738 <st_word>
			fs->wflag = 1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2201      	movs	r2, #1
 800609e:	70da      	strb	r2, [r3, #3]
			break;
 80060a0:	e037      	b.n	8006112 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	09db      	lsrs	r3, r3, #7
 80060aa:	4413      	add	r3, r2
 80060ac:	4619      	mov	r1, r3
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f7ff fde8 	bl	8005c84 <move_window>
 80060b4:	4603      	mov	r3, r0
 80060b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80060b8:	7ffb      	ldrb	r3, [r7, #31]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d128      	bne.n	8006110 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80060d2:	4413      	add	r3, r2
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7ff fb0c 	bl	80056f2 <ld_dword>
 80060da:	4603      	mov	r3, r0
 80060dc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80060e0:	4323      	orrs	r3, r4
 80060e2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80060f2:	4413      	add	r3, r2
 80060f4:	6879      	ldr	r1, [r7, #4]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7ff fb39 	bl	800576e <st_dword>
			fs->wflag = 1;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2201      	movs	r2, #1
 8006100:	70da      	strb	r2, [r3, #3]
			break;
 8006102:	e006      	b.n	8006112 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006104:	bf00      	nop
 8006106:	e004      	b.n	8006112 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006108:	bf00      	nop
 800610a:	e002      	b.n	8006112 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800610c:	bf00      	nop
 800610e:	e000      	b.n	8006112 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8006110:	bf00      	nop
		}
	}
	return res;
 8006112:	7ffb      	ldrb	r3, [r7, #31]
}
 8006114:	4618      	mov	r0, r3
 8006116:	3724      	adds	r7, #36	@ 0x24
 8006118:	46bd      	mov	sp, r7
 800611a:	bd90      	pop	{r4, r7, pc}

0800611c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b088      	sub	sp, #32
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006128:	2300      	movs	r3, #0
 800612a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	2b01      	cmp	r3, #1
 8006136:	d904      	bls.n	8006142 <remove_chain+0x26>
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	429a      	cmp	r2, r3
 8006140:	d301      	bcc.n	8006146 <remove_chain+0x2a>
 8006142:	2302      	movs	r3, #2
 8006144:	e04b      	b.n	80061de <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d00c      	beq.n	8006166 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800614c:	f04f 32ff 	mov.w	r2, #4294967295
 8006150:	6879      	ldr	r1, [r7, #4]
 8006152:	69b8      	ldr	r0, [r7, #24]
 8006154:	f7ff fef8 	bl	8005f48 <put_fat>
 8006158:	4603      	mov	r3, r0
 800615a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800615c:	7ffb      	ldrb	r3, [r7, #31]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <remove_chain+0x4a>
 8006162:	7ffb      	ldrb	r3, [r7, #31]
 8006164:	e03b      	b.n	80061de <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006166:	68b9      	ldr	r1, [r7, #8]
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f7ff fe46 	bl	8005dfa <get_fat>
 800616e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d031      	beq.n	80061da <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d101      	bne.n	8006180 <remove_chain+0x64>
 800617c:	2302      	movs	r3, #2
 800617e:	e02e      	b.n	80061de <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006186:	d101      	bne.n	800618c <remove_chain+0x70>
 8006188:	2301      	movs	r3, #1
 800618a:	e028      	b.n	80061de <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800618c:	2200      	movs	r2, #0
 800618e:	68b9      	ldr	r1, [r7, #8]
 8006190:	69b8      	ldr	r0, [r7, #24]
 8006192:	f7ff fed9 	bl	8005f48 <put_fat>
 8006196:	4603      	mov	r3, r0
 8006198:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800619a:	7ffb      	ldrb	r3, [r7, #31]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d001      	beq.n	80061a4 <remove_chain+0x88>
 80061a0:	7ffb      	ldrb	r3, [r7, #31]
 80061a2:	e01c      	b.n	80061de <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	699a      	ldr	r2, [r3, #24]
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	3b02      	subs	r3, #2
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d20b      	bcs.n	80061ca <remove_chain+0xae>
			fs->free_clst++;
 80061b2:	69bb      	ldr	r3, [r7, #24]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	791b      	ldrb	r3, [r3, #4]
 80061c0:	f043 0301 	orr.w	r3, r3, #1
 80061c4:	b2da      	uxtb	r2, r3
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	69db      	ldr	r3, [r3, #28]
 80061d2:	68ba      	ldr	r2, [r7, #8]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d3c6      	bcc.n	8006166 <remove_chain+0x4a>
 80061d8:	e000      	b.n	80061dc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80061da:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3720      	adds	r7, #32
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b088      	sub	sp, #32
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
 80061ee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10d      	bne.n	8006218 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d004      	beq.n	8006212 <create_chain+0x2c>
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	69db      	ldr	r3, [r3, #28]
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	429a      	cmp	r2, r3
 8006210:	d31b      	bcc.n	800624a <create_chain+0x64>
 8006212:	2301      	movs	r3, #1
 8006214:	61bb      	str	r3, [r7, #24]
 8006216:	e018      	b.n	800624a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006218:	6839      	ldr	r1, [r7, #0]
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7ff fded 	bl	8005dfa <get_fat>
 8006220:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d801      	bhi.n	800622c <create_chain+0x46>
 8006228:	2301      	movs	r3, #1
 800622a:	e070      	b.n	800630e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006232:	d101      	bne.n	8006238 <create_chain+0x52>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	e06a      	b.n	800630e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	69db      	ldr	r3, [r3, #28]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	429a      	cmp	r2, r3
 8006240:	d201      	bcs.n	8006246 <create_chain+0x60>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	e063      	b.n	800630e <create_chain+0x128>
		scl = clst;
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	3301      	adds	r3, #1
 8006252:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	69fa      	ldr	r2, [r7, #28]
 800625a:	429a      	cmp	r2, r3
 800625c:	d307      	bcc.n	800626e <create_chain+0x88>
				ncl = 2;
 800625e:	2302      	movs	r3, #2
 8006260:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006262:	69fa      	ldr	r2, [r7, #28]
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	429a      	cmp	r2, r3
 8006268:	d901      	bls.n	800626e <create_chain+0x88>
 800626a:	2300      	movs	r3, #0
 800626c:	e04f      	b.n	800630e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800626e:	69f9      	ldr	r1, [r7, #28]
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f7ff fdc2 	bl	8005dfa <get_fat>
 8006276:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00e      	beq.n	800629c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d003      	beq.n	800628c <create_chain+0xa6>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628a:	d101      	bne.n	8006290 <create_chain+0xaa>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	e03e      	b.n	800630e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006290:	69fa      	ldr	r2, [r7, #28]
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	429a      	cmp	r2, r3
 8006296:	d1da      	bne.n	800624e <create_chain+0x68>
 8006298:	2300      	movs	r3, #0
 800629a:	e038      	b.n	800630e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800629c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800629e:	f04f 32ff 	mov.w	r2, #4294967295
 80062a2:	69f9      	ldr	r1, [r7, #28]
 80062a4:	6938      	ldr	r0, [r7, #16]
 80062a6:	f7ff fe4f 	bl	8005f48 <put_fat>
 80062aa:	4603      	mov	r3, r0
 80062ac:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80062ae:	7dfb      	ldrb	r3, [r7, #23]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d109      	bne.n	80062c8 <create_chain+0xe2>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d006      	beq.n	80062c8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80062ba:	69fa      	ldr	r2, [r7, #28]
 80062bc:	6839      	ldr	r1, [r7, #0]
 80062be:	6938      	ldr	r0, [r7, #16]
 80062c0:	f7ff fe42 	bl	8005f48 <put_fat>
 80062c4:	4603      	mov	r3, r0
 80062c6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80062c8:	7dfb      	ldrb	r3, [r7, #23]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d116      	bne.n	80062fc <create_chain+0x116>
		fs->last_clst = ncl;
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	69fa      	ldr	r2, [r7, #28]
 80062d2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	699a      	ldr	r2, [r3, #24]
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	3b02      	subs	r3, #2
 80062de:	429a      	cmp	r2, r3
 80062e0:	d804      	bhi.n	80062ec <create_chain+0x106>
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	1e5a      	subs	r2, r3, #1
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	791b      	ldrb	r3, [r3, #4]
 80062f0:	f043 0301 	orr.w	r3, r3, #1
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	711a      	strb	r2, [r3, #4]
 80062fa:	e007      	b.n	800630c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80062fc:	7dfb      	ldrb	r3, [r7, #23]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d102      	bne.n	8006308 <create_chain+0x122>
 8006302:	f04f 33ff 	mov.w	r3, #4294967295
 8006306:	e000      	b.n	800630a <create_chain+0x124>
 8006308:	2301      	movs	r3, #1
 800630a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800630c:	69fb      	ldr	r3, [r7, #28]
}
 800630e:	4618      	mov	r0, r3
 8006310:	3720      	adds	r7, #32
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006316:	b480      	push	{r7}
 8006318:	b087      	sub	sp, #28
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
 800631e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	3304      	adds	r3, #4
 800632c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	0a5b      	lsrs	r3, r3, #9
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	8952      	ldrh	r2, [r2, #10]
 8006336:	fbb3 f3f2 	udiv	r3, r3, r2
 800633a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	1d1a      	adds	r2, r3, #4
 8006340:	613a      	str	r2, [r7, #16]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d101      	bne.n	8006350 <clmt_clust+0x3a>
 800634c:	2300      	movs	r3, #0
 800634e:	e010      	b.n	8006372 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	429a      	cmp	r2, r3
 8006356:	d307      	bcc.n	8006368 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	617b      	str	r3, [r7, #20]
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	3304      	adds	r3, #4
 8006364:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006366:	e7e9      	b.n	800633c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8006368:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	4413      	add	r3, r2
}
 8006372:	4618      	mov	r0, r3
 8006374:	371c      	adds	r7, #28
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800637e:	b580      	push	{r7, lr}
 8006380:	b086      	sub	sp, #24
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
 8006386:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006394:	d204      	bcs.n	80063a0 <dir_sdi+0x22>
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	f003 031f 	and.w	r3, r3, #31
 800639c:	2b00      	cmp	r3, #0
 800639e:	d001      	beq.n	80063a4 <dir_sdi+0x26>
		return FR_INT_ERR;
 80063a0:	2302      	movs	r3, #2
 80063a2:	e063      	b.n	800646c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	683a      	ldr	r2, [r7, #0]
 80063a8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d106      	bne.n	80063c4 <dir_sdi+0x46>
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d902      	bls.n	80063c4 <dir_sdi+0x46>
		clst = fs->dirbase;
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d10c      	bne.n	80063e4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	095b      	lsrs	r3, r3, #5
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	8912      	ldrh	r2, [r2, #8]
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d301      	bcc.n	80063da <dir_sdi+0x5c>
 80063d6:	2302      	movs	r3, #2
 80063d8:	e048      	b.n	800646c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	61da      	str	r2, [r3, #28]
 80063e2:	e029      	b.n	8006438 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	895b      	ldrh	r3, [r3, #10]
 80063e8:	025b      	lsls	r3, r3, #9
 80063ea:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80063ec:	e019      	b.n	8006422 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6979      	ldr	r1, [r7, #20]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7ff fd01 	bl	8005dfa <get_fat>
 80063f8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006400:	d101      	bne.n	8006406 <dir_sdi+0x88>
 8006402:	2301      	movs	r3, #1
 8006404:	e032      	b.n	800646c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d904      	bls.n	8006416 <dir_sdi+0x98>
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	429a      	cmp	r2, r3
 8006414:	d301      	bcc.n	800641a <dir_sdi+0x9c>
 8006416:	2302      	movs	r3, #2
 8006418:	e028      	b.n	800646c <dir_sdi+0xee>
			ofs -= csz;
 800641a:	683a      	ldr	r2, [r7, #0]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	429a      	cmp	r2, r3
 8006428:	d2e1      	bcs.n	80063ee <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800642a:	6979      	ldr	r1, [r7, #20]
 800642c:	6938      	ldr	r0, [r7, #16]
 800642e:	f7ff fcc5 	bl	8005dbc <clust2sect>
 8006432:	4602      	mov	r2, r0
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d101      	bne.n	800644a <dir_sdi+0xcc>
 8006446:	2302      	movs	r3, #2
 8006448:	e010      	b.n	800646c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	69da      	ldr	r2, [r3, #28]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	0a5b      	lsrs	r3, r3, #9
 8006452:	441a      	add	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006464:	441a      	add	r2, r3
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800646a:	2300      	movs	r3, #0
}
 800646c:	4618      	mov	r0, r3
 800646e:	3718      	adds	r7, #24
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b086      	sub	sp, #24
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	695b      	ldr	r3, [r3, #20]
 8006488:	3320      	adds	r3, #32
 800648a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d003      	beq.n	800649c <dir_next+0x28>
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800649a:	d301      	bcc.n	80064a0 <dir_next+0x2c>
 800649c:	2304      	movs	r3, #4
 800649e:	e0aa      	b.n	80065f6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	f040 8098 	bne.w	80065dc <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	69db      	ldr	r3, [r3, #28]
 80064b0:	1c5a      	adds	r2, r3, #1
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10b      	bne.n	80064d6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	095b      	lsrs	r3, r3, #5
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	8912      	ldrh	r2, [r2, #8]
 80064c6:	4293      	cmp	r3, r2
 80064c8:	f0c0 8088 	bcc.w	80065dc <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	61da      	str	r2, [r3, #28]
 80064d2:	2304      	movs	r3, #4
 80064d4:	e08f      	b.n	80065f6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	0a5b      	lsrs	r3, r3, #9
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	8952      	ldrh	r2, [r2, #10]
 80064de:	3a01      	subs	r2, #1
 80064e0:	4013      	ands	r3, r2
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d17a      	bne.n	80065dc <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	4619      	mov	r1, r3
 80064ee:	4610      	mov	r0, r2
 80064f0:	f7ff fc83 	bl	8005dfa <get_fat>
 80064f4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d801      	bhi.n	8006500 <dir_next+0x8c>
 80064fc:	2302      	movs	r3, #2
 80064fe:	e07a      	b.n	80065f6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006506:	d101      	bne.n	800650c <dir_next+0x98>
 8006508:	2301      	movs	r3, #1
 800650a:	e074      	b.n	80065f6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	429a      	cmp	r2, r3
 8006514:	d358      	bcc.n	80065c8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d104      	bne.n	8006526 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	61da      	str	r2, [r3, #28]
 8006522:	2304      	movs	r3, #4
 8006524:	e067      	b.n	80065f6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	4619      	mov	r1, r3
 800652e:	4610      	mov	r0, r2
 8006530:	f7ff fe59 	bl	80061e6 <create_chain>
 8006534:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <dir_next+0xcc>
 800653c:	2307      	movs	r3, #7
 800653e:	e05a      	b.n	80065f6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d101      	bne.n	800654a <dir_next+0xd6>
 8006546:	2302      	movs	r3, #2
 8006548:	e055      	b.n	80065f6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006550:	d101      	bne.n	8006556 <dir_next+0xe2>
 8006552:	2301      	movs	r3, #1
 8006554:	e04f      	b.n	80065f6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f7ff fb50 	bl	8005bfc <sync_window>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <dir_next+0xf2>
 8006562:	2301      	movs	r3, #1
 8006564:	e047      	b.n	80065f6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	3338      	adds	r3, #56	@ 0x38
 800656a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800656e:	2100      	movs	r1, #0
 8006570:	4618      	mov	r0, r3
 8006572:	f7ff f949 	bl	8005808 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006576:	2300      	movs	r3, #0
 8006578:	613b      	str	r3, [r7, #16]
 800657a:	6979      	ldr	r1, [r7, #20]
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f7ff fc1d 	bl	8005dbc <clust2sect>
 8006582:	4602      	mov	r2, r0
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	635a      	str	r2, [r3, #52]	@ 0x34
 8006588:	e012      	b.n	80065b0 <dir_next+0x13c>
						fs->wflag = 1;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f7ff fb33 	bl	8005bfc <sync_window>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d001      	beq.n	80065a0 <dir_next+0x12c>
 800659c:	2301      	movs	r3, #1
 800659e:	e02a      	b.n	80065f6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	3301      	adds	r3, #1
 80065a4:	613b      	str	r3, [r7, #16]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	895b      	ldrh	r3, [r3, #10]
 80065b4:	461a      	mov	r2, r3
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d3e6      	bcc.n	800658a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	1ad2      	subs	r2, r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80065ce:	6979      	ldr	r1, [r7, #20]
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f7ff fbf3 	bl	8005dbc <clust2sect>
 80065d6:	4602      	mov	r2, r0
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ee:	441a      	add	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3718      	adds	r7, #24
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b086      	sub	sp, #24
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
 8006606:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800660e:	2100      	movs	r1, #0
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f7ff feb4 	bl	800637e <dir_sdi>
 8006616:	4603      	mov	r3, r0
 8006618:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800661a:	7dfb      	ldrb	r3, [r7, #23]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d12b      	bne.n	8006678 <dir_alloc+0x7a>
		n = 0;
 8006620:	2300      	movs	r3, #0
 8006622:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	69db      	ldr	r3, [r3, #28]
 8006628:	4619      	mov	r1, r3
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f7ff fb2a 	bl	8005c84 <move_window>
 8006630:	4603      	mov	r3, r0
 8006632:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006634:	7dfb      	ldrb	r3, [r7, #23]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d11d      	bne.n	8006676 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a1b      	ldr	r3, [r3, #32]
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	2be5      	cmp	r3, #229	@ 0xe5
 8006642:	d004      	beq.n	800664e <dir_alloc+0x50>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d107      	bne.n	800665e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	3301      	adds	r3, #1
 8006652:	613b      	str	r3, [r7, #16]
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	429a      	cmp	r2, r3
 800665a:	d102      	bne.n	8006662 <dir_alloc+0x64>
 800665c:	e00c      	b.n	8006678 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800665e:	2300      	movs	r3, #0
 8006660:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006662:	2101      	movs	r1, #1
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f7ff ff05 	bl	8006474 <dir_next>
 800666a:	4603      	mov	r3, r0
 800666c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800666e:	7dfb      	ldrb	r3, [r7, #23]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d0d7      	beq.n	8006624 <dir_alloc+0x26>
 8006674:	e000      	b.n	8006678 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006676:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006678:	7dfb      	ldrb	r3, [r7, #23]
 800667a:	2b04      	cmp	r3, #4
 800667c:	d101      	bne.n	8006682 <dir_alloc+0x84>
 800667e:	2307      	movs	r3, #7
 8006680:	75fb      	strb	r3, [r7, #23]
	return res;
 8006682:	7dfb      	ldrb	r3, [r7, #23]
}
 8006684:	4618      	mov	r0, r3
 8006686:	3718      	adds	r7, #24
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	331a      	adds	r3, #26
 800669a:	4618      	mov	r0, r3
 800669c:	f7ff f810 	bl	80056c0 <ld_word>
 80066a0:	4603      	mov	r3, r0
 80066a2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	2b03      	cmp	r3, #3
 80066aa:	d109      	bne.n	80066c0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	3314      	adds	r3, #20
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff f805 	bl	80056c0 <ld_word>
 80066b6:	4603      	mov	r3, r0
 80066b8:	041b      	lsls	r3, r3, #16
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80066c0:	68fb      	ldr	r3, [r7, #12]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b084      	sub	sp, #16
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	60f8      	str	r0, [r7, #12]
 80066d2:	60b9      	str	r1, [r7, #8]
 80066d4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	331a      	adds	r3, #26
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	b292      	uxth	r2, r2
 80066de:	4611      	mov	r1, r2
 80066e0:	4618      	mov	r0, r3
 80066e2:	f7ff f829 	bl	8005738 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	2b03      	cmp	r3, #3
 80066ec:	d109      	bne.n	8006702 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	f103 0214 	add.w	r2, r3, #20
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	0c1b      	lsrs	r3, r3, #16
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	4619      	mov	r1, r3
 80066fc:	4610      	mov	r0, r2
 80066fe:	f7ff f81b 	bl	8005738 <st_word>
	}
}
 8006702:	bf00      	nop
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
	...

0800670c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800670c:	b590      	push	{r4, r7, lr}
 800670e:	b087      	sub	sp, #28
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	331a      	adds	r3, #26
 800671a:	4618      	mov	r0, r3
 800671c:	f7fe ffd0 	bl	80056c0 <ld_word>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d001      	beq.n	800672a <cmp_lfn+0x1e>
 8006726:	2300      	movs	r3, #0
 8006728:	e059      	b.n	80067de <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	781b      	ldrb	r3, [r3, #0]
 800672e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006732:	1e5a      	subs	r2, r3, #1
 8006734:	4613      	mov	r3, r2
 8006736:	005b      	lsls	r3, r3, #1
 8006738:	4413      	add	r3, r2
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	4413      	add	r3, r2
 800673e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006740:	2301      	movs	r3, #1
 8006742:	81fb      	strh	r3, [r7, #14]
 8006744:	2300      	movs	r3, #0
 8006746:	613b      	str	r3, [r7, #16]
 8006748:	e033      	b.n	80067b2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800674a:	4a27      	ldr	r2, [pc, #156]	@ (80067e8 <cmp_lfn+0xdc>)
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	4413      	add	r3, r2
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	461a      	mov	r2, r3
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	4413      	add	r3, r2
 8006758:	4618      	mov	r0, r3
 800675a:	f7fe ffb1 	bl	80056c0 <ld_word>
 800675e:	4603      	mov	r3, r0
 8006760:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8006762:	89fb      	ldrh	r3, [r7, #14]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d01a      	beq.n	800679e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2bfe      	cmp	r3, #254	@ 0xfe
 800676c:	d812      	bhi.n	8006794 <cmp_lfn+0x88>
 800676e:	89bb      	ldrh	r3, [r7, #12]
 8006770:	4618      	mov	r0, r3
 8006772:	f002 f833 	bl	80087dc <ff_wtoupper>
 8006776:	4603      	mov	r3, r0
 8006778:	461c      	mov	r4, r3
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	1c5a      	adds	r2, r3, #1
 800677e:	617a      	str	r2, [r7, #20]
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	4413      	add	r3, r2
 8006786:	881b      	ldrh	r3, [r3, #0]
 8006788:	4618      	mov	r0, r3
 800678a:	f002 f827 	bl	80087dc <ff_wtoupper>
 800678e:	4603      	mov	r3, r0
 8006790:	429c      	cmp	r4, r3
 8006792:	d001      	beq.n	8006798 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8006794:	2300      	movs	r3, #0
 8006796:	e022      	b.n	80067de <cmp_lfn+0xd2>
			}
			wc = uc;
 8006798:	89bb      	ldrh	r3, [r7, #12]
 800679a:	81fb      	strh	r3, [r7, #14]
 800679c:	e006      	b.n	80067ac <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800679e:	89bb      	ldrh	r3, [r7, #12]
 80067a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d001      	beq.n	80067ac <cmp_lfn+0xa0>
 80067a8:	2300      	movs	r3, #0
 80067aa:	e018      	b.n	80067de <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	3301      	adds	r3, #1
 80067b0:	613b      	str	r3, [r7, #16]
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	2b0c      	cmp	r3, #12
 80067b6:	d9c8      	bls.n	800674a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00b      	beq.n	80067dc <cmp_lfn+0xd0>
 80067c4:	89fb      	ldrh	r3, [r7, #14]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d008      	beq.n	80067dc <cmp_lfn+0xd0>
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	005b      	lsls	r3, r3, #1
 80067ce:	687a      	ldr	r2, [r7, #4]
 80067d0:	4413      	add	r3, r2
 80067d2:	881b      	ldrh	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d001      	beq.n	80067dc <cmp_lfn+0xd0>
 80067d8:	2300      	movs	r3, #0
 80067da:	e000      	b.n	80067de <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80067dc:	2301      	movs	r3, #1
}
 80067de:	4618      	mov	r0, r3
 80067e0:	371c      	adds	r7, #28
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd90      	pop	{r4, r7, pc}
 80067e6:	bf00      	nop
 80067e8:	0800f360 	.word	0x0800f360

080067ec <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b088      	sub	sp, #32
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	4611      	mov	r1, r2
 80067f8:	461a      	mov	r2, r3
 80067fa:	460b      	mov	r3, r1
 80067fc:	71fb      	strb	r3, [r7, #7]
 80067fe:	4613      	mov	r3, r2
 8006800:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	330d      	adds	r3, #13
 8006806:	79ba      	ldrb	r2, [r7, #6]
 8006808:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	330b      	adds	r3, #11
 800680e:	220f      	movs	r2, #15
 8006810:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	330c      	adds	r3, #12
 8006816:	2200      	movs	r2, #0
 8006818:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	331a      	adds	r3, #26
 800681e:	2100      	movs	r1, #0
 8006820:	4618      	mov	r0, r3
 8006822:	f7fe ff89 	bl	8005738 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8006826:	79fb      	ldrb	r3, [r7, #7]
 8006828:	1e5a      	subs	r2, r3, #1
 800682a:	4613      	mov	r3, r2
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	4413      	add	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	4413      	add	r3, r2
 8006834:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006836:	2300      	movs	r3, #0
 8006838:	82fb      	strh	r3, [r7, #22]
 800683a:	2300      	movs	r3, #0
 800683c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800683e:	8afb      	ldrh	r3, [r7, #22]
 8006840:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006844:	4293      	cmp	r3, r2
 8006846:	d007      	beq.n	8006858 <put_lfn+0x6c>
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	1c5a      	adds	r2, r3, #1
 800684c:	61fa      	str	r2, [r7, #28]
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	4413      	add	r3, r2
 8006854:	881b      	ldrh	r3, [r3, #0]
 8006856:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8006858:	4a17      	ldr	r2, [pc, #92]	@ (80068b8 <put_lfn+0xcc>)
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	4413      	add	r3, r2
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	461a      	mov	r2, r3
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	4413      	add	r3, r2
 8006866:	8afa      	ldrh	r2, [r7, #22]
 8006868:	4611      	mov	r1, r2
 800686a:	4618      	mov	r0, r3
 800686c:	f7fe ff64 	bl	8005738 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006870:	8afb      	ldrh	r3, [r7, #22]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d102      	bne.n	800687c <put_lfn+0x90>
 8006876:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800687a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800687c:	69bb      	ldr	r3, [r7, #24]
 800687e:	3301      	adds	r3, #1
 8006880:	61bb      	str	r3, [r7, #24]
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	2b0c      	cmp	r3, #12
 8006886:	d9da      	bls.n	800683e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8006888:	8afb      	ldrh	r3, [r7, #22]
 800688a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800688e:	4293      	cmp	r3, r2
 8006890:	d006      	beq.n	80068a0 <put_lfn+0xb4>
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	005b      	lsls	r3, r3, #1
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	4413      	add	r3, r2
 800689a:	881b      	ldrh	r3, [r3, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d103      	bne.n	80068a8 <put_lfn+0xbc>
 80068a0:	79fb      	ldrb	r3, [r7, #7]
 80068a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068a6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	79fa      	ldrb	r2, [r7, #7]
 80068ac:	701a      	strb	r2, [r3, #0]
}
 80068ae:	bf00      	nop
 80068b0:	3720      	adds	r7, #32
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	0800f360 	.word	0x0800f360

080068bc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b08c      	sub	sp, #48	@ 0x30
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
 80068c8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80068ca:	220b      	movs	r2, #11
 80068cc:	68b9      	ldr	r1, [r7, #8]
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f7fe ff79 	bl	80057c6 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	2b05      	cmp	r3, #5
 80068d8:	d92b      	bls.n	8006932 <gen_numname+0x76>
		sr = seq;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80068de:	e022      	b.n	8006926 <gen_numname+0x6a>
			wc = *lfn++;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	1c9a      	adds	r2, r3, #2
 80068e4:	607a      	str	r2, [r7, #4]
 80068e6:	881b      	ldrh	r3, [r3, #0]
 80068e8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80068ea:	2300      	movs	r3, #0
 80068ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068ee:	e017      	b.n	8006920 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	005a      	lsls	r2, r3, #1
 80068f4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	4413      	add	r3, r2
 80068fc:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80068fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006900:	085b      	lsrs	r3, r3, #1
 8006902:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d005      	beq.n	800691a <gen_numname+0x5e>
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8006914:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8006918:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800691a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691c:	3301      	adds	r3, #1
 800691e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006922:	2b0f      	cmp	r3, #15
 8006924:	d9e4      	bls.n	80068f0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	881b      	ldrh	r3, [r3, #0]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1d8      	bne.n	80068e0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006932:	2307      	movs	r3, #7
 8006934:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	b2db      	uxtb	r3, r3
 800693a:	f003 030f 	and.w	r3, r3, #15
 800693e:	b2db      	uxtb	r3, r3
 8006940:	3330      	adds	r3, #48	@ 0x30
 8006942:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8006946:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800694a:	2b39      	cmp	r3, #57	@ 0x39
 800694c:	d904      	bls.n	8006958 <gen_numname+0x9c>
 800694e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006952:	3307      	adds	r3, #7
 8006954:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8006958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800695a:	1e5a      	subs	r2, r3, #1
 800695c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800695e:	3330      	adds	r3, #48	@ 0x30
 8006960:	443b      	add	r3, r7
 8006962:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006966:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	091b      	lsrs	r3, r3, #4
 800696e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1df      	bne.n	8006936 <gen_numname+0x7a>
	ns[i] = '~';
 8006976:	f107 0214 	add.w	r2, r7, #20
 800697a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697c:	4413      	add	r3, r2
 800697e:	227e      	movs	r2, #126	@ 0x7e
 8006980:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006982:	2300      	movs	r3, #0
 8006984:	627b      	str	r3, [r7, #36]	@ 0x24
 8006986:	e002      	b.n	800698e <gen_numname+0xd2>
 8006988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698a:	3301      	adds	r3, #1
 800698c:	627b      	str	r3, [r7, #36]	@ 0x24
 800698e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006992:	429a      	cmp	r2, r3
 8006994:	d205      	bcs.n	80069a2 <gen_numname+0xe6>
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699a:	4413      	add	r3, r2
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	2b20      	cmp	r3, #32
 80069a0:	d1f2      	bne.n	8006988 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80069a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069a4:	2b07      	cmp	r3, #7
 80069a6:	d807      	bhi.n	80069b8 <gen_numname+0xfc>
 80069a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069aa:	1c5a      	adds	r2, r3, #1
 80069ac:	62ba      	str	r2, [r7, #40]	@ 0x28
 80069ae:	3330      	adds	r3, #48	@ 0x30
 80069b0:	443b      	add	r3, r7
 80069b2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80069b6:	e000      	b.n	80069ba <gen_numname+0xfe>
 80069b8:	2120      	movs	r1, #32
 80069ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069bc:	1c5a      	adds	r2, r3, #1
 80069be:	627a      	str	r2, [r7, #36]	@ 0x24
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	4413      	add	r3, r2
 80069c4:	460a      	mov	r2, r1
 80069c6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80069c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ca:	2b07      	cmp	r3, #7
 80069cc:	d9e9      	bls.n	80069a2 <gen_numname+0xe6>
}
 80069ce:	bf00      	nop
 80069d0:	bf00      	nop
 80069d2:	3730      	adds	r7, #48	@ 0x30
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80069e0:	2300      	movs	r3, #0
 80069e2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80069e4:	230b      	movs	r3, #11
 80069e6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	0852      	lsrs	r2, r2, #1
 80069ee:	01db      	lsls	r3, r3, #7
 80069f0:	4313      	orrs	r3, r2
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	1c59      	adds	r1, r3, #1
 80069f8:	6079      	str	r1, [r7, #4]
 80069fa:	781b      	ldrb	r3, [r3, #0]
 80069fc:	4413      	add	r3, r2
 80069fe:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	3b01      	subs	r3, #1
 8006a04:	60bb      	str	r3, [r7, #8]
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1ed      	bne.n	80069e8 <sum_sfn+0x10>
	return sum;
 8006a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b086      	sub	sp, #24
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006a28:	2100      	movs	r1, #0
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7ff fca7 	bl	800637e <dir_sdi>
 8006a30:	4603      	mov	r3, r0
 8006a32:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006a34:	7dfb      	ldrb	r3, [r7, #23]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <dir_find+0x24>
 8006a3a:	7dfb      	ldrb	r3, [r7, #23]
 8006a3c:	e0a9      	b.n	8006b92 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006a3e:	23ff      	movs	r3, #255	@ 0xff
 8006a40:	753b      	strb	r3, [r7, #20]
 8006a42:	7d3b      	ldrb	r3, [r7, #20]
 8006a44:	757b      	strb	r3, [r7, #21]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	69db      	ldr	r3, [r3, #28]
 8006a52:	4619      	mov	r1, r3
 8006a54:	6938      	ldr	r0, [r7, #16]
 8006a56:	f7ff f915 	bl	8005c84 <move_window>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006a5e:	7dfb      	ldrb	r3, [r7, #23]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	f040 8090 	bne.w	8006b86 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a1b      	ldr	r3, [r3, #32]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006a6e:	7dbb      	ldrb	r3, [r7, #22]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d102      	bne.n	8006a7a <dir_find+0x60>
 8006a74:	2304      	movs	r3, #4
 8006a76:	75fb      	strb	r3, [r7, #23]
 8006a78:	e08a      	b.n	8006b90 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	330b      	adds	r3, #11
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a86:	73fb      	strb	r3, [r7, #15]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	7bfa      	ldrb	r2, [r7, #15]
 8006a8c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006a8e:	7dbb      	ldrb	r3, [r7, #22]
 8006a90:	2be5      	cmp	r3, #229	@ 0xe5
 8006a92:	d007      	beq.n	8006aa4 <dir_find+0x8a>
 8006a94:	7bfb      	ldrb	r3, [r7, #15]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d009      	beq.n	8006ab2 <dir_find+0x98>
 8006a9e:	7bfb      	ldrb	r3, [r7, #15]
 8006aa0:	2b0f      	cmp	r3, #15
 8006aa2:	d006      	beq.n	8006ab2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006aa4:	23ff      	movs	r3, #255	@ 0xff
 8006aa6:	757b      	strb	r3, [r7, #21]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8006aae:	631a      	str	r2, [r3, #48]	@ 0x30
 8006ab0:	e05e      	b.n	8006b70 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006ab2:	7bfb      	ldrb	r3, [r7, #15]
 8006ab4:	2b0f      	cmp	r3, #15
 8006ab6:	d136      	bne.n	8006b26 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d154      	bne.n	8006b70 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006ac6:	7dbb      	ldrb	r3, [r7, #22]
 8006ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d00d      	beq.n	8006aec <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	7b5b      	ldrb	r3, [r3, #13]
 8006ad6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8006ad8:	7dbb      	ldrb	r3, [r7, #22]
 8006ada:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ade:	75bb      	strb	r3, [r7, #22]
 8006ae0:	7dbb      	ldrb	r3, [r7, #22]
 8006ae2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	695a      	ldr	r2, [r3, #20]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006aec:	7dba      	ldrb	r2, [r7, #22]
 8006aee:	7d7b      	ldrb	r3, [r7, #21]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d115      	bne.n	8006b20 <dir_find+0x106>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	330d      	adds	r3, #13
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	7d3a      	ldrb	r2, [r7, #20]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d10e      	bne.n	8006b20 <dir_find+0x106>
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	68da      	ldr	r2, [r3, #12]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	f7ff fdfd 	bl	800670c <cmp_lfn>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d003      	beq.n	8006b20 <dir_find+0x106>
 8006b18:	7d7b      	ldrb	r3, [r7, #21]
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	e000      	b.n	8006b22 <dir_find+0x108>
 8006b20:	23ff      	movs	r3, #255	@ 0xff
 8006b22:	757b      	strb	r3, [r7, #21]
 8006b24:	e024      	b.n	8006b70 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006b26:	7d7b      	ldrb	r3, [r7, #21]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d109      	bne.n	8006b40 <dir_find+0x126>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	4618      	mov	r0, r3
 8006b32:	f7ff ff51 	bl	80069d8 <sum_sfn>
 8006b36:	4603      	mov	r3, r0
 8006b38:	461a      	mov	r2, r3
 8006b3a:	7d3b      	ldrb	r3, [r7, #20]
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d024      	beq.n	8006b8a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006b46:	f003 0301 	and.w	r3, r3, #1
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10a      	bne.n	8006b64 <dir_find+0x14a>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a18      	ldr	r0, [r3, #32]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	3324      	adds	r3, #36	@ 0x24
 8006b56:	220b      	movs	r2, #11
 8006b58:	4619      	mov	r1, r3
 8006b5a:	f7fe fe70 	bl	800583e <mem_cmp>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d014      	beq.n	8006b8e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006b64:	23ff      	movs	r3, #255	@ 0xff
 8006b66:	757b      	strb	r3, [r7, #21]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b6e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006b70:	2100      	movs	r1, #0
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff fc7e 	bl	8006474 <dir_next>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006b7c:	7dfb      	ldrb	r3, [r7, #23]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f43f af65 	beq.w	8006a4e <dir_find+0x34>
 8006b84:	e004      	b.n	8006b90 <dir_find+0x176>
		if (res != FR_OK) break;
 8006b86:	bf00      	nop
 8006b88:	e002      	b.n	8006b90 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006b8a:	bf00      	nop
 8006b8c:	e000      	b.n	8006b90 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006b8e:	bf00      	nop

	return res;
 8006b90:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3718      	adds	r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
	...

08006b9c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b08c      	sub	sp, #48	@ 0x30
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006bb0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d001      	beq.n	8006bbc <dir_register+0x20>
 8006bb8:	2306      	movs	r3, #6
 8006bba:	e0e0      	b.n	8006d7e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bc0:	e002      	b.n	8006bc8 <dir_register+0x2c>
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	68da      	ldr	r2, [r3, #12]
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bce:	005b      	lsls	r3, r3, #1
 8006bd0:	4413      	add	r3, r2
 8006bd2:	881b      	ldrh	r3, [r3, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d1f4      	bne.n	8006bc2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8006bde:	f107 030c 	add.w	r3, r7, #12
 8006be2:	220c      	movs	r2, #12
 8006be4:	4618      	mov	r0, r3
 8006be6:	f7fe fdee 	bl	80057c6 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006bea:	7dfb      	ldrb	r3, [r7, #23]
 8006bec:	f003 0301 	and.w	r3, r3, #1
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d032      	beq.n	8006c5a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2240      	movs	r2, #64	@ 0x40
 8006bf8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c00:	e016      	b.n	8006c30 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	f107 010c 	add.w	r1, r7, #12
 8006c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c12:	f7ff fe53 	bl	80068bc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f7ff feff 	bl	8006a1a <dir_find>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8006c22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d106      	bne.n	8006c38 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8006c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c32:	2b63      	cmp	r3, #99	@ 0x63
 8006c34:	d9e5      	bls.n	8006c02 <dir_register+0x66>
 8006c36:	e000      	b.n	8006c3a <dir_register+0x9e>
			if (res != FR_OK) break;
 8006c38:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c3c:	2b64      	cmp	r3, #100	@ 0x64
 8006c3e:	d101      	bne.n	8006c44 <dir_register+0xa8>
 8006c40:	2307      	movs	r3, #7
 8006c42:	e09c      	b.n	8006d7e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006c44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c48:	2b04      	cmp	r3, #4
 8006c4a:	d002      	beq.n	8006c52 <dir_register+0xb6>
 8006c4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c50:	e095      	b.n	8006d7e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006c52:	7dfa      	ldrb	r2, [r7, #23]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8006c5a:	7dfb      	ldrb	r3, [r7, #23]
 8006c5c:	f003 0302 	and.w	r3, r3, #2
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d007      	beq.n	8006c74 <dir_register+0xd8>
 8006c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c66:	330c      	adds	r3, #12
 8006c68:	4a47      	ldr	r2, [pc, #284]	@ (8006d88 <dir_register+0x1ec>)
 8006c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c6e:	089b      	lsrs	r3, r3, #2
 8006c70:	3301      	adds	r3, #1
 8006c72:	e000      	b.n	8006c76 <dir_register+0xda>
 8006c74:	2301      	movs	r3, #1
 8006c76:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006c78:	6a39      	ldr	r1, [r7, #32]
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7ff fcbf 	bl	80065fe <dir_alloc>
 8006c80:	4603      	mov	r3, r0
 8006c82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006c86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d148      	bne.n	8006d20 <dir_register+0x184>
 8006c8e:	6a3b      	ldr	r3, [r7, #32]
 8006c90:	3b01      	subs	r3, #1
 8006c92:	623b      	str	r3, [r7, #32]
 8006c94:	6a3b      	ldr	r3, [r7, #32]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d042      	beq.n	8006d20 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	695a      	ldr	r2, [r3, #20]
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	015b      	lsls	r3, r3, #5
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7ff fb69 	bl	800637e <dir_sdi>
 8006cac:	4603      	mov	r3, r0
 8006cae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006cb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d132      	bne.n	8006d20 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	3324      	adds	r3, #36	@ 0x24
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f7ff fe8a 	bl	80069d8 <sum_sfn>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	69db      	ldr	r3, [r3, #28]
 8006ccc:	4619      	mov	r1, r3
 8006cce:	69f8      	ldr	r0, [r7, #28]
 8006cd0:	f7fe ffd8 	bl	8005c84 <move_window>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8006cda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d11d      	bne.n	8006d1e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	68d8      	ldr	r0, [r3, #12]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a19      	ldr	r1, [r3, #32]
 8006cea:	6a3b      	ldr	r3, [r7, #32]
 8006cec:	b2da      	uxtb	r2, r3
 8006cee:	7efb      	ldrb	r3, [r7, #27]
 8006cf0:	f7ff fd7c 	bl	80067ec <put_lfn>
				fs->wflag = 1;
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f7ff fbb9 	bl	8006474 <dir_next>
 8006d02:	4603      	mov	r3, r0
 8006d04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8006d08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d107      	bne.n	8006d20 <dir_register+0x184>
 8006d10:	6a3b      	ldr	r3, [r7, #32]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	623b      	str	r3, [r7, #32]
 8006d16:	6a3b      	ldr	r3, [r7, #32]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d1d5      	bne.n	8006cc8 <dir_register+0x12c>
 8006d1c:	e000      	b.n	8006d20 <dir_register+0x184>
				if (res != FR_OK) break;
 8006d1e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006d20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d128      	bne.n	8006d7a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	69db      	ldr	r3, [r3, #28]
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	69f8      	ldr	r0, [r7, #28]
 8006d30:	f7fe ffa8 	bl	8005c84 <move_window>
 8006d34:	4603      	mov	r3, r0
 8006d36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006d3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d11b      	bne.n	8006d7a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a1b      	ldr	r3, [r3, #32]
 8006d46:	2220      	movs	r2, #32
 8006d48:	2100      	movs	r1, #0
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7fe fd5c 	bl	8005808 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a18      	ldr	r0, [r3, #32]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	3324      	adds	r3, #36	@ 0x24
 8006d58:	220b      	movs	r2, #11
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	f7fe fd33 	bl	80057c6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	f002 0218 	and.w	r2, r2, #24
 8006d70:	b2d2      	uxtb	r2, r2
 8006d72:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	2201      	movs	r2, #1
 8006d78:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006d7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3730      	adds	r7, #48	@ 0x30
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	4ec4ec4f 	.word	0x4ec4ec4f

08006d8c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08a      	sub	sp, #40	@ 0x28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	613b      	str	r3, [r7, #16]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	60fb      	str	r3, [r7, #12]
 8006da4:	2300      	movs	r3, #0
 8006da6:	617b      	str	r3, [r7, #20]
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	1c5a      	adds	r2, r3, #1
 8006db0:	61ba      	str	r2, [r7, #24]
 8006db2:	693a      	ldr	r2, [r7, #16]
 8006db4:	4413      	add	r3, r2
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8006dba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006dbc:	2b1f      	cmp	r3, #31
 8006dbe:	d940      	bls.n	8006e42 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006dc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006dc2:	2b2f      	cmp	r3, #47	@ 0x2f
 8006dc4:	d006      	beq.n	8006dd4 <create_name+0x48>
 8006dc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006dc8:	2b5c      	cmp	r3, #92	@ 0x5c
 8006dca:	d110      	bne.n	8006dee <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006dcc:	e002      	b.n	8006dd4 <create_name+0x48>
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	61bb      	str	r3, [r7, #24]
 8006dd4:	693a      	ldr	r2, [r7, #16]
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	4413      	add	r3, r2
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	2b2f      	cmp	r3, #47	@ 0x2f
 8006dde:	d0f6      	beq.n	8006dce <create_name+0x42>
 8006de0:	693a      	ldr	r2, [r7, #16]
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	4413      	add	r3, r2
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	2b5c      	cmp	r3, #92	@ 0x5c
 8006dea:	d0f0      	beq.n	8006dce <create_name+0x42>
			break;
 8006dec:	e02a      	b.n	8006e44 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2bfe      	cmp	r3, #254	@ 0xfe
 8006df2:	d901      	bls.n	8006df8 <create_name+0x6c>
 8006df4:	2306      	movs	r3, #6
 8006df6:	e17d      	b.n	80070f4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006df8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006dfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e00:	2101      	movs	r1, #1
 8006e02:	4618      	mov	r0, r3
 8006e04:	f001 fcae 	bl	8008764 <ff_convert>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006e0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <create_name+0x8a>
 8006e12:	2306      	movs	r3, #6
 8006e14:	e16e      	b.n	80070f4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006e16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e18:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e1a:	d809      	bhi.n	8006e30 <create_name+0xa4>
 8006e1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e1e:	4619      	mov	r1, r3
 8006e20:	488d      	ldr	r0, [pc, #564]	@ (8007058 <create_name+0x2cc>)
 8006e22:	f7fe fd33 	bl	800588c <chk_chr>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d001      	beq.n	8006e30 <create_name+0xa4>
 8006e2c:	2306      	movs	r3, #6
 8006e2e:	e161      	b.n	80070f4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	1c5a      	adds	r2, r3, #1
 8006e34:	617a      	str	r2, [r7, #20]
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006e3e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006e40:	e7b4      	b.n	8006dac <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006e42:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	441a      	add	r2, r3
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006e4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e50:	2b1f      	cmp	r3, #31
 8006e52:	d801      	bhi.n	8006e58 <create_name+0xcc>
 8006e54:	2304      	movs	r3, #4
 8006e56:	e000      	b.n	8006e5a <create_name+0xce>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006e5e:	e011      	b.n	8006e84 <create_name+0xf8>
		w = lfn[di - 1];
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006e66:	3b01      	subs	r3, #1
 8006e68:	005b      	lsls	r3, r3, #1
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	4413      	add	r3, r2
 8006e6e:	881b      	ldrh	r3, [r3, #0]
 8006e70:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8006e72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e74:	2b20      	cmp	r3, #32
 8006e76:	d002      	beq.n	8006e7e <create_name+0xf2>
 8006e78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e7c:	d106      	bne.n	8006e8c <create_name+0x100>
		di--;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	3b01      	subs	r3, #1
 8006e82:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1ea      	bne.n	8006e60 <create_name+0xd4>
 8006e8a:	e000      	b.n	8006e8e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006e8c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	005b      	lsls	r3, r3, #1
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	4413      	add	r3, r2
 8006e96:	2200      	movs	r2, #0
 8006e98:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d101      	bne.n	8006ea4 <create_name+0x118>
 8006ea0:	2306      	movs	r3, #6
 8006ea2:	e127      	b.n	80070f4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	3324      	adds	r3, #36	@ 0x24
 8006ea8:	220b      	movs	r2, #11
 8006eaa:	2120      	movs	r1, #32
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7fe fcab 	bl	8005808 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	61bb      	str	r3, [r7, #24]
 8006eb6:	e002      	b.n	8006ebe <create_name+0x132>
 8006eb8:	69bb      	ldr	r3, [r7, #24]
 8006eba:	3301      	adds	r3, #1
 8006ebc:	61bb      	str	r3, [r7, #24]
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	005b      	lsls	r3, r3, #1
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	4413      	add	r3, r2
 8006ec6:	881b      	ldrh	r3, [r3, #0]
 8006ec8:	2b20      	cmp	r3, #32
 8006eca:	d0f5      	beq.n	8006eb8 <create_name+0x12c>
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	005b      	lsls	r3, r3, #1
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	881b      	ldrh	r3, [r3, #0]
 8006ed6:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ed8:	d0ee      	beq.n	8006eb8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d009      	beq.n	8006ef4 <create_name+0x168>
 8006ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ee4:	f043 0303 	orr.w	r3, r3, #3
 8006ee8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006eec:	e002      	b.n	8006ef4 <create_name+0x168>
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	617b      	str	r3, [r7, #20]
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d009      	beq.n	8006f0e <create_name+0x182>
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006f00:	3b01      	subs	r3, #1
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	4413      	add	r3, r2
 8006f08:	881b      	ldrh	r3, [r3, #0]
 8006f0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f0c:	d1ef      	bne.n	8006eee <create_name+0x162>

	i = b = 0; ni = 8;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006f14:	2300      	movs	r3, #0
 8006f16:	623b      	str	r3, [r7, #32]
 8006f18:	2308      	movs	r3, #8
 8006f1a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	1c5a      	adds	r2, r3, #1
 8006f20:	61ba      	str	r2, [r7, #24]
 8006f22:	005b      	lsls	r3, r3, #1
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	4413      	add	r3, r2
 8006f28:	881b      	ldrh	r3, [r3, #0]
 8006f2a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006f2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	f000 8090 	beq.w	8007054 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006f34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f36:	2b20      	cmp	r3, #32
 8006f38:	d006      	beq.n	8006f48 <create_name+0x1bc>
 8006f3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f3e:	d10a      	bne.n	8006f56 <create_name+0x1ca>
 8006f40:	69ba      	ldr	r2, [r7, #24]
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d006      	beq.n	8006f56 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006f48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f4c:	f043 0303 	orr.w	r3, r3, #3
 8006f50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006f54:	e07d      	b.n	8007052 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006f56:	6a3a      	ldr	r2, [r7, #32]
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d203      	bcs.n	8006f66 <create_name+0x1da>
 8006f5e:	69ba      	ldr	r2, [r7, #24]
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d123      	bne.n	8006fae <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	2b0b      	cmp	r3, #11
 8006f6a:	d106      	bne.n	8006f7a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006f6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f70:	f043 0303 	orr.w	r3, r3, #3
 8006f74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006f78:	e075      	b.n	8007066 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006f7a:	69ba      	ldr	r2, [r7, #24]
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d005      	beq.n	8006f8e <create_name+0x202>
 8006f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f86:	f043 0303 	orr.w	r3, r3, #3
 8006f8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8006f8e:	69ba      	ldr	r2, [r7, #24]
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d866      	bhi.n	8007064 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	61bb      	str	r3, [r7, #24]
 8006f9a:	2308      	movs	r3, #8
 8006f9c:	623b      	str	r3, [r7, #32]
 8006f9e:	230b      	movs	r3, #11
 8006fa0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006fa2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006fac:	e051      	b.n	8007052 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006fae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fb0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006fb2:	d914      	bls.n	8006fde <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006fb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f001 fbd3 	bl	8008764 <ff_convert>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006fc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d004      	beq.n	8006fd2 <create_name+0x246>
 8006fc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fca:	3b80      	subs	r3, #128	@ 0x80
 8006fcc:	4a23      	ldr	r2, [pc, #140]	@ (800705c <create_name+0x2d0>)
 8006fce:	5cd3      	ldrb	r3, [r2, r3]
 8006fd0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006fd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fd6:	f043 0302 	orr.w	r3, r3, #2
 8006fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006fde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d007      	beq.n	8006ff4 <create_name+0x268>
 8006fe4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	481d      	ldr	r0, [pc, #116]	@ (8007060 <create_name+0x2d4>)
 8006fea:	f7fe fc4f 	bl	800588c <chk_chr>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d008      	beq.n	8007006 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006ff4:	235f      	movs	r3, #95	@ 0x5f
 8006ff6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ffc:	f043 0303 	orr.w	r3, r3, #3
 8007000:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007004:	e01b      	b.n	800703e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8007006:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007008:	2b40      	cmp	r3, #64	@ 0x40
 800700a:	d909      	bls.n	8007020 <create_name+0x294>
 800700c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800700e:	2b5a      	cmp	r3, #90	@ 0x5a
 8007010:	d806      	bhi.n	8007020 <create_name+0x294>
					b |= 2;
 8007012:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007016:	f043 0302 	orr.w	r3, r3, #2
 800701a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800701e:	e00e      	b.n	800703e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8007020:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007022:	2b60      	cmp	r3, #96	@ 0x60
 8007024:	d90b      	bls.n	800703e <create_name+0x2b2>
 8007026:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007028:	2b7a      	cmp	r3, #122	@ 0x7a
 800702a:	d808      	bhi.n	800703e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800702c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007030:	f043 0301 	orr.w	r3, r3, #1
 8007034:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007038:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800703a:	3b20      	subs	r3, #32
 800703c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	1c5a      	adds	r2, r3, #1
 8007042:	623a      	str	r2, [r7, #32]
 8007044:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007046:	b2d1      	uxtb	r1, r2
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	4413      	add	r3, r2
 800704c:	460a      	mov	r2, r1
 800704e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8007052:	e763      	b.n	8006f1c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8007054:	bf00      	nop
 8007056:	e006      	b.n	8007066 <create_name+0x2da>
 8007058:	0800f1bc 	.word	0x0800f1bc
 800705c:	0800f2e0 	.word	0x0800f2e0
 8007060:	0800f1c8 	.word	0x0800f1c8
			if (si > di) break;			/* No extension */
 8007064:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800706c:	2be5      	cmp	r3, #229	@ 0xe5
 800706e:	d103      	bne.n	8007078 <create_name+0x2ec>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2205      	movs	r2, #5
 8007074:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	2b08      	cmp	r3, #8
 800707c:	d104      	bne.n	8007088 <create_name+0x2fc>
 800707e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8007088:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800708c:	f003 030c 	and.w	r3, r3, #12
 8007090:	2b0c      	cmp	r3, #12
 8007092:	d005      	beq.n	80070a0 <create_name+0x314>
 8007094:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007098:	f003 0303 	and.w	r3, r3, #3
 800709c:	2b03      	cmp	r3, #3
 800709e:	d105      	bne.n	80070ac <create_name+0x320>
 80070a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070a4:	f043 0302 	orr.w	r3, r3, #2
 80070a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80070ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d117      	bne.n	80070e8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80070b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80070bc:	f003 0303 	and.w	r3, r3, #3
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d105      	bne.n	80070d0 <create_name+0x344>
 80070c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070c8:	f043 0310 	orr.w	r3, r3, #16
 80070cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80070d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80070d4:	f003 030c 	and.w	r3, r3, #12
 80070d8:	2b04      	cmp	r3, #4
 80070da:	d105      	bne.n	80070e8 <create_name+0x35c>
 80070dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070e0:	f043 0308 	orr.w	r3, r3, #8
 80070e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80070ee:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80070f2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3728      	adds	r7, #40	@ 0x28
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007110:	e002      	b.n	8007118 <follow_path+0x1c>
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	3301      	adds	r3, #1
 8007116:	603b      	str	r3, [r7, #0]
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	2b2f      	cmp	r3, #47	@ 0x2f
 800711e:	d0f8      	beq.n	8007112 <follow_path+0x16>
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	2b5c      	cmp	r3, #92	@ 0x5c
 8007126:	d0f4      	beq.n	8007112 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	2200      	movs	r2, #0
 800712c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	781b      	ldrb	r3, [r3, #0]
 8007132:	2b1f      	cmp	r3, #31
 8007134:	d80a      	bhi.n	800714c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2280      	movs	r2, #128	@ 0x80
 800713a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800713e:	2100      	movs	r1, #0
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f7ff f91c 	bl	800637e <dir_sdi>
 8007146:	4603      	mov	r3, r0
 8007148:	75fb      	strb	r3, [r7, #23]
 800714a:	e043      	b.n	80071d4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800714c:	463b      	mov	r3, r7
 800714e:	4619      	mov	r1, r3
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f7ff fe1b 	bl	8006d8c <create_name>
 8007156:	4603      	mov	r3, r0
 8007158:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800715a:	7dfb      	ldrb	r3, [r7, #23]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d134      	bne.n	80071ca <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f7ff fc5a 	bl	8006a1a <dir_find>
 8007166:	4603      	mov	r3, r0
 8007168:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007170:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007172:	7dfb      	ldrb	r3, [r7, #23]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d00a      	beq.n	800718e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007178:	7dfb      	ldrb	r3, [r7, #23]
 800717a:	2b04      	cmp	r3, #4
 800717c:	d127      	bne.n	80071ce <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800717e:	7afb      	ldrb	r3, [r7, #11]
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	d122      	bne.n	80071ce <follow_path+0xd2>
 8007188:	2305      	movs	r3, #5
 800718a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800718c:	e01f      	b.n	80071ce <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800718e:	7afb      	ldrb	r3, [r7, #11]
 8007190:	f003 0304 	and.w	r3, r3, #4
 8007194:	2b00      	cmp	r3, #0
 8007196:	d11c      	bne.n	80071d2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	799b      	ldrb	r3, [r3, #6]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d102      	bne.n	80071aa <follow_path+0xae>
				res = FR_NO_PATH; break;
 80071a4:	2305      	movs	r3, #5
 80071a6:	75fb      	strb	r3, [r7, #23]
 80071a8:	e014      	b.n	80071d4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	695b      	ldr	r3, [r3, #20]
 80071b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071b8:	4413      	add	r3, r2
 80071ba:	4619      	mov	r1, r3
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f7ff fa65 	bl	800668c <ld_clust>
 80071c2:	4602      	mov	r2, r0
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80071c8:	e7c0      	b.n	800714c <follow_path+0x50>
			if (res != FR_OK) break;
 80071ca:	bf00      	nop
 80071cc:	e002      	b.n	80071d4 <follow_path+0xd8>
				break;
 80071ce:	bf00      	nop
 80071d0:	e000      	b.n	80071d4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80071d2:	bf00      	nop
			}
		}
	}

	return res;
 80071d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3718      	adds	r7, #24
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80071de:	b480      	push	{r7}
 80071e0:	b087      	sub	sp, #28
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80071e6:	f04f 33ff 	mov.w	r3, #4294967295
 80071ea:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d031      	beq.n	8007258 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	617b      	str	r3, [r7, #20]
 80071fa:	e002      	b.n	8007202 <get_ldnumber+0x24>
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	3301      	adds	r3, #1
 8007200:	617b      	str	r3, [r7, #20]
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	2b1f      	cmp	r3, #31
 8007208:	d903      	bls.n	8007212 <get_ldnumber+0x34>
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	2b3a      	cmp	r3, #58	@ 0x3a
 8007210:	d1f4      	bne.n	80071fc <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	2b3a      	cmp	r3, #58	@ 0x3a
 8007218:	d11c      	bne.n	8007254 <get_ldnumber+0x76>
			tp = *path;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	1c5a      	adds	r2, r3, #1
 8007224:	60fa      	str	r2, [r7, #12]
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	3b30      	subs	r3, #48	@ 0x30
 800722a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	2b09      	cmp	r3, #9
 8007230:	d80e      	bhi.n	8007250 <get_ldnumber+0x72>
 8007232:	68fa      	ldr	r2, [r7, #12]
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	429a      	cmp	r2, r3
 8007238:	d10a      	bne.n	8007250 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d107      	bne.n	8007250 <get_ldnumber+0x72>
					vol = (int)i;
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	3301      	adds	r3, #1
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	e002      	b.n	800725a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007254:	2300      	movs	r3, #0
 8007256:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007258:	693b      	ldr	r3, [r7, #16]
}
 800725a:	4618      	mov	r0, r3
 800725c:	371c      	adds	r7, #28
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr
	...

08007268 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	70da      	strb	r2, [r3, #3]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f04f 32ff 	mov.w	r2, #4294967295
 800727e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007280:	6839      	ldr	r1, [r7, #0]
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7fe fcfe 	bl	8005c84 <move_window>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <check_fs+0x2a>
 800728e:	2304      	movs	r3, #4
 8007290:	e038      	b.n	8007304 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	3338      	adds	r3, #56	@ 0x38
 8007296:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800729a:	4618      	mov	r0, r3
 800729c:	f7fe fa10 	bl	80056c0 <ld_word>
 80072a0:	4603      	mov	r3, r0
 80072a2:	461a      	mov	r2, r3
 80072a4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d001      	beq.n	80072b0 <check_fs+0x48>
 80072ac:	2303      	movs	r3, #3
 80072ae:	e029      	b.n	8007304 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80072b6:	2be9      	cmp	r3, #233	@ 0xe9
 80072b8:	d009      	beq.n	80072ce <check_fs+0x66>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80072c0:	2beb      	cmp	r3, #235	@ 0xeb
 80072c2:	d11e      	bne.n	8007302 <check_fs+0x9a>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80072ca:	2b90      	cmp	r3, #144	@ 0x90
 80072cc:	d119      	bne.n	8007302 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	3338      	adds	r3, #56	@ 0x38
 80072d2:	3336      	adds	r3, #54	@ 0x36
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7fe fa0c 	bl	80056f2 <ld_dword>
 80072da:	4603      	mov	r3, r0
 80072dc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80072e0:	4a0a      	ldr	r2, [pc, #40]	@ (800730c <check_fs+0xa4>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d101      	bne.n	80072ea <check_fs+0x82>
 80072e6:	2300      	movs	r3, #0
 80072e8:	e00c      	b.n	8007304 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	3338      	adds	r3, #56	@ 0x38
 80072ee:	3352      	adds	r3, #82	@ 0x52
 80072f0:	4618      	mov	r0, r3
 80072f2:	f7fe f9fe 	bl	80056f2 <ld_dword>
 80072f6:	4603      	mov	r3, r0
 80072f8:	4a05      	ldr	r2, [pc, #20]	@ (8007310 <check_fs+0xa8>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d101      	bne.n	8007302 <check_fs+0x9a>
 80072fe:	2300      	movs	r3, #0
 8007300:	e000      	b.n	8007304 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007302:	2302      	movs	r3, #2
}
 8007304:	4618      	mov	r0, r3
 8007306:	3708      	adds	r7, #8
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	00544146 	.word	0x00544146
 8007310:	33544146 	.word	0x33544146

08007314 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b096      	sub	sp, #88	@ 0x58
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	60b9      	str	r1, [r7, #8]
 800731e:	4613      	mov	r3, r2
 8007320:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	2200      	movs	r2, #0
 8007326:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	f7ff ff58 	bl	80071de <get_ldnumber>
 800732e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007330:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007332:	2b00      	cmp	r3, #0
 8007334:	da01      	bge.n	800733a <find_volume+0x26>
 8007336:	230b      	movs	r3, #11
 8007338:	e235      	b.n	80077a6 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800733a:	4aa5      	ldr	r2, [pc, #660]	@ (80075d0 <find_volume+0x2bc>)
 800733c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800733e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007342:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007346:	2b00      	cmp	r3, #0
 8007348:	d101      	bne.n	800734e <find_volume+0x3a>
 800734a:	230c      	movs	r3, #12
 800734c:	e22b      	b.n	80077a6 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800734e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007350:	f7fe fab7 	bl	80058c2 <lock_fs>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d101      	bne.n	800735e <find_volume+0x4a>
 800735a:	230f      	movs	r3, #15
 800735c:	e223      	b.n	80077a6 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007362:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007364:	79fb      	ldrb	r3, [r7, #7]
 8007366:	f023 0301 	bic.w	r3, r3, #1
 800736a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800736c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d01a      	beq.n	80073aa <find_volume+0x96>
		stat = disk_status(fs->drv);
 8007374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007376:	785b      	ldrb	r3, [r3, #1]
 8007378:	4618      	mov	r0, r3
 800737a:	f7fe f901 	bl	8005580 <disk_status>
 800737e:	4603      	mov	r3, r0
 8007380:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007384:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b00      	cmp	r3, #0
 800738e:	d10c      	bne.n	80073aa <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007390:	79fb      	ldrb	r3, [r7, #7]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d007      	beq.n	80073a6 <find_volume+0x92>
 8007396:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800739a:	f003 0304 	and.w	r3, r3, #4
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d001      	beq.n	80073a6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80073a2:	230a      	movs	r3, #10
 80073a4:	e1ff      	b.n	80077a6 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 80073a6:	2300      	movs	r3, #0
 80073a8:	e1fd      	b.n	80077a6 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80073aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ac:	2200      	movs	r2, #0
 80073ae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80073b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073b2:	b2da      	uxtb	r2, r3
 80073b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073b6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80073b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ba:	785b      	ldrb	r3, [r3, #1]
 80073bc:	4618      	mov	r0, r3
 80073be:	f7fe f8f9 	bl	80055b4 <disk_initialize>
 80073c2:	4603      	mov	r3, r0
 80073c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80073c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80073cc:	f003 0301 	and.w	r3, r3, #1
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d001      	beq.n	80073d8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80073d4:	2303      	movs	r3, #3
 80073d6:	e1e6      	b.n	80077a6 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80073d8:	79fb      	ldrb	r3, [r7, #7]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d007      	beq.n	80073ee <find_volume+0xda>
 80073de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80073e2:	f003 0304 	and.w	r3, r3, #4
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d001      	beq.n	80073ee <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80073ea:	230a      	movs	r3, #10
 80073ec:	e1db      	b.n	80077a6 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80073ee:	2300      	movs	r3, #0
 80073f0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80073f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80073f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80073f6:	f7ff ff37 	bl	8007268 <check_fs>
 80073fa:	4603      	mov	r3, r0
 80073fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007400:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007404:	2b02      	cmp	r3, #2
 8007406:	d149      	bne.n	800749c <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007408:	2300      	movs	r3, #0
 800740a:	643b      	str	r3, [r7, #64]	@ 0x40
 800740c:	e01e      	b.n	800744c <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800740e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007410:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007416:	011b      	lsls	r3, r3, #4
 8007418:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800741c:	4413      	add	r3, r2
 800741e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	3304      	adds	r3, #4
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d006      	beq.n	8007438 <find_volume+0x124>
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	3308      	adds	r3, #8
 800742e:	4618      	mov	r0, r3
 8007430:	f7fe f95f 	bl	80056f2 <ld_dword>
 8007434:	4602      	mov	r2, r0
 8007436:	e000      	b.n	800743a <find_volume+0x126>
 8007438:	2200      	movs	r2, #0
 800743a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	3358      	adds	r3, #88	@ 0x58
 8007440:	443b      	add	r3, r7
 8007442:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007448:	3301      	adds	r3, #1
 800744a:	643b      	str	r3, [r7, #64]	@ 0x40
 800744c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800744e:	2b03      	cmp	r3, #3
 8007450:	d9dd      	bls.n	800740e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007452:	2300      	movs	r3, #0
 8007454:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8007456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007458:	2b00      	cmp	r3, #0
 800745a:	d002      	beq.n	8007462 <find_volume+0x14e>
 800745c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800745e:	3b01      	subs	r3, #1
 8007460:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	3358      	adds	r3, #88	@ 0x58
 8007468:	443b      	add	r3, r7
 800746a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800746e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007470:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007472:	2b00      	cmp	r3, #0
 8007474:	d005      	beq.n	8007482 <find_volume+0x16e>
 8007476:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007478:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800747a:	f7ff fef5 	bl	8007268 <check_fs>
 800747e:	4603      	mov	r3, r0
 8007480:	e000      	b.n	8007484 <find_volume+0x170>
 8007482:	2303      	movs	r3, #3
 8007484:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007488:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800748c:	2b01      	cmp	r3, #1
 800748e:	d905      	bls.n	800749c <find_volume+0x188>
 8007490:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007492:	3301      	adds	r3, #1
 8007494:	643b      	str	r3, [r7, #64]	@ 0x40
 8007496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007498:	2b03      	cmp	r3, #3
 800749a:	d9e2      	bls.n	8007462 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800749c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80074a0:	2b04      	cmp	r3, #4
 80074a2:	d101      	bne.n	80074a8 <find_volume+0x194>
 80074a4:	2301      	movs	r3, #1
 80074a6:	e17e      	b.n	80077a6 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80074a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d901      	bls.n	80074b4 <find_volume+0x1a0>
 80074b0:	230d      	movs	r3, #13
 80074b2:	e178      	b.n	80077a6 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80074b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b6:	3338      	adds	r3, #56	@ 0x38
 80074b8:	330b      	adds	r3, #11
 80074ba:	4618      	mov	r0, r3
 80074bc:	f7fe f900 	bl	80056c0 <ld_word>
 80074c0:	4603      	mov	r3, r0
 80074c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074c6:	d001      	beq.n	80074cc <find_volume+0x1b8>
 80074c8:	230d      	movs	r3, #13
 80074ca:	e16c      	b.n	80077a6 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80074cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ce:	3338      	adds	r3, #56	@ 0x38
 80074d0:	3316      	adds	r3, #22
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7fe f8f4 	bl	80056c0 <ld_word>
 80074d8:	4603      	mov	r3, r0
 80074da:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80074dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d106      	bne.n	80074f0 <find_volume+0x1dc>
 80074e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e4:	3338      	adds	r3, #56	@ 0x38
 80074e6:	3324      	adds	r3, #36	@ 0x24
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fe f902 	bl	80056f2 <ld_dword>
 80074ee:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80074f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074f4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80074f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f8:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80074fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fe:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007502:	789b      	ldrb	r3, [r3, #2]
 8007504:	2b01      	cmp	r3, #1
 8007506:	d005      	beq.n	8007514 <find_volume+0x200>
 8007508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800750a:	789b      	ldrb	r3, [r3, #2]
 800750c:	2b02      	cmp	r3, #2
 800750e:	d001      	beq.n	8007514 <find_volume+0x200>
 8007510:	230d      	movs	r3, #13
 8007512:	e148      	b.n	80077a6 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007516:	789b      	ldrb	r3, [r3, #2]
 8007518:	461a      	mov	r2, r3
 800751a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800751c:	fb02 f303 	mul.w	r3, r2, r3
 8007520:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007524:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007528:	461a      	mov	r2, r3
 800752a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800752c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800752e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007530:	895b      	ldrh	r3, [r3, #10]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d008      	beq.n	8007548 <find_volume+0x234>
 8007536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007538:	895b      	ldrh	r3, [r3, #10]
 800753a:	461a      	mov	r2, r3
 800753c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753e:	895b      	ldrh	r3, [r3, #10]
 8007540:	3b01      	subs	r3, #1
 8007542:	4013      	ands	r3, r2
 8007544:	2b00      	cmp	r3, #0
 8007546:	d001      	beq.n	800754c <find_volume+0x238>
 8007548:	230d      	movs	r3, #13
 800754a:	e12c      	b.n	80077a6 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800754c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754e:	3338      	adds	r3, #56	@ 0x38
 8007550:	3311      	adds	r3, #17
 8007552:	4618      	mov	r0, r3
 8007554:	f7fe f8b4 	bl	80056c0 <ld_word>
 8007558:	4603      	mov	r3, r0
 800755a:	461a      	mov	r2, r3
 800755c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800755e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007562:	891b      	ldrh	r3, [r3, #8]
 8007564:	f003 030f 	and.w	r3, r3, #15
 8007568:	b29b      	uxth	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <find_volume+0x25e>
 800756e:	230d      	movs	r3, #13
 8007570:	e119      	b.n	80077a6 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007574:	3338      	adds	r3, #56	@ 0x38
 8007576:	3313      	adds	r3, #19
 8007578:	4618      	mov	r0, r3
 800757a:	f7fe f8a1 	bl	80056c0 <ld_word>
 800757e:	4603      	mov	r3, r0
 8007580:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007582:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007584:	2b00      	cmp	r3, #0
 8007586:	d106      	bne.n	8007596 <find_volume+0x282>
 8007588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800758a:	3338      	adds	r3, #56	@ 0x38
 800758c:	3320      	adds	r3, #32
 800758e:	4618      	mov	r0, r3
 8007590:	f7fe f8af 	bl	80056f2 <ld_dword>
 8007594:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007598:	3338      	adds	r3, #56	@ 0x38
 800759a:	330e      	adds	r3, #14
 800759c:	4618      	mov	r0, r3
 800759e:	f7fe f88f 	bl	80056c0 <ld_word>
 80075a2:	4603      	mov	r3, r0
 80075a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80075a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d101      	bne.n	80075b0 <find_volume+0x29c>
 80075ac:	230d      	movs	r3, #13
 80075ae:	e0fa      	b.n	80077a6 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80075b0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80075b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075b4:	4413      	add	r3, r2
 80075b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075b8:	8912      	ldrh	r2, [r2, #8]
 80075ba:	0912      	lsrs	r2, r2, #4
 80075bc:	b292      	uxth	r2, r2
 80075be:	4413      	add	r3, r2
 80075c0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80075c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d204      	bcs.n	80075d4 <find_volume+0x2c0>
 80075ca:	230d      	movs	r3, #13
 80075cc:	e0eb      	b.n	80077a6 <find_volume+0x492>
 80075ce:	bf00      	nop
 80075d0:	20000804 	.word	0x20000804
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80075d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d8:	1ad3      	subs	r3, r2, r3
 80075da:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075dc:	8952      	ldrh	r2, [r2, #10]
 80075de:	fbb3 f3f2 	udiv	r3, r3, r2
 80075e2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80075e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <find_volume+0x2da>
 80075ea:	230d      	movs	r3, #13
 80075ec:	e0db      	b.n	80077a6 <find_volume+0x492>
		fmt = FS_FAT32;
 80075ee:	2303      	movs	r3, #3
 80075f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80075f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d802      	bhi.n	8007604 <find_volume+0x2f0>
 80075fe:	2302      	movs	r3, #2
 8007600:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007606:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800760a:	4293      	cmp	r3, r2
 800760c:	d802      	bhi.n	8007614 <find_volume+0x300>
 800760e:	2301      	movs	r3, #1
 8007610:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007616:	1c9a      	adds	r2, r3, #2
 8007618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761a:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800761c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007620:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007622:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007626:	441a      	add	r2, r3
 8007628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762a:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800762c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800762e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007630:	441a      	add	r2, r3
 8007632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007634:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8007636:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800763a:	2b03      	cmp	r3, #3
 800763c:	d11e      	bne.n	800767c <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800763e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007640:	3338      	adds	r3, #56	@ 0x38
 8007642:	332a      	adds	r3, #42	@ 0x2a
 8007644:	4618      	mov	r0, r3
 8007646:	f7fe f83b 	bl	80056c0 <ld_word>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d001      	beq.n	8007654 <find_volume+0x340>
 8007650:	230d      	movs	r3, #13
 8007652:	e0a8      	b.n	80077a6 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007656:	891b      	ldrh	r3, [r3, #8]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d001      	beq.n	8007660 <find_volume+0x34c>
 800765c:	230d      	movs	r3, #13
 800765e:	e0a2      	b.n	80077a6 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007662:	3338      	adds	r3, #56	@ 0x38
 8007664:	332c      	adds	r3, #44	@ 0x2c
 8007666:	4618      	mov	r0, r3
 8007668:	f7fe f843 	bl	80056f2 <ld_dword>
 800766c:	4602      	mov	r2, r0
 800766e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007670:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007674:	69db      	ldr	r3, [r3, #28]
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	647b      	str	r3, [r7, #68]	@ 0x44
 800767a:	e01f      	b.n	80076bc <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800767c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767e:	891b      	ldrh	r3, [r3, #8]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d101      	bne.n	8007688 <find_volume+0x374>
 8007684:	230d      	movs	r3, #13
 8007686:	e08e      	b.n	80077a6 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800768c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800768e:	441a      	add	r2, r3
 8007690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007692:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007694:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007698:	2b02      	cmp	r3, #2
 800769a:	d103      	bne.n	80076a4 <find_volume+0x390>
 800769c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769e:	69db      	ldr	r3, [r3, #28]
 80076a0:	005b      	lsls	r3, r3, #1
 80076a2:	e00a      	b.n	80076ba <find_volume+0x3a6>
 80076a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a6:	69da      	ldr	r2, [r3, #28]
 80076a8:	4613      	mov	r3, r2
 80076aa:	005b      	lsls	r3, r3, #1
 80076ac:	4413      	add	r3, r2
 80076ae:	085a      	lsrs	r2, r3, #1
 80076b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	f003 0301 	and.w	r3, r3, #1
 80076b8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80076ba:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80076bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076be:	6a1a      	ldr	r2, [r3, #32]
 80076c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076c2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80076c6:	0a5b      	lsrs	r3, r3, #9
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d201      	bcs.n	80076d0 <find_volume+0x3bc>
 80076cc:	230d      	movs	r3, #13
 80076ce:	e06a      	b.n	80077a6 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80076d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d2:	f04f 32ff 	mov.w	r2, #4294967295
 80076d6:	619a      	str	r2, [r3, #24]
 80076d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076da:	699a      	ldr	r2, [r3, #24]
 80076dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076de:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80076e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e2:	2280      	movs	r2, #128	@ 0x80
 80076e4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80076e6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80076ea:	2b03      	cmp	r3, #3
 80076ec:	d149      	bne.n	8007782 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80076ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f0:	3338      	adds	r3, #56	@ 0x38
 80076f2:	3330      	adds	r3, #48	@ 0x30
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7fd ffe3 	bl	80056c0 <ld_word>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d140      	bne.n	8007782 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007700:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007702:	3301      	adds	r3, #1
 8007704:	4619      	mov	r1, r3
 8007706:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007708:	f7fe fabc 	bl	8005c84 <move_window>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d137      	bne.n	8007782 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 8007712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007714:	2200      	movs	r2, #0
 8007716:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771a:	3338      	adds	r3, #56	@ 0x38
 800771c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007720:	4618      	mov	r0, r3
 8007722:	f7fd ffcd 	bl	80056c0 <ld_word>
 8007726:	4603      	mov	r3, r0
 8007728:	461a      	mov	r2, r3
 800772a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800772e:	429a      	cmp	r2, r3
 8007730:	d127      	bne.n	8007782 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007734:	3338      	adds	r3, #56	@ 0x38
 8007736:	4618      	mov	r0, r3
 8007738:	f7fd ffdb 	bl	80056f2 <ld_dword>
 800773c:	4603      	mov	r3, r0
 800773e:	4a1c      	ldr	r2, [pc, #112]	@ (80077b0 <find_volume+0x49c>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d11e      	bne.n	8007782 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007746:	3338      	adds	r3, #56	@ 0x38
 8007748:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800774c:	4618      	mov	r0, r3
 800774e:	f7fd ffd0 	bl	80056f2 <ld_dword>
 8007752:	4603      	mov	r3, r0
 8007754:	4a17      	ldr	r2, [pc, #92]	@ (80077b4 <find_volume+0x4a0>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d113      	bne.n	8007782 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800775a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800775c:	3338      	adds	r3, #56	@ 0x38
 800775e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8007762:	4618      	mov	r0, r3
 8007764:	f7fd ffc5 	bl	80056f2 <ld_dword>
 8007768:	4602      	mov	r2, r0
 800776a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800776c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800776e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007770:	3338      	adds	r3, #56	@ 0x38
 8007772:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8007776:	4618      	mov	r0, r3
 8007778:	f7fd ffbb 	bl	80056f2 <ld_dword>
 800777c:	4602      	mov	r2, r0
 800777e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007780:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007784:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007788:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800778a:	4b0b      	ldr	r3, [pc, #44]	@ (80077b8 <find_volume+0x4a4>)
 800778c:	881b      	ldrh	r3, [r3, #0]
 800778e:	3301      	adds	r3, #1
 8007790:	b29a      	uxth	r2, r3
 8007792:	4b09      	ldr	r3, [pc, #36]	@ (80077b8 <find_volume+0x4a4>)
 8007794:	801a      	strh	r2, [r3, #0]
 8007796:	4b08      	ldr	r3, [pc, #32]	@ (80077b8 <find_volume+0x4a4>)
 8007798:	881a      	ldrh	r2, [r3, #0]
 800779a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800779e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80077a0:	f7fe fa08 	bl	8005bb4 <clear_lock>
#endif
	return FR_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3758      	adds	r7, #88	@ 0x58
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	41615252 	.word	0x41615252
 80077b4:	61417272 	.word	0x61417272
 80077b8:	20000808 	.word	0x20000808

080077bc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80077c6:	2309      	movs	r3, #9
 80077c8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d02e      	beq.n	800782e <validate+0x72>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d02a      	beq.n	800782e <validate+0x72>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d025      	beq.n	800782e <validate+0x72>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	889a      	ldrh	r2, [r3, #4]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	88db      	ldrh	r3, [r3, #6]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d11e      	bne.n	800782e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4618      	mov	r0, r3
 80077f6:	f7fe f864 	bl	80058c2 <lock_fs>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d014      	beq.n	800782a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	785b      	ldrb	r3, [r3, #1]
 8007806:	4618      	mov	r0, r3
 8007808:	f7fd feba 	bl	8005580 <disk_status>
 800780c:	4603      	mov	r3, r0
 800780e:	f003 0301 	and.w	r3, r3, #1
 8007812:	2b00      	cmp	r3, #0
 8007814:	d102      	bne.n	800781c <validate+0x60>
				res = FR_OK;
 8007816:	2300      	movs	r3, #0
 8007818:	73fb      	strb	r3, [r7, #15]
 800781a:	e008      	b.n	800782e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2100      	movs	r1, #0
 8007822:	4618      	mov	r0, r3
 8007824:	f7fe f863 	bl	80058ee <unlock_fs>
 8007828:	e001      	b.n	800782e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800782a:	230f      	movs	r3, #15
 800782c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800782e:	7bfb      	ldrb	r3, [r7, #15]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d102      	bne.n	800783a <validate+0x7e>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	e000      	b.n	800783c <validate+0x80>
 800783a:	2300      	movs	r3, #0
 800783c:	683a      	ldr	r2, [r7, #0]
 800783e:	6013      	str	r3, [r2, #0]
	return res;
 8007840:	7bfb      	ldrb	r3, [r7, #15]
}
 8007842:	4618      	mov	r0, r3
 8007844:	3710      	adds	r7, #16
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
	...

0800784c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b088      	sub	sp, #32
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	4613      	mov	r3, r2
 8007858:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800785e:	f107 0310 	add.w	r3, r7, #16
 8007862:	4618      	mov	r0, r3
 8007864:	f7ff fcbb 	bl	80071de <get_ldnumber>
 8007868:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	2b00      	cmp	r3, #0
 800786e:	da01      	bge.n	8007874 <f_mount+0x28>
 8007870:	230b      	movs	r3, #11
 8007872:	e048      	b.n	8007906 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007874:	4a26      	ldr	r2, [pc, #152]	@ (8007910 <f_mount+0xc4>)
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800787c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00f      	beq.n	80078a4 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007884:	69b8      	ldr	r0, [r7, #24]
 8007886:	f7fe f995 	bl	8005bb4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	4618      	mov	r0, r3
 8007890:	f001 f849 	bl	8008926 <ff_del_syncobj>
 8007894:	4603      	mov	r3, r0
 8007896:	2b00      	cmp	r3, #0
 8007898:	d101      	bne.n	800789e <f_mount+0x52>
 800789a:	2302      	movs	r3, #2
 800789c:	e033      	b.n	8007906 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	2200      	movs	r2, #0
 80078a2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00f      	beq.n	80078ca <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2200      	movs	r2, #0
 80078ae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	3310      	adds	r3, #16
 80078b8:	4619      	mov	r1, r3
 80078ba:	4610      	mov	r0, r2
 80078bc:	f001 f818 	bl	80088f0 <ff_cre_syncobj>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d101      	bne.n	80078ca <f_mount+0x7e>
 80078c6:	2302      	movs	r3, #2
 80078c8:	e01d      	b.n	8007906 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	4910      	ldr	r1, [pc, #64]	@ (8007910 <f_mount+0xc4>)
 80078ce:	69fb      	ldr	r3, [r7, #28]
 80078d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d002      	beq.n	80078e0 <f_mount+0x94>
 80078da:	79fb      	ldrb	r3, [r7, #7]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d001      	beq.n	80078e4 <f_mount+0x98>
 80078e0:	2300      	movs	r3, #0
 80078e2:	e010      	b.n	8007906 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80078e4:	f107 010c 	add.w	r1, r7, #12
 80078e8:	f107 0308 	add.w	r3, r7, #8
 80078ec:	2200      	movs	r2, #0
 80078ee:	4618      	mov	r0, r3
 80078f0:	f7ff fd10 	bl	8007314 <find_volume>
 80078f4:	4603      	mov	r3, r0
 80078f6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	7dfa      	ldrb	r2, [r7, #23]
 80078fc:	4611      	mov	r1, r2
 80078fe:	4618      	mov	r0, r3
 8007900:	f7fd fff5 	bl	80058ee <unlock_fs>
 8007904:	7dfb      	ldrb	r3, [r7, #23]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3720      	adds	r7, #32
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	20000804 	.word	0x20000804

08007914 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b09a      	sub	sp, #104	@ 0x68
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	4613      	mov	r3, r2
 8007920:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <f_open+0x18>
 8007928:	2309      	movs	r3, #9
 800792a:	e1c5      	b.n	8007cb8 <f_open+0x3a4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800792c:	79fb      	ldrb	r3, [r7, #7]
 800792e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007932:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007934:	79fa      	ldrb	r2, [r7, #7]
 8007936:	f107 0110 	add.w	r1, r7, #16
 800793a:	f107 0308 	add.w	r3, r7, #8
 800793e:	4618      	mov	r0, r3
 8007940:	f7ff fce8 	bl	8007314 <find_volume>
 8007944:	4603      	mov	r3, r0
 8007946:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800794a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800794e:	2b00      	cmp	r3, #0
 8007950:	f040 81a2 	bne.w	8007c98 <f_open+0x384>
		dj.obj.fs = fs;
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 8007958:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800795c:	f001 f80f 	bl	800897e <ff_memalloc>
 8007960:	65b8      	str	r0, [r7, #88]	@ 0x58
 8007962:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007964:	2b00      	cmp	r3, #0
 8007966:	d106      	bne.n	8007976 <f_open+0x62>
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	2111      	movs	r1, #17
 800796c:	4618      	mov	r0, r3
 800796e:	f7fd ffbe 	bl	80058ee <unlock_fs>
 8007972:	2311      	movs	r3, #17
 8007974:	e1a0      	b.n	8007cb8 <f_open+0x3a4>
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800797a:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800797c:	68ba      	ldr	r2, [r7, #8]
 800797e:	f107 0314 	add.w	r3, r7, #20
 8007982:	4611      	mov	r1, r2
 8007984:	4618      	mov	r0, r3
 8007986:	f7ff fbb9 	bl	80070fc <follow_path>
 800798a:	4603      	mov	r3, r0
 800798c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007990:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007994:	2b00      	cmp	r3, #0
 8007996:	d118      	bne.n	80079ca <f_open+0xb6>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007998:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800799c:	b25b      	sxtb	r3, r3
 800799e:	2b00      	cmp	r3, #0
 80079a0:	da03      	bge.n	80079aa <f_open+0x96>
				res = FR_INVALID_NAME;
 80079a2:	2306      	movs	r3, #6
 80079a4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80079a8:	e00f      	b.n	80079ca <f_open+0xb6>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80079aa:	79fb      	ldrb	r3, [r7, #7]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	bf8c      	ite	hi
 80079b0:	2301      	movhi	r3, #1
 80079b2:	2300      	movls	r3, #0
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	461a      	mov	r2, r3
 80079b8:	f107 0314 	add.w	r3, r7, #20
 80079bc:	4611      	mov	r1, r2
 80079be:	4618      	mov	r0, r3
 80079c0:	f7fd ffb0 	bl	8005924 <chk_lock>
 80079c4:	4603      	mov	r3, r0
 80079c6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80079ca:	79fb      	ldrb	r3, [r7, #7]
 80079cc:	f003 031c 	and.w	r3, r3, #28
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d07f      	beq.n	8007ad4 <f_open+0x1c0>
			if (res != FR_OK) {					/* No file, create new */
 80079d4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d017      	beq.n	8007a0c <f_open+0xf8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80079dc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80079e0:	2b04      	cmp	r3, #4
 80079e2:	d10e      	bne.n	8007a02 <f_open+0xee>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80079e4:	f7fd fffa 	bl	80059dc <enq_lock>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d006      	beq.n	80079fc <f_open+0xe8>
 80079ee:	f107 0314 	add.w	r3, r7, #20
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7ff f8d2 	bl	8006b9c <dir_register>
 80079f8:	4603      	mov	r3, r0
 80079fa:	e000      	b.n	80079fe <f_open+0xea>
 80079fc:	2312      	movs	r3, #18
 80079fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007a02:	79fb      	ldrb	r3, [r7, #7]
 8007a04:	f043 0308 	orr.w	r3, r3, #8
 8007a08:	71fb      	strb	r3, [r7, #7]
 8007a0a:	e010      	b.n	8007a2e <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007a0c:	7ebb      	ldrb	r3, [r7, #26]
 8007a0e:	f003 0311 	and.w	r3, r3, #17
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d003      	beq.n	8007a1e <f_open+0x10a>
					res = FR_DENIED;
 8007a16:	2307      	movs	r3, #7
 8007a18:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007a1c:	e007      	b.n	8007a2e <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007a1e:	79fb      	ldrb	r3, [r7, #7]
 8007a20:	f003 0304 	and.w	r3, r3, #4
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d002      	beq.n	8007a2e <f_open+0x11a>
 8007a28:	2308      	movs	r3, #8
 8007a2a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007a2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d168      	bne.n	8007b08 <f_open+0x1f4>
 8007a36:	79fb      	ldrb	r3, [r7, #7]
 8007a38:	f003 0308 	and.w	r3, r3, #8
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d063      	beq.n	8007b08 <f_open+0x1f4>
				dw = GET_FATTIME();
 8007a40:	f7fd fd96 	bl	8005570 <get_fattime>
 8007a44:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a48:	330e      	adds	r3, #14
 8007a4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7fd fe8e 	bl	800576e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a54:	3316      	adds	r3, #22
 8007a56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f7fd fe88 	bl	800576e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007a5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a60:	330b      	adds	r3, #11
 8007a62:	2220      	movs	r2, #32
 8007a64:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a6a:	4611      	mov	r1, r2
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f7fe fe0d 	bl	800668c <ld_clust>
 8007a72:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007a78:	2200      	movs	r2, #0
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7fe fe25 	bl	80066ca <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a82:	331c      	adds	r3, #28
 8007a84:	2100      	movs	r1, #0
 8007a86:	4618      	mov	r0, r3
 8007a88:	f7fd fe71 	bl	800576e <st_dword>
					fs->wflag = 1;
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d037      	beq.n	8007b08 <f_open+0x1f4>
						dw = fs->winsect;
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a9c:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 8007a9e:	f107 0314 	add.w	r3, r7, #20
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fe fb38 	bl	800611c <remove_chain>
 8007aac:	4603      	mov	r3, r0
 8007aae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8007ab2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d126      	bne.n	8007b08 <f_open+0x1f4>
							res = move_window(fs, dw);
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7fe f8e0 	bl	8005c84 <move_window>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007ace:	3a01      	subs	r2, #1
 8007ad0:	615a      	str	r2, [r3, #20]
 8007ad2:	e019      	b.n	8007b08 <f_open+0x1f4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007ad4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d115      	bne.n	8007b08 <f_open+0x1f4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007adc:	7ebb      	ldrb	r3, [r7, #26]
 8007ade:	f003 0310 	and.w	r3, r3, #16
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d003      	beq.n	8007aee <f_open+0x1da>
					res = FR_NO_FILE;
 8007ae6:	2304      	movs	r3, #4
 8007ae8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007aec:	e00c      	b.n	8007b08 <f_open+0x1f4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007aee:	79fb      	ldrb	r3, [r7, #7]
 8007af0:	f003 0302 	and.w	r3, r3, #2
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d007      	beq.n	8007b08 <f_open+0x1f4>
 8007af8:	7ebb      	ldrb	r3, [r7, #26]
 8007afa:	f003 0301 	and.w	r3, r3, #1
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d002      	beq.n	8007b08 <f_open+0x1f4>
						res = FR_DENIED;
 8007b02:	2307      	movs	r3, #7
 8007b04:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007b08:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d126      	bne.n	8007b5e <f_open+0x24a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007b10:	79fb      	ldrb	r3, [r7, #7]
 8007b12:	f003 0308 	and.w	r3, r3, #8
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <f_open+0x20e>
				mode |= FA_MODIFIED;
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b20:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8007b2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007b30:	79fb      	ldrb	r3, [r7, #7]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	bf8c      	ite	hi
 8007b36:	2301      	movhi	r3, #1
 8007b38:	2300      	movls	r3, #0
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	f107 0314 	add.w	r3, r7, #20
 8007b42:	4611      	mov	r1, r2
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7fd ff6b 	bl	8005a20 <inc_lock>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	691b      	ldr	r3, [r3, #16]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d102      	bne.n	8007b5e <f_open+0x24a>
 8007b58:	2302      	movs	r3, #2
 8007b5a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007b5e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f040 8095 	bne.w	8007c92 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007b6c:	4611      	mov	r1, r2
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7fe fd8c 	bl	800668c <ld_clust>
 8007b74:	4602      	mov	r2, r0
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7c:	331c      	adds	r3, #28
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7fd fdb7 	bl	80056f2 <ld_dword>
 8007b84:	4602      	mov	r2, r0
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007b90:	693a      	ldr	r2, [r7, #16]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	88da      	ldrh	r2, [r3, #6]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	79fa      	ldrb	r2, [r7, #7]
 8007ba2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	3330      	adds	r3, #48	@ 0x30
 8007bba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7fd fe21 	bl	8005808 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007bc6:	79fb      	ldrb	r3, [r7, #7]
 8007bc8:	f003 0320 	and.w	r3, r3, #32
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d060      	beq.n	8007c92 <f_open+0x37e>
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d05c      	beq.n	8007c92 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	68da      	ldr	r2, [r3, #12]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	895b      	ldrh	r3, [r3, #10]
 8007be4:	025b      	lsls	r3, r3, #9
 8007be6:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bf4:	e016      	b.n	8007c24 <f_open+0x310>
					clst = get_fat(&fp->obj, clst);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7fe f8fd 	bl	8005dfa <get_fat>
 8007c00:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d802      	bhi.n	8007c0e <f_open+0x2fa>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007c0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c14:	d102      	bne.n	8007c1c <f_open+0x308>
 8007c16:	2301      	movs	r3, #1
 8007c18:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007c1c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007c1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c20:	1ad3      	subs	r3, r2, r3
 8007c22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d103      	bne.n	8007c34 <f_open+0x320>
 8007c2c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007c2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d8e0      	bhi.n	8007bf6 <f_open+0x2e2>
				}
				fp->clust = clst;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007c38:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007c3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d127      	bne.n	8007c92 <f_open+0x37e>
 8007c42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d022      	beq.n	8007c92 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007c50:	4618      	mov	r0, r3
 8007c52:	f7fe f8b3 	bl	8005dbc <clust2sect>
 8007c56:	64b8      	str	r0, [r7, #72]	@ 0x48
 8007c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d103      	bne.n	8007c66 <f_open+0x352>
						res = FR_INT_ERR;
 8007c5e:	2302      	movs	r3, #2
 8007c60:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007c64:	e015      	b.n	8007c92 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007c66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c68:	0a5a      	lsrs	r2, r3, #9
 8007c6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c6c:	441a      	add	r2, r3
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	7858      	ldrb	r0, [r3, #1]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a1a      	ldr	r2, [r3, #32]
 8007c80:	2301      	movs	r3, #1
 8007c82:	f7fd fcbf 	bl	8005604 <disk_read>
 8007c86:	4603      	mov	r3, r0
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d002      	beq.n	8007c92 <f_open+0x37e>
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 8007c92:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007c94:	f000 fe7f 	bl	8008996 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007c98:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <f_open+0x392>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8007cac:	4611      	mov	r1, r2
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7fd fe1d 	bl	80058ee <unlock_fs>
 8007cb4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3768      	adds	r7, #104	@ 0x68
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08c      	sub	sp, #48	@ 0x30
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f107 0210 	add.w	r2, r7, #16
 8007cde:	4611      	mov	r1, r2
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f7ff fd6b 	bl	80077bc <validate>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007cec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d107      	bne.n	8007d04 <f_write+0x44>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	7d5b      	ldrb	r3, [r3, #21]
 8007cf8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007cfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d009      	beq.n	8007d18 <f_write+0x58>
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007d0a:	4611      	mov	r1, r2
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f7fd fdee 	bl	80058ee <unlock_fs>
 8007d12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d16:	e173      	b.n	8008000 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	7d1b      	ldrb	r3, [r3, #20]
 8007d1c:	f003 0302 	and.w	r3, r3, #2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d106      	bne.n	8007d32 <f_write+0x72>
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	2107      	movs	r1, #7
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f7fd fde0 	bl	80058ee <unlock_fs>
 8007d2e:	2307      	movs	r3, #7
 8007d30:	e166      	b.n	8008000 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	699a      	ldr	r2, [r3, #24]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	441a      	add	r2, r3
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	699b      	ldr	r3, [r3, #24]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	f080 814b 	bcs.w	8007fda <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	43db      	mvns	r3, r3
 8007d4a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007d4c:	e145      	b.n	8007fda <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	f040 8101 	bne.w	8007f5e <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	0a5b      	lsrs	r3, r3, #9
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	8952      	ldrh	r2, [r2, #10]
 8007d66:	3a01      	subs	r2, #1
 8007d68:	4013      	ands	r3, r2
 8007d6a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007d6c:	69bb      	ldr	r3, [r7, #24]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d14d      	bne.n	8007e0e <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d10c      	bne.n	8007d94 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d11a      	bne.n	8007dbc <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2100      	movs	r1, #0
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7fe fa2b 	bl	80061e6 <create_chain>
 8007d90:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007d92:	e013      	b.n	8007dbc <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d007      	beq.n	8007dac <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	4619      	mov	r1, r3
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f7fe fab7 	bl	8006316 <clmt_clust>
 8007da8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007daa:	e007      	b.n	8007dbc <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	69db      	ldr	r3, [r3, #28]
 8007db2:	4619      	mov	r1, r3
 8007db4:	4610      	mov	r0, r2
 8007db6:	f7fe fa16 	bl	80061e6 <create_chain>
 8007dba:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	f000 8110 	beq.w	8007fe4 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d109      	bne.n	8007dde <f_write+0x11e>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2202      	movs	r2, #2
 8007dce:	755a      	strb	r2, [r3, #21]
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	2102      	movs	r1, #2
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f7fd fd8a 	bl	80058ee <unlock_fs>
 8007dda:	2302      	movs	r3, #2
 8007ddc:	e110      	b.n	8008000 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de4:	d109      	bne.n	8007dfa <f_write+0x13a>
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2201      	movs	r2, #1
 8007dea:	755a      	strb	r2, [r3, #21]
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	2101      	movs	r1, #1
 8007df0:	4618      	mov	r0, r3
 8007df2:	f7fd fd7c 	bl	80058ee <unlock_fs>
 8007df6:	2301      	movs	r3, #1
 8007df8:	e102      	b.n	8008000 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dfe:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d102      	bne.n	8007e0e <f_write+0x14e>
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e0c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	7d1b      	ldrb	r3, [r3, #20]
 8007e12:	b25b      	sxtb	r3, r3
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	da1d      	bge.n	8007e54 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	7858      	ldrb	r0, [r3, #1]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6a1a      	ldr	r2, [r3, #32]
 8007e26:	2301      	movs	r3, #1
 8007e28:	f7fd fc0c 	bl	8005644 <disk_write>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d009      	beq.n	8007e46 <f_write+0x186>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2201      	movs	r2, #1
 8007e36:	755a      	strb	r2, [r3, #21]
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7fd fd56 	bl	80058ee <unlock_fs>
 8007e42:	2301      	movs	r3, #1
 8007e44:	e0dc      	b.n	8008000 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	7d1b      	ldrb	r3, [r3, #20]
 8007e4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e4e:	b2da      	uxtb	r2, r3
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	69db      	ldr	r3, [r3, #28]
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	f7fd ffad 	bl	8005dbc <clust2sect>
 8007e62:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d109      	bne.n	8007e7e <f_write+0x1be>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2202      	movs	r2, #2
 8007e6e:	755a      	strb	r2, [r3, #21]
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	2102      	movs	r1, #2
 8007e74:	4618      	mov	r0, r3
 8007e76:	f7fd fd3a 	bl	80058ee <unlock_fs>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	e0c0      	b.n	8008000 <f_write+0x340>
			sect += csect;
 8007e7e:	697a      	ldr	r2, [r7, #20]
 8007e80:	69bb      	ldr	r3, [r7, #24]
 8007e82:	4413      	add	r3, r2
 8007e84:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	0a5b      	lsrs	r3, r3, #9
 8007e8a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007e8c:	6a3b      	ldr	r3, [r7, #32]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d041      	beq.n	8007f16 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007e92:	69ba      	ldr	r2, [r7, #24]
 8007e94:	6a3b      	ldr	r3, [r7, #32]
 8007e96:	4413      	add	r3, r2
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	8952      	ldrh	r2, [r2, #10]
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d905      	bls.n	8007eac <f_write+0x1ec>
					cc = fs->csize - csect;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	895b      	ldrh	r3, [r3, #10]
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	1ad3      	subs	r3, r2, r3
 8007eaa:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	7858      	ldrb	r0, [r3, #1]
 8007eb0:	6a3b      	ldr	r3, [r7, #32]
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	69f9      	ldr	r1, [r7, #28]
 8007eb6:	f7fd fbc5 	bl	8005644 <disk_write>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d009      	beq.n	8007ed4 <f_write+0x214>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	755a      	strb	r2, [r3, #21]
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	2101      	movs	r1, #1
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f7fd fd0f 	bl	80058ee <unlock_fs>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e095      	b.n	8008000 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a1a      	ldr	r2, [r3, #32]
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	1ad3      	subs	r3, r2, r3
 8007edc:	6a3a      	ldr	r2, [r7, #32]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d915      	bls.n	8007f0e <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6a1a      	ldr	r2, [r3, #32]
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	1ad3      	subs	r3, r2, r3
 8007ef0:	025b      	lsls	r3, r3, #9
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007efa:	4619      	mov	r1, r3
 8007efc:	f7fd fc63 	bl	80057c6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	7d1b      	ldrb	r3, [r3, #20]
 8007f04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007f0e:	6a3b      	ldr	r3, [r7, #32]
 8007f10:	025b      	lsls	r3, r3, #9
 8007f12:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007f14:	e044      	b.n	8007fa0 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6a1b      	ldr	r3, [r3, #32]
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d01b      	beq.n	8007f58 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	699a      	ldr	r2, [r3, #24]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d215      	bcs.n	8007f58 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	7858      	ldrb	r0, [r3, #1]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007f36:	2301      	movs	r3, #1
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	f7fd fb63 	bl	8005604 <disk_read>
 8007f3e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d009      	beq.n	8007f58 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2201      	movs	r2, #1
 8007f48:	755a      	strb	r2, [r3, #21]
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7fd fccd 	bl	80058ee <unlock_fs>
 8007f54:	2301      	movs	r3, #1
 8007f56:	e053      	b.n	8008000 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	697a      	ldr	r2, [r7, #20]
 8007f5c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f66:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8007f6a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d901      	bls.n	8007f78 <f_write+0x2b8>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	699b      	ldr	r3, [r3, #24]
 8007f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f86:	4413      	add	r3, r2
 8007f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f8a:	69f9      	ldr	r1, [r7, #28]
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f7fd fc1a 	bl	80057c6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	7d1b      	ldrb	r3, [r3, #20]
 8007f96:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007fa0:	69fa      	ldr	r2, [r7, #28]
 8007fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa4:	4413      	add	r3, r2
 8007fa6:	61fb      	str	r3, [r7, #28]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	699a      	ldr	r2, [r3, #24]
 8007fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fae:	441a      	add	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	619a      	str	r2, [r3, #24]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	68da      	ldr	r2, [r3, #12]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	bf38      	it	cc
 8007fc0:	461a      	movcc	r2, r3
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	60da      	str	r2, [r3, #12]
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fcc:	441a      	add	r2, r3
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	601a      	str	r2, [r3, #0]
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd6:	1ad3      	subs	r3, r2, r3
 8007fd8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f47f aeb6 	bne.w	8007d4e <f_write+0x8e>
 8007fe2:	e000      	b.n	8007fe6 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007fe4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	7d1b      	ldrb	r3, [r3, #20]
 8007fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fee:	b2da      	uxtb	r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7fd fc78 	bl	80058ee <unlock_fs>
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	3730      	adds	r7, #48	@ 0x30
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b086      	sub	sp, #24
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f107 0208 	add.w	r2, r7, #8
 8008016:	4611      	mov	r1, r2
 8008018:	4618      	mov	r0, r3
 800801a:	f7ff fbcf 	bl	80077bc <validate>
 800801e:	4603      	mov	r3, r0
 8008020:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008022:	7dfb      	ldrb	r3, [r7, #23]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d16d      	bne.n	8008104 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	7d1b      	ldrb	r3, [r3, #20]
 800802c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008030:	2b00      	cmp	r3, #0
 8008032:	d067      	beq.n	8008104 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	7d1b      	ldrb	r3, [r3, #20]
 8008038:	b25b      	sxtb	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	da1a      	bge.n	8008074 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	7858      	ldrb	r0, [r3, #1]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a1a      	ldr	r2, [r3, #32]
 800804c:	2301      	movs	r3, #1
 800804e:	f7fd faf9 	bl	8005644 <disk_write>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d006      	beq.n	8008066 <f_sync+0x5e>
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	2101      	movs	r1, #1
 800805c:	4618      	mov	r0, r3
 800805e:	f7fd fc46 	bl	80058ee <unlock_fs>
 8008062:	2301      	movs	r3, #1
 8008064:	e055      	b.n	8008112 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	7d1b      	ldrb	r3, [r3, #20]
 800806a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800806e:	b2da      	uxtb	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008074:	f7fd fa7c 	bl	8005570 <get_fattime>
 8008078:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800807a:	68ba      	ldr	r2, [r7, #8]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008080:	4619      	mov	r1, r3
 8008082:	4610      	mov	r0, r2
 8008084:	f7fd fdfe 	bl	8005c84 <move_window>
 8008088:	4603      	mov	r3, r0
 800808a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800808c:	7dfb      	ldrb	r3, [r7, #23]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d138      	bne.n	8008104 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008096:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	330b      	adds	r3, #11
 800809c:	781a      	ldrb	r2, [r3, #0]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	330b      	adds	r3, #11
 80080a2:	f042 0220 	orr.w	r2, r2, #32
 80080a6:	b2d2      	uxtb	r2, r2
 80080a8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6818      	ldr	r0, [r3, #0]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	461a      	mov	r2, r3
 80080b4:	68f9      	ldr	r1, [r7, #12]
 80080b6:	f7fe fb08 	bl	80066ca <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f103 021c 	add.w	r2, r3, #28
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	4619      	mov	r1, r3
 80080c6:	4610      	mov	r0, r2
 80080c8:	f7fd fb51 	bl	800576e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	3316      	adds	r3, #22
 80080d0:	6939      	ldr	r1, [r7, #16]
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7fd fb4b 	bl	800576e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	3312      	adds	r3, #18
 80080dc:	2100      	movs	r1, #0
 80080de:	4618      	mov	r0, r3
 80080e0:	f7fd fb2a 	bl	8005738 <st_word>
					fs->wflag = 1;
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	2201      	movs	r2, #1
 80080e8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7fd fdf7 	bl	8005ce0 <sync_fs>
 80080f2:	4603      	mov	r3, r0
 80080f4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	7d1b      	ldrb	r3, [r3, #20]
 80080fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080fe:	b2da      	uxtb	r2, r3
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	7dfa      	ldrb	r2, [r7, #23]
 8008108:	4611      	mov	r1, r2
 800810a:	4618      	mov	r0, r3
 800810c:	f7fd fbef 	bl	80058ee <unlock_fs>
 8008110:	7dfb      	ldrb	r3, [r7, #23]
}
 8008112:	4618      	mov	r0, r3
 8008114:	3718      	adds	r7, #24
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}

0800811a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800811a:	b580      	push	{r7, lr}
 800811c:	b084      	sub	sp, #16
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f7ff ff70 	bl	8008008 <f_sync>
 8008128:	4603      	mov	r3, r0
 800812a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800812c:	7bfb      	ldrb	r3, [r7, #15]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d11d      	bne.n	800816e <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f107 0208 	add.w	r2, r7, #8
 8008138:	4611      	mov	r1, r2
 800813a:	4618      	mov	r0, r3
 800813c:	f7ff fb3e 	bl	80077bc <validate>
 8008140:	4603      	mov	r3, r0
 8008142:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008144:	7bfb      	ldrb	r3, [r7, #15]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d111      	bne.n	800816e <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	4618      	mov	r0, r3
 8008150:	f7fd fcf4 	bl	8005b3c <dec_lock>
 8008154:	4603      	mov	r3, r0
 8008156:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d102      	bne.n	8008164 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	2100      	movs	r1, #0
 8008168:	4618      	mov	r0, r3
 800816a:	f7fd fbc0 	bl	80058ee <unlock_fs>
#endif
		}
	}
	return res;
 800816e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b090      	sub	sp, #64	@ 0x40
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f107 0208 	add.w	r2, r7, #8
 8008188:	4611      	mov	r1, r2
 800818a:	4618      	mov	r0, r3
 800818c:	f7ff fb16 	bl	80077bc <validate>
 8008190:	4603      	mov	r3, r0
 8008192:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8008196:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800819a:	2b00      	cmp	r3, #0
 800819c:	d103      	bne.n	80081a6 <f_lseek+0x2e>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	7d5b      	ldrb	r3, [r3, #21]
 80081a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80081a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d009      	beq.n	80081c2 <f_lseek+0x4a>
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80081b4:	4611      	mov	r1, r2
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fd fb99 	bl	80058ee <unlock_fs>
 80081bc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80081c0:	e229      	b.n	8008616 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 80ea 	beq.w	80083a0 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d2:	d164      	bne.n	800829e <f_lseek+0x126>
			tbl = fp->cltbl;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80081da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081dc:	1d1a      	adds	r2, r3, #4
 80081de:	627a      	str	r2, [r7, #36]	@ 0x24
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	617b      	str	r3, [r7, #20]
 80081e4:	2302      	movs	r3, #2
 80081e6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80081ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d044      	beq.n	800827e <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80081f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f6:	613b      	str	r3, [r7, #16]
 80081f8:	2300      	movs	r3, #0
 80081fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081fe:	3302      	adds	r3, #2
 8008200:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8008202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008204:	60fb      	str	r3, [r7, #12]
 8008206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008208:	3301      	adds	r3, #1
 800820a:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008210:	4618      	mov	r0, r3
 8008212:	f7fd fdf2 	bl	8005dfa <get_fat>
 8008216:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8008218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821a:	2b01      	cmp	r3, #1
 800821c:	d809      	bhi.n	8008232 <f_lseek+0xba>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2202      	movs	r2, #2
 8008222:	755a      	strb	r2, [r3, #21]
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	2102      	movs	r1, #2
 8008228:	4618      	mov	r0, r3
 800822a:	f7fd fb60 	bl	80058ee <unlock_fs>
 800822e:	2302      	movs	r3, #2
 8008230:	e1f1      	b.n	8008616 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008238:	d109      	bne.n	800824e <f_lseek+0xd6>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	755a      	strb	r2, [r3, #21]
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	2101      	movs	r1, #1
 8008244:	4618      	mov	r0, r3
 8008246:	f7fd fb52 	bl	80058ee <unlock_fs>
 800824a:	2301      	movs	r3, #1
 800824c:	e1e3      	b.n	8008616 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	3301      	adds	r3, #1
 8008252:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008254:	429a      	cmp	r2, r3
 8008256:	d0d4      	beq.n	8008202 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008258:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	429a      	cmp	r2, r3
 800825e:	d809      	bhi.n	8008274 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8008260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008262:	1d1a      	adds	r2, r3, #4
 8008264:	627a      	str	r2, [r7, #36]	@ 0x24
 8008266:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008268:	601a      	str	r2, [r3, #0]
 800826a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826c:	1d1a      	adds	r2, r3, #4
 800826e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008270:	693a      	ldr	r2, [r7, #16]
 8008272:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	69db      	ldr	r3, [r3, #28]
 8008278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800827a:	429a      	cmp	r2, r3
 800827c:	d3ba      	bcc.n	80081f4 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008282:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008284:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8008286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	429a      	cmp	r2, r3
 800828c:	d803      	bhi.n	8008296 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	2200      	movs	r2, #0
 8008292:	601a      	str	r2, [r3, #0]
 8008294:	e1b6      	b.n	8008604 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8008296:	2311      	movs	r3, #17
 8008298:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800829c:	e1b2      	b.n	8008604 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	683a      	ldr	r2, [r7, #0]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d902      	bls.n	80082ae <f_lseek+0x136>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	f000 81a4 	beq.w	8008604 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	3b01      	subs	r3, #1
 80082c0:	4619      	mov	r1, r3
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f7fe f827 	bl	8006316 <clmt_clust>
 80082c8:	4602      	mov	r2, r0
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80082ce:	68ba      	ldr	r2, [r7, #8]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	69db      	ldr	r3, [r3, #28]
 80082d4:	4619      	mov	r1, r3
 80082d6:	4610      	mov	r0, r2
 80082d8:	f7fd fd70 	bl	8005dbc <clust2sect>
 80082dc:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d109      	bne.n	80082f8 <f_lseek+0x180>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2202      	movs	r2, #2
 80082e8:	755a      	strb	r2, [r3, #21]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	2102      	movs	r1, #2
 80082ee:	4618      	mov	r0, r3
 80082f0:	f7fd fafd 	bl	80058ee <unlock_fs>
 80082f4:	2302      	movs	r3, #2
 80082f6:	e18e      	b.n	8008616 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	3b01      	subs	r3, #1
 80082fc:	0a5b      	lsrs	r3, r3, #9
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	8952      	ldrh	r2, [r2, #10]
 8008302:	3a01      	subs	r2, #1
 8008304:	4013      	ands	r3, r2
 8008306:	69ba      	ldr	r2, [r7, #24]
 8008308:	4413      	add	r3, r2
 800830a:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008314:	2b00      	cmp	r3, #0
 8008316:	f000 8175 	beq.w	8008604 <f_lseek+0x48c>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6a1b      	ldr	r3, [r3, #32]
 800831e:	69ba      	ldr	r2, [r7, #24]
 8008320:	429a      	cmp	r2, r3
 8008322:	f000 816f 	beq.w	8008604 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	7d1b      	ldrb	r3, [r3, #20]
 800832a:	b25b      	sxtb	r3, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	da1d      	bge.n	800836c <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	7858      	ldrb	r0, [r3, #1]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a1a      	ldr	r2, [r3, #32]
 800833e:	2301      	movs	r3, #1
 8008340:	f7fd f980 	bl	8005644 <disk_write>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d009      	beq.n	800835e <f_lseek+0x1e6>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2201      	movs	r2, #1
 800834e:	755a      	strb	r2, [r3, #21]
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	2101      	movs	r1, #1
 8008354:	4618      	mov	r0, r3
 8008356:	f7fd faca 	bl	80058ee <unlock_fs>
 800835a:	2301      	movs	r3, #1
 800835c:	e15b      	b.n	8008616 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	7d1b      	ldrb	r3, [r3, #20]
 8008362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008366:	b2da      	uxtb	r2, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	7858      	ldrb	r0, [r3, #1]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008376:	2301      	movs	r3, #1
 8008378:	69ba      	ldr	r2, [r7, #24]
 800837a:	f7fd f943 	bl	8005604 <disk_read>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	d009      	beq.n	8008398 <f_lseek+0x220>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	755a      	strb	r2, [r3, #21]
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2101      	movs	r1, #1
 800838e:	4618      	mov	r0, r3
 8008390:	f7fd faad 	bl	80058ee <unlock_fs>
 8008394:	2301      	movs	r3, #1
 8008396:	e13e      	b.n	8008616 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	69ba      	ldr	r2, [r7, #24]
 800839c:	621a      	str	r2, [r3, #32]
 800839e:	e131      	b.n	8008604 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	68db      	ldr	r3, [r3, #12]
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	429a      	cmp	r2, r3
 80083a8:	d908      	bls.n	80083bc <f_lseek+0x244>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	7d1b      	ldrb	r3, [r3, #20]
 80083ae:	f003 0302 	and.w	r3, r3, #2
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d102      	bne.n	80083bc <f_lseek+0x244>
			ofs = fp->obj.objsize;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	699b      	ldr	r3, [r3, #24]
 80083c0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80083c2:	2300      	movs	r3, #0
 80083c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083ca:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	f000 80c0 	beq.w	8008554 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	895b      	ldrh	r3, [r3, #10]
 80083d8:	025b      	lsls	r3, r3, #9
 80083da:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80083dc:	6a3b      	ldr	r3, [r7, #32]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d01b      	beq.n	800841a <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	1e5a      	subs	r2, r3, #1
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80083ec:	6a3b      	ldr	r3, [r7, #32]
 80083ee:	1e59      	subs	r1, r3, #1
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d30f      	bcc.n	800841a <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80083fa:	6a3b      	ldr	r3, [r7, #32]
 80083fc:	1e5a      	subs	r2, r3, #1
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	425b      	negs	r3, r3
 8008402:	401a      	ands	r2, r3
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	699b      	ldr	r3, [r3, #24]
 800840c:	683a      	ldr	r2, [r7, #0]
 800840e:	1ad3      	subs	r3, r2, r3
 8008410:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	69db      	ldr	r3, [r3, #28]
 8008416:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008418:	e02c      	b.n	8008474 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8008420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008422:	2b00      	cmp	r3, #0
 8008424:	d123      	bne.n	800846e <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2100      	movs	r1, #0
 800842a:	4618      	mov	r0, r3
 800842c:	f7fd fedb 	bl	80061e6 <create_chain>
 8008430:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008434:	2b01      	cmp	r3, #1
 8008436:	d109      	bne.n	800844c <f_lseek+0x2d4>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2202      	movs	r2, #2
 800843c:	755a      	strb	r2, [r3, #21]
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	2102      	movs	r1, #2
 8008442:	4618      	mov	r0, r3
 8008444:	f7fd fa53 	bl	80058ee <unlock_fs>
 8008448:	2302      	movs	r3, #2
 800844a:	e0e4      	b.n	8008616 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800844c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800844e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008452:	d109      	bne.n	8008468 <f_lseek+0x2f0>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	755a      	strb	r2, [r3, #21]
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	2101      	movs	r1, #1
 800845e:	4618      	mov	r0, r3
 8008460:	f7fd fa45 	bl	80058ee <unlock_fs>
 8008464:	2301      	movs	r3, #1
 8008466:	e0d6      	b.n	8008616 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800846c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008472:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8008474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008476:	2b00      	cmp	r3, #0
 8008478:	d06c      	beq.n	8008554 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800847a:	e044      	b.n	8008506 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	1ad3      	subs	r3, r2, r3
 8008482:	603b      	str	r3, [r7, #0]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	699a      	ldr	r2, [r3, #24]
 8008488:	69fb      	ldr	r3, [r7, #28]
 800848a:	441a      	add	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	7d1b      	ldrb	r3, [r3, #20]
 8008494:	f003 0302 	and.w	r3, r3, #2
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00b      	beq.n	80084b4 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80084a0:	4618      	mov	r0, r3
 80084a2:	f7fd fea0 	bl	80061e6 <create_chain>
 80084a6:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80084a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d108      	bne.n	80084c0 <f_lseek+0x348>
							ofs = 0; break;
 80084ae:	2300      	movs	r3, #0
 80084b0:	603b      	str	r3, [r7, #0]
 80084b2:	e02c      	b.n	800850e <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7fd fc9e 	bl	8005dfa <get_fat>
 80084be:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80084c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c6:	d109      	bne.n	80084dc <f_lseek+0x364>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	755a      	strb	r2, [r3, #21]
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	2101      	movs	r1, #1
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7fd fa0b 	bl	80058ee <unlock_fs>
 80084d8:	2301      	movs	r3, #1
 80084da:	e09c      	b.n	8008616 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80084dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d904      	bls.n	80084ec <f_lseek+0x374>
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	69db      	ldr	r3, [r3, #28]
 80084e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d309      	bcc.n	8008500 <f_lseek+0x388>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2202      	movs	r2, #2
 80084f0:	755a      	strb	r2, [r3, #21]
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	2102      	movs	r1, #2
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7fd f9f9 	bl	80058ee <unlock_fs>
 80084fc:	2302      	movs	r3, #2
 80084fe:	e08a      	b.n	8008616 <f_lseek+0x49e>
					fp->clust = clst;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008504:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8008506:	683a      	ldr	r2, [r7, #0]
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	429a      	cmp	r2, r3
 800850c:	d8b6      	bhi.n	800847c <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	699a      	ldr	r2, [r3, #24]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	441a      	add	r2, r3
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008520:	2b00      	cmp	r3, #0
 8008522:	d017      	beq.n	8008554 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008528:	4618      	mov	r0, r3
 800852a:	f7fd fc47 	bl	8005dbc <clust2sect>
 800852e:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8008530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008532:	2b00      	cmp	r3, #0
 8008534:	d109      	bne.n	800854a <f_lseek+0x3d2>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2202      	movs	r2, #2
 800853a:	755a      	strb	r2, [r3, #21]
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	2102      	movs	r1, #2
 8008540:	4618      	mov	r0, r3
 8008542:	f7fd f9d4 	bl	80058ee <unlock_fs>
 8008546:	2302      	movs	r3, #2
 8008548:	e065      	b.n	8008616 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	0a5b      	lsrs	r3, r3, #9
 800854e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008550:	4413      	add	r3, r2
 8008552:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	699a      	ldr	r2, [r3, #24]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	68db      	ldr	r3, [r3, #12]
 800855c:	429a      	cmp	r2, r3
 800855e:	d90a      	bls.n	8008576 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	699a      	ldr	r2, [r3, #24]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	7d1b      	ldrb	r3, [r3, #20]
 800856c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008570:	b2da      	uxtb	r2, r3
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800857e:	2b00      	cmp	r3, #0
 8008580:	d040      	beq.n	8008604 <f_lseek+0x48c>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008588:	429a      	cmp	r2, r3
 800858a:	d03b      	beq.n	8008604 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	7d1b      	ldrb	r3, [r3, #20]
 8008590:	b25b      	sxtb	r3, r3
 8008592:	2b00      	cmp	r3, #0
 8008594:	da1d      	bge.n	80085d2 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	7858      	ldrb	r0, [r3, #1]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6a1a      	ldr	r2, [r3, #32]
 80085a4:	2301      	movs	r3, #1
 80085a6:	f7fd f84d 	bl	8005644 <disk_write>
 80085aa:	4603      	mov	r3, r0
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d009      	beq.n	80085c4 <f_lseek+0x44c>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	755a      	strb	r2, [r3, #21]
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	2101      	movs	r1, #1
 80085ba:	4618      	mov	r0, r3
 80085bc:	f7fd f997 	bl	80058ee <unlock_fs>
 80085c0:	2301      	movs	r3, #1
 80085c2:	e028      	b.n	8008616 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	7d1b      	ldrb	r3, [r3, #20]
 80085c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085cc:	b2da      	uxtb	r2, r3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	7858      	ldrb	r0, [r3, #1]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80085dc:	2301      	movs	r3, #1
 80085de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80085e0:	f7fd f810 	bl	8005604 <disk_read>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d009      	beq.n	80085fe <f_lseek+0x486>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2201      	movs	r2, #1
 80085ee:	755a      	strb	r2, [r3, #21]
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	2101      	movs	r1, #1
 80085f4:	4618      	mov	r0, r3
 80085f6:	f7fd f97a 	bl	80058ee <unlock_fs>
 80085fa:	2301      	movs	r3, #1
 80085fc:	e00b      	b.n	8008616 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008602:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800860a:	4611      	mov	r1, r2
 800860c:	4618      	mov	r0, r3
 800860e:	f7fd f96e 	bl	80058ee <unlock_fs>
 8008612:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8008616:	4618      	mov	r0, r3
 8008618:	3740      	adds	r7, #64	@ 0x40
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
	...

08008620 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008620:	b480      	push	{r7}
 8008622:	b087      	sub	sp, #28
 8008624:	af00      	add	r7, sp, #0
 8008626:	60f8      	str	r0, [r7, #12]
 8008628:	60b9      	str	r1, [r7, #8]
 800862a:	4613      	mov	r3, r2
 800862c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800862e:	2301      	movs	r3, #1
 8008630:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008632:	2300      	movs	r3, #0
 8008634:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008636:	4b1f      	ldr	r3, [pc, #124]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 8008638:	7a5b      	ldrb	r3, [r3, #9]
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b00      	cmp	r3, #0
 800863e:	d131      	bne.n	80086a4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008640:	4b1c      	ldr	r3, [pc, #112]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 8008642:	7a5b      	ldrb	r3, [r3, #9]
 8008644:	b2db      	uxtb	r3, r3
 8008646:	461a      	mov	r2, r3
 8008648:	4b1a      	ldr	r3, [pc, #104]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 800864a:	2100      	movs	r1, #0
 800864c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800864e:	4b19      	ldr	r3, [pc, #100]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 8008650:	7a5b      	ldrb	r3, [r3, #9]
 8008652:	b2db      	uxtb	r3, r3
 8008654:	4a17      	ldr	r2, [pc, #92]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 8008656:	009b      	lsls	r3, r3, #2
 8008658:	4413      	add	r3, r2
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800865e:	4b15      	ldr	r3, [pc, #84]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 8008660:	7a5b      	ldrb	r3, [r3, #9]
 8008662:	b2db      	uxtb	r3, r3
 8008664:	461a      	mov	r2, r3
 8008666:	4b13      	ldr	r3, [pc, #76]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 8008668:	4413      	add	r3, r2
 800866a:	79fa      	ldrb	r2, [r7, #7]
 800866c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800866e:	4b11      	ldr	r3, [pc, #68]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 8008670:	7a5b      	ldrb	r3, [r3, #9]
 8008672:	b2db      	uxtb	r3, r3
 8008674:	1c5a      	adds	r2, r3, #1
 8008676:	b2d1      	uxtb	r1, r2
 8008678:	4a0e      	ldr	r2, [pc, #56]	@ (80086b4 <FATFS_LinkDriverEx+0x94>)
 800867a:	7251      	strb	r1, [r2, #9]
 800867c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800867e:	7dbb      	ldrb	r3, [r7, #22]
 8008680:	3330      	adds	r3, #48	@ 0x30
 8008682:	b2da      	uxtb	r2, r3
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	3301      	adds	r3, #1
 800868c:	223a      	movs	r2, #58	@ 0x3a
 800868e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	3302      	adds	r3, #2
 8008694:	222f      	movs	r2, #47	@ 0x2f
 8008696:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	3303      	adds	r3, #3
 800869c:	2200      	movs	r2, #0
 800869e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80086a0:	2300      	movs	r3, #0
 80086a2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80086a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	371c      	adds	r7, #28
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	2000082c 	.word	0x2000082c

080086b8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80086c2:	2200      	movs	r2, #0
 80086c4:	6839      	ldr	r1, [r7, #0]
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f7ff ffaa 	bl	8008620 <FATFS_LinkDriverEx>
 80086cc:	4603      	mov	r3, r0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3708      	adds	r7, #8
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
	...

080086d8 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
 80086e0:	460b      	mov	r3, r1
 80086e2:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 80086e4:	2300      	movs	r3, #0
 80086e6:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 80086e8:	2301      	movs	r3, #1
 80086ea:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 80086ec:	4b15      	ldr	r3, [pc, #84]	@ (8008744 <FATFS_UnLinkDriverEx+0x6c>)
 80086ee:	7a5b      	ldrb	r3, [r3, #9]
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d01e      	beq.n	8008734 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	3b30      	subs	r3, #48	@ 0x30
 80086fc:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 80086fe:	7bbb      	ldrb	r3, [r7, #14]
 8008700:	4a10      	ldr	r2, [pc, #64]	@ (8008744 <FATFS_UnLinkDriverEx+0x6c>)
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	4413      	add	r3, r2
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d013      	beq.n	8008734 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 800870c:	7bbb      	ldrb	r3, [r7, #14]
 800870e:	4a0d      	ldr	r2, [pc, #52]	@ (8008744 <FATFS_UnLinkDriverEx+0x6c>)
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	4413      	add	r3, r2
 8008714:	2200      	movs	r2, #0
 8008716:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8008718:	7bbb      	ldrb	r3, [r7, #14]
 800871a:	4a0a      	ldr	r2, [pc, #40]	@ (8008744 <FATFS_UnLinkDriverEx+0x6c>)
 800871c:	4413      	add	r3, r2
 800871e:	2200      	movs	r2, #0
 8008720:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8008722:	4b08      	ldr	r3, [pc, #32]	@ (8008744 <FATFS_UnLinkDriverEx+0x6c>)
 8008724:	7a5b      	ldrb	r3, [r3, #9]
 8008726:	b2db      	uxtb	r3, r3
 8008728:	3b01      	subs	r3, #1
 800872a:	b2da      	uxtb	r2, r3
 800872c:	4b05      	ldr	r3, [pc, #20]	@ (8008744 <FATFS_UnLinkDriverEx+0x6c>)
 800872e:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8008730:	2300      	movs	r3, #0
 8008732:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008734:	7bfb      	ldrb	r3, [r7, #15]
}
 8008736:	4618      	mov	r0, r3
 8008738:	3714      	adds	r7, #20
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr
 8008742:	bf00      	nop
 8008744:	2000082c 	.word	0x2000082c

08008748 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8008750:	2100      	movs	r1, #0
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f7ff ffc0 	bl	80086d8 <FATFS_UnLinkDriverEx>
 8008758:	4603      	mov	r3, r0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3708      	adds	r7, #8
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
	...

08008764 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008764:	b480      	push	{r7}
 8008766:	b085      	sub	sp, #20
 8008768:	af00      	add	r7, sp, #0
 800876a:	4603      	mov	r3, r0
 800876c:	6039      	str	r1, [r7, #0]
 800876e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008770:	88fb      	ldrh	r3, [r7, #6]
 8008772:	2b7f      	cmp	r3, #127	@ 0x7f
 8008774:	d802      	bhi.n	800877c <ff_convert+0x18>
		c = chr;
 8008776:	88fb      	ldrh	r3, [r7, #6]
 8008778:	81fb      	strh	r3, [r7, #14]
 800877a:	e025      	b.n	80087c8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d00b      	beq.n	800879a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008782:	88fb      	ldrh	r3, [r7, #6]
 8008784:	2bff      	cmp	r3, #255	@ 0xff
 8008786:	d805      	bhi.n	8008794 <ff_convert+0x30>
 8008788:	88fb      	ldrh	r3, [r7, #6]
 800878a:	3b80      	subs	r3, #128	@ 0x80
 800878c:	4a12      	ldr	r2, [pc, #72]	@ (80087d8 <ff_convert+0x74>)
 800878e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008792:	e000      	b.n	8008796 <ff_convert+0x32>
 8008794:	2300      	movs	r3, #0
 8008796:	81fb      	strh	r3, [r7, #14]
 8008798:	e016      	b.n	80087c8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800879a:	2300      	movs	r3, #0
 800879c:	81fb      	strh	r3, [r7, #14]
 800879e:	e009      	b.n	80087b4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80087a0:	89fb      	ldrh	r3, [r7, #14]
 80087a2:	4a0d      	ldr	r2, [pc, #52]	@ (80087d8 <ff_convert+0x74>)
 80087a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087a8:	88fa      	ldrh	r2, [r7, #6]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d006      	beq.n	80087bc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80087ae:	89fb      	ldrh	r3, [r7, #14]
 80087b0:	3301      	adds	r3, #1
 80087b2:	81fb      	strh	r3, [r7, #14]
 80087b4:	89fb      	ldrh	r3, [r7, #14]
 80087b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80087b8:	d9f2      	bls.n	80087a0 <ff_convert+0x3c>
 80087ba:	e000      	b.n	80087be <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80087bc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80087be:	89fb      	ldrh	r3, [r7, #14]
 80087c0:	3380      	adds	r3, #128	@ 0x80
 80087c2:	b29b      	uxth	r3, r3
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80087c8:	89fb      	ldrh	r3, [r7, #14]
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3714      	adds	r7, #20
 80087ce:	46bd      	mov	sp, r7
 80087d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d4:	4770      	bx	lr
 80087d6:	bf00      	nop
 80087d8:	0800f370 	.word	0x0800f370

080087dc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80087dc:	b480      	push	{r7}
 80087de:	b087      	sub	sp, #28
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	4603      	mov	r3, r0
 80087e4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80087e6:	88fb      	ldrh	r3, [r7, #6]
 80087e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ec:	d201      	bcs.n	80087f2 <ff_wtoupper+0x16>
 80087ee:	4b3e      	ldr	r3, [pc, #248]	@ (80088e8 <ff_wtoupper+0x10c>)
 80087f0:	e000      	b.n	80087f4 <ff_wtoupper+0x18>
 80087f2:	4b3e      	ldr	r3, [pc, #248]	@ (80088ec <ff_wtoupper+0x110>)
 80087f4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	1c9a      	adds	r2, r3, #2
 80087fa:	617a      	str	r2, [r7, #20]
 80087fc:	881b      	ldrh	r3, [r3, #0]
 80087fe:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8008800:	8a7b      	ldrh	r3, [r7, #18]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d068      	beq.n	80088d8 <ff_wtoupper+0xfc>
 8008806:	88fa      	ldrh	r2, [r7, #6]
 8008808:	8a7b      	ldrh	r3, [r7, #18]
 800880a:	429a      	cmp	r2, r3
 800880c:	d364      	bcc.n	80088d8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	1c9a      	adds	r2, r3, #2
 8008812:	617a      	str	r2, [r7, #20]
 8008814:	881b      	ldrh	r3, [r3, #0]
 8008816:	823b      	strh	r3, [r7, #16]
 8008818:	8a3b      	ldrh	r3, [r7, #16]
 800881a:	0a1b      	lsrs	r3, r3, #8
 800881c:	81fb      	strh	r3, [r7, #14]
 800881e:	8a3b      	ldrh	r3, [r7, #16]
 8008820:	b2db      	uxtb	r3, r3
 8008822:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008824:	88fa      	ldrh	r2, [r7, #6]
 8008826:	8a79      	ldrh	r1, [r7, #18]
 8008828:	8a3b      	ldrh	r3, [r7, #16]
 800882a:	440b      	add	r3, r1
 800882c:	429a      	cmp	r2, r3
 800882e:	da49      	bge.n	80088c4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8008830:	89fb      	ldrh	r3, [r7, #14]
 8008832:	2b08      	cmp	r3, #8
 8008834:	d84f      	bhi.n	80088d6 <ff_wtoupper+0xfa>
 8008836:	a201      	add	r2, pc, #4	@ (adr r2, 800883c <ff_wtoupper+0x60>)
 8008838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800883c:	08008861 	.word	0x08008861
 8008840:	08008873 	.word	0x08008873
 8008844:	08008889 	.word	0x08008889
 8008848:	08008891 	.word	0x08008891
 800884c:	08008899 	.word	0x08008899
 8008850:	080088a1 	.word	0x080088a1
 8008854:	080088a9 	.word	0x080088a9
 8008858:	080088b1 	.word	0x080088b1
 800885c:	080088b9 	.word	0x080088b9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008860:	88fa      	ldrh	r2, [r7, #6]
 8008862:	8a7b      	ldrh	r3, [r7, #18]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	005b      	lsls	r3, r3, #1
 8008868:	697a      	ldr	r2, [r7, #20]
 800886a:	4413      	add	r3, r2
 800886c:	881b      	ldrh	r3, [r3, #0]
 800886e:	80fb      	strh	r3, [r7, #6]
 8008870:	e027      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8008872:	88fa      	ldrh	r2, [r7, #6]
 8008874:	8a7b      	ldrh	r3, [r7, #18]
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	b29b      	uxth	r3, r3
 800887a:	f003 0301 	and.w	r3, r3, #1
 800887e:	b29b      	uxth	r3, r3
 8008880:	88fa      	ldrh	r2, [r7, #6]
 8008882:	1ad3      	subs	r3, r2, r3
 8008884:	80fb      	strh	r3, [r7, #6]
 8008886:	e01c      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8008888:	88fb      	ldrh	r3, [r7, #6]
 800888a:	3b10      	subs	r3, #16
 800888c:	80fb      	strh	r3, [r7, #6]
 800888e:	e018      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8008890:	88fb      	ldrh	r3, [r7, #6]
 8008892:	3b20      	subs	r3, #32
 8008894:	80fb      	strh	r3, [r7, #6]
 8008896:	e014      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8008898:	88fb      	ldrh	r3, [r7, #6]
 800889a:	3b30      	subs	r3, #48	@ 0x30
 800889c:	80fb      	strh	r3, [r7, #6]
 800889e:	e010      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80088a0:	88fb      	ldrh	r3, [r7, #6]
 80088a2:	3b1a      	subs	r3, #26
 80088a4:	80fb      	strh	r3, [r7, #6]
 80088a6:	e00c      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80088a8:	88fb      	ldrh	r3, [r7, #6]
 80088aa:	3308      	adds	r3, #8
 80088ac:	80fb      	strh	r3, [r7, #6]
 80088ae:	e008      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80088b0:	88fb      	ldrh	r3, [r7, #6]
 80088b2:	3b50      	subs	r3, #80	@ 0x50
 80088b4:	80fb      	strh	r3, [r7, #6]
 80088b6:	e004      	b.n	80088c2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80088b8:	88fb      	ldrh	r3, [r7, #6]
 80088ba:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80088be:	80fb      	strh	r3, [r7, #6]
 80088c0:	bf00      	nop
			}
			break;
 80088c2:	e008      	b.n	80088d6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80088c4:	89fb      	ldrh	r3, [r7, #14]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d195      	bne.n	80087f6 <ff_wtoupper+0x1a>
 80088ca:	8a3b      	ldrh	r3, [r7, #16]
 80088cc:	005b      	lsls	r3, r3, #1
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	4413      	add	r3, r2
 80088d2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80088d4:	e78f      	b.n	80087f6 <ff_wtoupper+0x1a>
			break;
 80088d6:	bf00      	nop
	}

	return chr;
 80088d8:	88fb      	ldrh	r3, [r7, #6]
}
 80088da:	4618      	mov	r0, r3
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	0800f470 	.word	0x0800f470
 80088ec:	0800f664 	.word	0x0800f664

080088f0 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	4603      	mov	r3, r0
 80088f8:	6039      	str	r1, [r7, #0]
 80088fa:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80088fc:	2200      	movs	r2, #0
 80088fe:	2101      	movs	r1, #1
 8008900:	2001      	movs	r0, #1
 8008902:	f000 fa9c 	bl	8008e3e <osSemaphoreNew>
 8008906:	4602      	mov	r2, r0
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2b00      	cmp	r3, #0
 8008912:	bf14      	ite	ne
 8008914:	2301      	movne	r3, #1
 8008916:	2300      	moveq	r3, #0
 8008918:	b2db      	uxtb	r3, r3
 800891a:	60fb      	str	r3, [r7, #12]

    return ret;
 800891c:	68fb      	ldr	r3, [r7, #12]
}
 800891e:	4618      	mov	r0, r3
 8008920:	3710      	adds	r7, #16
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8008926:	b580      	push	{r7, lr}
 8008928:	b082      	sub	sp, #8
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f000 fba4 	bl	800907c <osSemaphoreDelete>
#endif
    return 1;
 8008934:	2301      	movs	r3, #1
}
 8008936:	4618      	mov	r0, r3
 8008938:	3708      	adds	r7, #8
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b084      	sub	sp, #16
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8008946:	2300      	movs	r3, #0
 8008948:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800894a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 fafe 	bl	8008f50 <osSemaphoreAcquire>
 8008954:	4603      	mov	r3, r0
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800895a:	2301      	movs	r3, #1
 800895c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800895e:	68fb      	ldr	r3, [r7, #12]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fb3f 	bl	8008ff4 <osSemaphoreRelease>
#endif
}
 8008976:	bf00      	nop
 8008978:	3708      	adds	r7, #8
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}

0800897e <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800897e:	b580      	push	{r7, lr}
 8008980:	b082      	sub	sp, #8
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f003 fb30 	bl	800bfec <pvPortMalloc>
 800898c:	4603      	mov	r3, r0
}
 800898e:	4618      	mov	r0, r3
 8008990:	3708      	adds	r7, #8
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}

08008996 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b082      	sub	sp, #8
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f003 fbf2 	bl	800c188 <vPortFree>
}
 80089a4:	bf00      	nop
 80089a6:	3708      	adds	r7, #8
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <__NVIC_SetPriority>:
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	4603      	mov	r3, r0
 80089b4:	6039      	str	r1, [r7, #0]
 80089b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	db0a      	blt.n	80089d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	b2da      	uxtb	r2, r3
 80089c4:	490c      	ldr	r1, [pc, #48]	@ (80089f8 <__NVIC_SetPriority+0x4c>)
 80089c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089ca:	0112      	lsls	r2, r2, #4
 80089cc:	b2d2      	uxtb	r2, r2
 80089ce:	440b      	add	r3, r1
 80089d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80089d4:	e00a      	b.n	80089ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	b2da      	uxtb	r2, r3
 80089da:	4908      	ldr	r1, [pc, #32]	@ (80089fc <__NVIC_SetPriority+0x50>)
 80089dc:	79fb      	ldrb	r3, [r7, #7]
 80089de:	f003 030f 	and.w	r3, r3, #15
 80089e2:	3b04      	subs	r3, #4
 80089e4:	0112      	lsls	r2, r2, #4
 80089e6:	b2d2      	uxtb	r2, r2
 80089e8:	440b      	add	r3, r1
 80089ea:	761a      	strb	r2, [r3, #24]
}
 80089ec:	bf00      	nop
 80089ee:	370c      	adds	r7, #12
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr
 80089f8:	e000e100 	.word	0xe000e100
 80089fc:	e000ed00 	.word	0xe000ed00

08008a00 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008a00:	b580      	push	{r7, lr}
 8008a02:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008a04:	4b05      	ldr	r3, [pc, #20]	@ (8008a1c <SysTick_Handler+0x1c>)
 8008a06:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008a08:	f002 fb62 	bl	800b0d0 <xTaskGetSchedulerState>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d001      	beq.n	8008a16 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008a12:	f003 fa59 	bl	800bec8 <xPortSysTickHandler>
  }
}
 8008a16:	bf00      	nop
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	e000e010 	.word	0xe000e010

08008a20 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008a20:	b580      	push	{r7, lr}
 8008a22:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008a24:	2100      	movs	r1, #0
 8008a26:	f06f 0004 	mvn.w	r0, #4
 8008a2a:	f7ff ffbf 	bl	80089ac <__NVIC_SetPriority>
#endif
}
 8008a2e:	bf00      	nop
 8008a30:	bd80      	pop	{r7, pc}
	...

08008a34 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a3a:	f3ef 8305 	mrs	r3, IPSR
 8008a3e:	603b      	str	r3, [r7, #0]
  return(result);
 8008a40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d003      	beq.n	8008a4e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008a46:	f06f 0305 	mvn.w	r3, #5
 8008a4a:	607b      	str	r3, [r7, #4]
 8008a4c:	e00c      	b.n	8008a68 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8008a78 <osKernelInitialize+0x44>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d105      	bne.n	8008a62 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008a56:	4b08      	ldr	r3, [pc, #32]	@ (8008a78 <osKernelInitialize+0x44>)
 8008a58:	2201      	movs	r2, #1
 8008a5a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	607b      	str	r3, [r7, #4]
 8008a60:	e002      	b.n	8008a68 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008a62:	f04f 33ff 	mov.w	r3, #4294967295
 8008a66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a68:	687b      	ldr	r3, [r7, #4]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	370c      	adds	r7, #12
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	20000838 	.word	0x20000838

08008a7c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b082      	sub	sp, #8
 8008a80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a82:	f3ef 8305 	mrs	r3, IPSR
 8008a86:	603b      	str	r3, [r7, #0]
  return(result);
 8008a88:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d003      	beq.n	8008a96 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008a8e:	f06f 0305 	mvn.w	r3, #5
 8008a92:	607b      	str	r3, [r7, #4]
 8008a94:	e010      	b.n	8008ab8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008a96:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac4 <osKernelStart+0x48>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	d109      	bne.n	8008ab2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008a9e:	f7ff ffbf 	bl	8008a20 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008aa2:	4b08      	ldr	r3, [pc, #32]	@ (8008ac4 <osKernelStart+0x48>)
 8008aa4:	2202      	movs	r2, #2
 8008aa6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008aa8:	f001 feb4 	bl	800a814 <vTaskStartScheduler>
      stat = osOK;
 8008aac:	2300      	movs	r3, #0
 8008aae:	607b      	str	r3, [r7, #4]
 8008ab0:	e002      	b.n	8008ab8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008ab8:	687b      	ldr	r3, [r7, #4]
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3708      	adds	r7, #8
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
 8008ac2:	bf00      	nop
 8008ac4:	20000838 	.word	0x20000838

08008ac8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b08e      	sub	sp, #56	@ 0x38
 8008acc:	af04      	add	r7, sp, #16
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ad8:	f3ef 8305 	mrs	r3, IPSR
 8008adc:	617b      	str	r3, [r7, #20]
  return(result);
 8008ade:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d17e      	bne.n	8008be2 <osThreadNew+0x11a>
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d07b      	beq.n	8008be2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008aea:	2380      	movs	r3, #128	@ 0x80
 8008aec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008aee:	2318      	movs	r3, #24
 8008af0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008af2:	2300      	movs	r3, #0
 8008af4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008af6:	f04f 33ff 	mov.w	r3, #4294967295
 8008afa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d045      	beq.n	8008b8e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d002      	beq.n	8008b10 <osThreadNew+0x48>
        name = attr->name;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	699b      	ldr	r3, [r3, #24]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d002      	beq.n	8008b1e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	699b      	ldr	r3, [r3, #24]
 8008b1c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d008      	beq.n	8008b36 <osThreadNew+0x6e>
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	2b38      	cmp	r3, #56	@ 0x38
 8008b28:	d805      	bhi.n	8008b36 <osThreadNew+0x6e>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	f003 0301 	and.w	r3, r3, #1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d001      	beq.n	8008b3a <osThreadNew+0x72>
        return (NULL);
 8008b36:	2300      	movs	r3, #0
 8008b38:	e054      	b.n	8008be4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d003      	beq.n	8008b4a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	695b      	ldr	r3, [r3, #20]
 8008b46:	089b      	lsrs	r3, r3, #2
 8008b48:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00e      	beq.n	8008b70 <osThreadNew+0xa8>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	2b5b      	cmp	r3, #91	@ 0x5b
 8008b58:	d90a      	bls.n	8008b70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d006      	beq.n	8008b70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	695b      	ldr	r3, [r3, #20]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d002      	beq.n	8008b70 <osThreadNew+0xa8>
        mem = 1;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	61bb      	str	r3, [r7, #24]
 8008b6e:	e010      	b.n	8008b92 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d10c      	bne.n	8008b92 <osThreadNew+0xca>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d108      	bne.n	8008b92 <osThreadNew+0xca>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d104      	bne.n	8008b92 <osThreadNew+0xca>
          mem = 0;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	61bb      	str	r3, [r7, #24]
 8008b8c:	e001      	b.n	8008b92 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008b92:	69bb      	ldr	r3, [r7, #24]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d110      	bne.n	8008bba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ba0:	9202      	str	r2, [sp, #8]
 8008ba2:	9301      	str	r3, [sp, #4]
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	9300      	str	r3, [sp, #0]
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	6a3a      	ldr	r2, [r7, #32]
 8008bac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008bae:	68f8      	ldr	r0, [r7, #12]
 8008bb0:	f001 fc54 	bl	800a45c <xTaskCreateStatic>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	613b      	str	r3, [r7, #16]
 8008bb8:	e013      	b.n	8008be2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d110      	bne.n	8008be2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008bc0:	6a3b      	ldr	r3, [r7, #32]
 8008bc2:	b29a      	uxth	r2, r3
 8008bc4:	f107 0310 	add.w	r3, r7, #16
 8008bc8:	9301      	str	r3, [sp, #4]
 8008bca:	69fb      	ldr	r3, [r7, #28]
 8008bcc:	9300      	str	r3, [sp, #0]
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f001 fca2 	bl	800a51c <xTaskCreate>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	d001      	beq.n	8008be2 <osThreadNew+0x11a>
            hTask = NULL;
 8008bde:	2300      	movs	r3, #0
 8008be0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008be2:	693b      	ldr	r3, [r7, #16]
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3728      	adds	r7, #40	@ 0x28
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bf4:	f3ef 8305 	mrs	r3, IPSR
 8008bf8:	60bb      	str	r3, [r7, #8]
  return(result);
 8008bfa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d003      	beq.n	8008c08 <osDelay+0x1c>
    stat = osErrorISR;
 8008c00:	f06f 0305 	mvn.w	r3, #5
 8008c04:	60fb      	str	r3, [r7, #12]
 8008c06:	e007      	b.n	8008c18 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d002      	beq.n	8008c18 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f001 fdc8 	bl	800a7a8 <vTaskDelay>
    }
  }

  return (stat);
 8008c18:	68fb      	ldr	r3, [r7, #12]
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3710      	adds	r7, #16
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}

08008c22 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008c22:	b580      	push	{r7, lr}
 8008c24:	b088      	sub	sp, #32
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c2e:	f3ef 8305 	mrs	r3, IPSR
 8008c32:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c34:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d174      	bne.n	8008d24 <osMutexNew+0x102>
    if (attr != NULL) {
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d003      	beq.n	8008c48 <osMutexNew+0x26>
      type = attr->attr_bits;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	61bb      	str	r3, [r7, #24]
 8008c46:	e001      	b.n	8008c4c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	f003 0301 	and.w	r3, r3, #1
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d002      	beq.n	8008c5c <osMutexNew+0x3a>
      rmtx = 1U;
 8008c56:	2301      	movs	r3, #1
 8008c58:	617b      	str	r3, [r7, #20]
 8008c5a:	e001      	b.n	8008c60 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008c60:	69bb      	ldr	r3, [r7, #24]
 8008c62:	f003 0308 	and.w	r3, r3, #8
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d15c      	bne.n	8008d24 <osMutexNew+0x102>
      mem = -1;
 8008c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c6e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d015      	beq.n	8008ca2 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d006      	beq.n	8008c8c <osMutexNew+0x6a>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	68db      	ldr	r3, [r3, #12]
 8008c82:	2b4f      	cmp	r3, #79	@ 0x4f
 8008c84:	d902      	bls.n	8008c8c <osMutexNew+0x6a>
          mem = 1;
 8008c86:	2301      	movs	r3, #1
 8008c88:	613b      	str	r3, [r7, #16]
 8008c8a:	e00c      	b.n	8008ca6 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d108      	bne.n	8008ca6 <osMutexNew+0x84>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	68db      	ldr	r3, [r3, #12]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d104      	bne.n	8008ca6 <osMutexNew+0x84>
            mem = 0;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	613b      	str	r3, [r7, #16]
 8008ca0:	e001      	b.n	8008ca6 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d112      	bne.n	8008cd2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d007      	beq.n	8008cc2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	2004      	movs	r0, #4
 8008cba:	f000 fc62 	bl	8009582 <xQueueCreateMutexStatic>
 8008cbe:	61f8      	str	r0, [r7, #28]
 8008cc0:	e016      	b.n	8008cf0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	2001      	movs	r0, #1
 8008cca:	f000 fc5a 	bl	8009582 <xQueueCreateMutexStatic>
 8008cce:	61f8      	str	r0, [r7, #28]
 8008cd0:	e00e      	b.n	8008cf0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d10b      	bne.n	8008cf0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d004      	beq.n	8008ce8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008cde:	2004      	movs	r0, #4
 8008ce0:	f000 fc37 	bl	8009552 <xQueueCreateMutex>
 8008ce4:	61f8      	str	r0, [r7, #28]
 8008ce6:	e003      	b.n	8008cf0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8008ce8:	2001      	movs	r0, #1
 8008cea:	f000 fc32 	bl	8009552 <xQueueCreateMutex>
 8008cee:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00c      	beq.n	8008d10 <osMutexNew+0xee>
        if (attr != NULL) {
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d003      	beq.n	8008d04 <osMutexNew+0xe2>
          name = attr->name;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	60fb      	str	r3, [r7, #12]
 8008d02:	e001      	b.n	8008d08 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8008d04:	2300      	movs	r3, #0
 8008d06:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8008d08:	68f9      	ldr	r1, [r7, #12]
 8008d0a:	69f8      	ldr	r0, [r7, #28]
 8008d0c:	f001 fb1e 	bl	800a34c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d006      	beq.n	8008d24 <osMutexNew+0x102>
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d003      	beq.n	8008d24 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	f043 0301 	orr.w	r3, r3, #1
 8008d22:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8008d24:	69fb      	ldr	r3, [r7, #28]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3720      	adds	r7, #32
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b086      	sub	sp, #24
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
 8008d36:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f023 0301 	bic.w	r3, r3, #1
 8008d3e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f003 0301 	and.w	r3, r3, #1
 8008d46:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d4c:	f3ef 8305 	mrs	r3, IPSR
 8008d50:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d52:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d003      	beq.n	8008d60 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8008d58:	f06f 0305 	mvn.w	r3, #5
 8008d5c:	617b      	str	r3, [r7, #20]
 8008d5e:	e02c      	b.n	8008dba <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d103      	bne.n	8008d6e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8008d66:	f06f 0303 	mvn.w	r3, #3
 8008d6a:	617b      	str	r3, [r7, #20]
 8008d6c:	e025      	b.n	8008dba <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d011      	beq.n	8008d98 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8008d74:	6839      	ldr	r1, [r7, #0]
 8008d76:	6938      	ldr	r0, [r7, #16]
 8008d78:	f000 fc53 	bl	8009622 <xQueueTakeMutexRecursive>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d01b      	beq.n	8008dba <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d003      	beq.n	8008d90 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8008d88:	f06f 0301 	mvn.w	r3, #1
 8008d8c:	617b      	str	r3, [r7, #20]
 8008d8e:	e014      	b.n	8008dba <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008d90:	f06f 0302 	mvn.w	r3, #2
 8008d94:	617b      	str	r3, [r7, #20]
 8008d96:	e010      	b.n	8008dba <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8008d98:	6839      	ldr	r1, [r7, #0]
 8008d9a:	6938      	ldr	r0, [r7, #16]
 8008d9c:	f000 fff8 	bl	8009d90 <xQueueSemaphoreTake>
 8008da0:	4603      	mov	r3, r0
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d009      	beq.n	8008dba <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d003      	beq.n	8008db4 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8008dac:	f06f 0301 	mvn.w	r3, #1
 8008db0:	617b      	str	r3, [r7, #20]
 8008db2:	e002      	b.n	8008dba <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008db4:	f06f 0302 	mvn.w	r3, #2
 8008db8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8008dba:	697b      	ldr	r3, [r7, #20]
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3718      	adds	r7, #24
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b086      	sub	sp, #24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f023 0301 	bic.w	r3, r3, #1
 8008dd2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f003 0301 	and.w	r3, r3, #1
 8008dda:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008de0:	f3ef 8305 	mrs	r3, IPSR
 8008de4:	60bb      	str	r3, [r7, #8]
  return(result);
 8008de6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d003      	beq.n	8008df4 <osMutexRelease+0x30>
    stat = osErrorISR;
 8008dec:	f06f 0305 	mvn.w	r3, #5
 8008df0:	617b      	str	r3, [r7, #20]
 8008df2:	e01f      	b.n	8008e34 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d103      	bne.n	8008e02 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8008dfa:	f06f 0303 	mvn.w	r3, #3
 8008dfe:	617b      	str	r3, [r7, #20]
 8008e00:	e018      	b.n	8008e34 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d009      	beq.n	8008e1c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8008e08:	6938      	ldr	r0, [r7, #16]
 8008e0a:	f000 fbd5 	bl	80095b8 <xQueueGiveMutexRecursive>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d00f      	beq.n	8008e34 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008e14:	f06f 0302 	mvn.w	r3, #2
 8008e18:	617b      	str	r3, [r7, #20]
 8008e1a:	e00b      	b.n	8008e34 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	2200      	movs	r2, #0
 8008e20:	2100      	movs	r1, #0
 8008e22:	6938      	ldr	r0, [r7, #16]
 8008e24:	f000 fca2 	bl	800976c <xQueueGenericSend>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d002      	beq.n	8008e34 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008e2e:	f06f 0302 	mvn.w	r3, #2
 8008e32:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008e34:	697b      	ldr	r3, [r7, #20]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3718      	adds	r7, #24
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b08a      	sub	sp, #40	@ 0x28
 8008e42:	af02      	add	r7, sp, #8
 8008e44:	60f8      	str	r0, [r7, #12]
 8008e46:	60b9      	str	r1, [r7, #8]
 8008e48:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e4e:	f3ef 8305 	mrs	r3, IPSR
 8008e52:	613b      	str	r3, [r7, #16]
  return(result);
 8008e54:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d175      	bne.n	8008f46 <osSemaphoreNew+0x108>
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d072      	beq.n	8008f46 <osSemaphoreNew+0x108>
 8008e60:	68ba      	ldr	r2, [r7, #8]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d86e      	bhi.n	8008f46 <osSemaphoreNew+0x108>
    mem = -1;
 8008e68:	f04f 33ff 	mov.w	r3, #4294967295
 8008e6c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d015      	beq.n	8008ea0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	689b      	ldr	r3, [r3, #8]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d006      	beq.n	8008e8a <osSemaphoreNew+0x4c>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	68db      	ldr	r3, [r3, #12]
 8008e80:	2b4f      	cmp	r3, #79	@ 0x4f
 8008e82:	d902      	bls.n	8008e8a <osSemaphoreNew+0x4c>
        mem = 1;
 8008e84:	2301      	movs	r3, #1
 8008e86:	61bb      	str	r3, [r7, #24]
 8008e88:	e00c      	b.n	8008ea4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d108      	bne.n	8008ea4 <osSemaphoreNew+0x66>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d104      	bne.n	8008ea4 <osSemaphoreNew+0x66>
          mem = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	61bb      	str	r3, [r7, #24]
 8008e9e:	e001      	b.n	8008ea4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008ea4:	69bb      	ldr	r3, [r7, #24]
 8008ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eaa:	d04c      	beq.n	8008f46 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d128      	bne.n	8008f04 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008eb2:	69bb      	ldr	r3, [r7, #24]
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d10a      	bne.n	8008ece <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	2203      	movs	r2, #3
 8008ebe:	9200      	str	r2, [sp, #0]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	2001      	movs	r0, #1
 8008ec6:	f000 fa4f 	bl	8009368 <xQueueGenericCreateStatic>
 8008eca:	61f8      	str	r0, [r7, #28]
 8008ecc:	e005      	b.n	8008eda <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008ece:	2203      	movs	r2, #3
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	2001      	movs	r0, #1
 8008ed4:	f000 fac5 	bl	8009462 <xQueueGenericCreate>
 8008ed8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008eda:	69fb      	ldr	r3, [r7, #28]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d022      	beq.n	8008f26 <osSemaphoreNew+0xe8>
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d01f      	beq.n	8008f26 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	2200      	movs	r2, #0
 8008eea:	2100      	movs	r1, #0
 8008eec:	69f8      	ldr	r0, [r7, #28]
 8008eee:	f000 fc3d 	bl	800976c <xQueueGenericSend>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d016      	beq.n	8008f26 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008ef8:	69f8      	ldr	r0, [r7, #28]
 8008efa:	f001 f8db 	bl	800a0b4 <vQueueDelete>
            hSemaphore = NULL;
 8008efe:	2300      	movs	r3, #0
 8008f00:	61fb      	str	r3, [r7, #28]
 8008f02:	e010      	b.n	8008f26 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008f04:	69bb      	ldr	r3, [r7, #24]
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d108      	bne.n	8008f1c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	68b9      	ldr	r1, [r7, #8]
 8008f12:	68f8      	ldr	r0, [r7, #12]
 8008f14:	f000 fbbc 	bl	8009690 <xQueueCreateCountingSemaphoreStatic>
 8008f18:	61f8      	str	r0, [r7, #28]
 8008f1a:	e004      	b.n	8008f26 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008f1c:	68b9      	ldr	r1, [r7, #8]
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f000 fbef 	bl	8009702 <xQueueCreateCountingSemaphore>
 8008f24:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008f26:	69fb      	ldr	r3, [r7, #28]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d00c      	beq.n	8008f46 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d003      	beq.n	8008f3a <osSemaphoreNew+0xfc>
          name = attr->name;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	617b      	str	r3, [r7, #20]
 8008f38:	e001      	b.n	8008f3e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008f3e:	6979      	ldr	r1, [r7, #20]
 8008f40:	69f8      	ldr	r0, [r7, #28]
 8008f42:	f001 fa03 	bl	800a34c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008f46:	69fb      	ldr	r3, [r7, #28]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3720      	adds	r7, #32
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b086      	sub	sp, #24
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d103      	bne.n	8008f70 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008f68:	f06f 0303 	mvn.w	r3, #3
 8008f6c:	617b      	str	r3, [r7, #20]
 8008f6e:	e039      	b.n	8008fe4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f70:	f3ef 8305 	mrs	r3, IPSR
 8008f74:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f76:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d022      	beq.n	8008fc2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d003      	beq.n	8008f8a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008f82:	f06f 0303 	mvn.w	r3, #3
 8008f86:	617b      	str	r3, [r7, #20]
 8008f88:	e02c      	b.n	8008fe4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008f8e:	f107 0308 	add.w	r3, r7, #8
 8008f92:	461a      	mov	r2, r3
 8008f94:	2100      	movs	r1, #0
 8008f96:	6938      	ldr	r0, [r7, #16]
 8008f98:	f001 f80a 	bl	8009fb0 <xQueueReceiveFromISR>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d003      	beq.n	8008faa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008fa2:	f06f 0302 	mvn.w	r3, #2
 8008fa6:	617b      	str	r3, [r7, #20]
 8008fa8:	e01c      	b.n	8008fe4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d019      	beq.n	8008fe4 <osSemaphoreAcquire+0x94>
 8008fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8008ff0 <osSemaphoreAcquire+0xa0>)
 8008fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fb6:	601a      	str	r2, [r3, #0]
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	f3bf 8f6f 	isb	sy
 8008fc0:	e010      	b.n	8008fe4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008fc2:	6839      	ldr	r1, [r7, #0]
 8008fc4:	6938      	ldr	r0, [r7, #16]
 8008fc6:	f000 fee3 	bl	8009d90 <xQueueSemaphoreTake>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d009      	beq.n	8008fe4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d003      	beq.n	8008fde <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008fd6:	f06f 0301 	mvn.w	r3, #1
 8008fda:	617b      	str	r3, [r7, #20]
 8008fdc:	e002      	b.n	8008fe4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008fde:	f06f 0302 	mvn.w	r3, #2
 8008fe2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008fe4:	697b      	ldr	r3, [r7, #20]
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3718      	adds	r7, #24
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	e000ed04 	.word	0xe000ed04

08008ff4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b086      	sub	sp, #24
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009000:	2300      	movs	r3, #0
 8009002:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d103      	bne.n	8009012 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800900a:	f06f 0303 	mvn.w	r3, #3
 800900e:	617b      	str	r3, [r7, #20]
 8009010:	e02c      	b.n	800906c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009012:	f3ef 8305 	mrs	r3, IPSR
 8009016:	60fb      	str	r3, [r7, #12]
  return(result);
 8009018:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800901a:	2b00      	cmp	r3, #0
 800901c:	d01a      	beq.n	8009054 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800901e:	2300      	movs	r3, #0
 8009020:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009022:	f107 0308 	add.w	r3, r7, #8
 8009026:	4619      	mov	r1, r3
 8009028:	6938      	ldr	r0, [r7, #16]
 800902a:	f000 fd3f 	bl	8009aac <xQueueGiveFromISR>
 800902e:	4603      	mov	r3, r0
 8009030:	2b01      	cmp	r3, #1
 8009032:	d003      	beq.n	800903c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009034:	f06f 0302 	mvn.w	r3, #2
 8009038:	617b      	str	r3, [r7, #20]
 800903a:	e017      	b.n	800906c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d014      	beq.n	800906c <osSemaphoreRelease+0x78>
 8009042:	4b0d      	ldr	r3, [pc, #52]	@ (8009078 <osSemaphoreRelease+0x84>)
 8009044:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009048:	601a      	str	r2, [r3, #0]
 800904a:	f3bf 8f4f 	dsb	sy
 800904e:	f3bf 8f6f 	isb	sy
 8009052:	e00b      	b.n	800906c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009054:	2300      	movs	r3, #0
 8009056:	2200      	movs	r2, #0
 8009058:	2100      	movs	r1, #0
 800905a:	6938      	ldr	r0, [r7, #16]
 800905c:	f000 fb86 	bl	800976c <xQueueGenericSend>
 8009060:	4603      	mov	r3, r0
 8009062:	2b01      	cmp	r3, #1
 8009064:	d002      	beq.n	800906c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009066:	f06f 0302 	mvn.w	r3, #2
 800906a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800906c:	697b      	ldr	r3, [r7, #20]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3718      	adds	r7, #24
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	e000ed04 	.word	0xe000ed04

0800907c <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800907c:	b580      	push	{r7, lr}
 800907e:	b086      	sub	sp, #24
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009088:	f3ef 8305 	mrs	r3, IPSR
 800908c:	60fb      	str	r3, [r7, #12]
  return(result);
 800908e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8009090:	2b00      	cmp	r3, #0
 8009092:	d003      	beq.n	800909c <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8009094:	f06f 0305 	mvn.w	r3, #5
 8009098:	617b      	str	r3, [r7, #20]
 800909a:	e00e      	b.n	80090ba <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d103      	bne.n	80090aa <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80090a2:	f06f 0303 	mvn.w	r3, #3
 80090a6:	617b      	str	r3, [r7, #20]
 80090a8:	e007      	b.n	80090ba <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80090aa:	6938      	ldr	r0, [r7, #16]
 80090ac:	f001 f978 	bl	800a3a0 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80090b0:	2300      	movs	r3, #0
 80090b2:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80090b4:	6938      	ldr	r0, [r7, #16]
 80090b6:	f000 fffd 	bl	800a0b4 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80090ba:	697b      	ldr	r3, [r7, #20]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3718      	adds	r7, #24
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	4a07      	ldr	r2, [pc, #28]	@ (80090f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80090d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	4a06      	ldr	r2, [pc, #24]	@ (80090f4 <vApplicationGetIdleTaskMemory+0x30>)
 80090da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2280      	movs	r2, #128	@ 0x80
 80090e0:	601a      	str	r2, [r3, #0]
}
 80090e2:	bf00      	nop
 80090e4:	3714      	adds	r7, #20
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop
 80090f0:	2000083c 	.word	0x2000083c
 80090f4:	20000898 	.word	0x20000898

080090f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80090f8:	b480      	push	{r7}
 80090fa:	b085      	sub	sp, #20
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	60b9      	str	r1, [r7, #8]
 8009102:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	4a07      	ldr	r2, [pc, #28]	@ (8009124 <vApplicationGetTimerTaskMemory+0x2c>)
 8009108:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	4a06      	ldr	r2, [pc, #24]	@ (8009128 <vApplicationGetTimerTaskMemory+0x30>)
 800910e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009116:	601a      	str	r2, [r3, #0]
}
 8009118:	bf00      	nop
 800911a:	3714      	adds	r7, #20
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr
 8009124:	20000a98 	.word	0x20000a98
 8009128:	20000af4 	.word	0x20000af4

0800912c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	f103 0208 	add.w	r2, r3, #8
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f04f 32ff 	mov.w	r2, #4294967295
 8009144:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f103 0208 	add.w	r2, r3, #8
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f103 0208 	add.w	r2, r3, #8
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009160:	bf00      	nop
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800917a:	bf00      	nop
 800917c:	370c      	adds	r7, #12
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr

08009186 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009186:	b480      	push	{r7}
 8009188:	b085      	sub	sp, #20
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
 800918e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	689a      	ldr	r2, [r3, #8]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	683a      	ldr	r2, [r7, #0]
 80091aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	683a      	ldr	r2, [r7, #0]
 80091b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	1c5a      	adds	r2, r3, #1
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	601a      	str	r2, [r3, #0]
}
 80091c2:	bf00      	nop
 80091c4:	3714      	adds	r7, #20
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr

080091ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091ce:	b480      	push	{r7}
 80091d0:	b085      	sub	sp, #20
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	6078      	str	r0, [r7, #4]
 80091d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e4:	d103      	bne.n	80091ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	691b      	ldr	r3, [r3, #16]
 80091ea:	60fb      	str	r3, [r7, #12]
 80091ec:	e00c      	b.n	8009208 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	3308      	adds	r3, #8
 80091f2:	60fb      	str	r3, [r7, #12]
 80091f4:	e002      	b.n	80091fc <vListInsert+0x2e>
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	60fb      	str	r3, [r7, #12]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	68ba      	ldr	r2, [r7, #8]
 8009204:	429a      	cmp	r2, r3
 8009206:	d2f6      	bcs.n	80091f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	685a      	ldr	r2, [r3, #4]
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	683a      	ldr	r2, [r7, #0]
 8009216:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	683a      	ldr	r2, [r7, #0]
 8009222:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	687a      	ldr	r2, [r7, #4]
 8009228:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	1c5a      	adds	r2, r3, #1
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	601a      	str	r2, [r3, #0]
}
 8009234:	bf00      	nop
 8009236:	3714      	adds	r7, #20
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009240:	b480      	push	{r7}
 8009242:	b085      	sub	sp, #20
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	691b      	ldr	r3, [r3, #16]
 800924c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	6892      	ldr	r2, [r2, #8]
 8009256:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	687a      	ldr	r2, [r7, #4]
 800925e:	6852      	ldr	r2, [r2, #4]
 8009260:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	429a      	cmp	r2, r3
 800926a:	d103      	bne.n	8009274 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	689a      	ldr	r2, [r3, #8]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2200      	movs	r2, #0
 8009278:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	1e5a      	subs	r2, r3, #1
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
}
 8009288:	4618      	mov	r0, r3
 800928a:	3714      	adds	r7, #20
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b084      	sub	sp, #16
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10b      	bne.n	80092c0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80092a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ac:	f383 8811 	msr	BASEPRI, r3
 80092b0:	f3bf 8f6f 	isb	sy
 80092b4:	f3bf 8f4f 	dsb	sy
 80092b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80092ba:	bf00      	nop
 80092bc:	bf00      	nop
 80092be:	e7fd      	b.n	80092bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80092c0:	f002 fd72 	bl	800bda8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092cc:	68f9      	ldr	r1, [r7, #12]
 80092ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80092d0:	fb01 f303 	mul.w	r3, r1, r3
 80092d4:	441a      	add	r2, r3
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	2200      	movs	r2, #0
 80092de:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f0:	3b01      	subs	r3, #1
 80092f2:	68f9      	ldr	r1, [r7, #12]
 80092f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80092f6:	fb01 f303 	mul.w	r3, r1, r3
 80092fa:	441a      	add	r2, r3
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	22ff      	movs	r2, #255	@ 0xff
 8009304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	22ff      	movs	r2, #255	@ 0xff
 800930c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d114      	bne.n	8009340 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	691b      	ldr	r3, [r3, #16]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d01a      	beq.n	8009354 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	3310      	adds	r3, #16
 8009322:	4618      	mov	r0, r3
 8009324:	f001 fd04 	bl	800ad30 <xTaskRemoveFromEventList>
 8009328:	4603      	mov	r3, r0
 800932a:	2b00      	cmp	r3, #0
 800932c:	d012      	beq.n	8009354 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800932e:	4b0d      	ldr	r3, [pc, #52]	@ (8009364 <xQueueGenericReset+0xd0>)
 8009330:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009334:	601a      	str	r2, [r3, #0]
 8009336:	f3bf 8f4f 	dsb	sy
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	e009      	b.n	8009354 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	3310      	adds	r3, #16
 8009344:	4618      	mov	r0, r3
 8009346:	f7ff fef1 	bl	800912c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	3324      	adds	r3, #36	@ 0x24
 800934e:	4618      	mov	r0, r3
 8009350:	f7ff feec 	bl	800912c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009354:	f002 fd5a 	bl	800be0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009358:	2301      	movs	r3, #1
}
 800935a:	4618      	mov	r0, r3
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	e000ed04 	.word	0xe000ed04

08009368 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009368:	b580      	push	{r7, lr}
 800936a:	b08e      	sub	sp, #56	@ 0x38
 800936c:	af02      	add	r7, sp, #8
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
 8009374:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d10b      	bne.n	8009394 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800937c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009380:	f383 8811 	msr	BASEPRI, r3
 8009384:	f3bf 8f6f 	isb	sy
 8009388:	f3bf 8f4f 	dsb	sy
 800938c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800938e:	bf00      	nop
 8009390:	bf00      	nop
 8009392:	e7fd      	b.n	8009390 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d10b      	bne.n	80093b2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800939a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939e:	f383 8811 	msr	BASEPRI, r3
 80093a2:	f3bf 8f6f 	isb	sy
 80093a6:	f3bf 8f4f 	dsb	sy
 80093aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80093ac:	bf00      	nop
 80093ae:	bf00      	nop
 80093b0:	e7fd      	b.n	80093ae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d002      	beq.n	80093be <xQueueGenericCreateStatic+0x56>
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d001      	beq.n	80093c2 <xQueueGenericCreateStatic+0x5a>
 80093be:	2301      	movs	r3, #1
 80093c0:	e000      	b.n	80093c4 <xQueueGenericCreateStatic+0x5c>
 80093c2:	2300      	movs	r3, #0
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d10b      	bne.n	80093e0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80093c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093cc:	f383 8811 	msr	BASEPRI, r3
 80093d0:	f3bf 8f6f 	isb	sy
 80093d4:	f3bf 8f4f 	dsb	sy
 80093d8:	623b      	str	r3, [r7, #32]
}
 80093da:	bf00      	nop
 80093dc:	bf00      	nop
 80093de:	e7fd      	b.n	80093dc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d102      	bne.n	80093ec <xQueueGenericCreateStatic+0x84>
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d101      	bne.n	80093f0 <xQueueGenericCreateStatic+0x88>
 80093ec:	2301      	movs	r3, #1
 80093ee:	e000      	b.n	80093f2 <xQueueGenericCreateStatic+0x8a>
 80093f0:	2300      	movs	r3, #0
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d10b      	bne.n	800940e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80093f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093fa:	f383 8811 	msr	BASEPRI, r3
 80093fe:	f3bf 8f6f 	isb	sy
 8009402:	f3bf 8f4f 	dsb	sy
 8009406:	61fb      	str	r3, [r7, #28]
}
 8009408:	bf00      	nop
 800940a:	bf00      	nop
 800940c:	e7fd      	b.n	800940a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800940e:	2350      	movs	r3, #80	@ 0x50
 8009410:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	2b50      	cmp	r3, #80	@ 0x50
 8009416:	d00b      	beq.n	8009430 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800941c:	f383 8811 	msr	BASEPRI, r3
 8009420:	f3bf 8f6f 	isb	sy
 8009424:	f3bf 8f4f 	dsb	sy
 8009428:	61bb      	str	r3, [r7, #24]
}
 800942a:	bf00      	nop
 800942c:	bf00      	nop
 800942e:	e7fd      	b.n	800942c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009430:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009438:	2b00      	cmp	r3, #0
 800943a:	d00d      	beq.n	8009458 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800943c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800943e:	2201      	movs	r2, #1
 8009440:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009444:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800944a:	9300      	str	r3, [sp, #0]
 800944c:	4613      	mov	r3, r2
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	68b9      	ldr	r1, [r7, #8]
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	f000 f840 	bl	80094d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800945a:	4618      	mov	r0, r3
 800945c:	3730      	adds	r7, #48	@ 0x30
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}

08009462 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009462:	b580      	push	{r7, lr}
 8009464:	b08a      	sub	sp, #40	@ 0x28
 8009466:	af02      	add	r7, sp, #8
 8009468:	60f8      	str	r0, [r7, #12]
 800946a:	60b9      	str	r1, [r7, #8]
 800946c:	4613      	mov	r3, r2
 800946e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d10b      	bne.n	800948e <xQueueGenericCreate+0x2c>
	__asm volatile
 8009476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947a:	f383 8811 	msr	BASEPRI, r3
 800947e:	f3bf 8f6f 	isb	sy
 8009482:	f3bf 8f4f 	dsb	sy
 8009486:	613b      	str	r3, [r7, #16]
}
 8009488:	bf00      	nop
 800948a:	bf00      	nop
 800948c:	e7fd      	b.n	800948a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	fb02 f303 	mul.w	r3, r2, r3
 8009496:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	3350      	adds	r3, #80	@ 0x50
 800949c:	4618      	mov	r0, r3
 800949e:	f002 fda5 	bl	800bfec <pvPortMalloc>
 80094a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80094a4:	69bb      	ldr	r3, [r7, #24]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d011      	beq.n	80094ce <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80094aa:	69bb      	ldr	r3, [r7, #24]
 80094ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	3350      	adds	r3, #80	@ 0x50
 80094b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80094b4:	69bb      	ldr	r3, [r7, #24]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80094bc:	79fa      	ldrb	r2, [r7, #7]
 80094be:	69bb      	ldr	r3, [r7, #24]
 80094c0:	9300      	str	r3, [sp, #0]
 80094c2:	4613      	mov	r3, r2
 80094c4:	697a      	ldr	r2, [r7, #20]
 80094c6:	68b9      	ldr	r1, [r7, #8]
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f000 f805 	bl	80094d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80094ce:	69bb      	ldr	r3, [r7, #24]
	}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3720      	adds	r7, #32
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	607a      	str	r2, [r7, #4]
 80094e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d103      	bne.n	80094f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80094ec:	69bb      	ldr	r3, [r7, #24]
 80094ee:	69ba      	ldr	r2, [r7, #24]
 80094f0:	601a      	str	r2, [r3, #0]
 80094f2:	e002      	b.n	80094fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	687a      	ldr	r2, [r7, #4]
 80094f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80094fa:	69bb      	ldr	r3, [r7, #24]
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	68ba      	ldr	r2, [r7, #8]
 8009504:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009506:	2101      	movs	r1, #1
 8009508:	69b8      	ldr	r0, [r7, #24]
 800950a:	f7ff fec3 	bl	8009294 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800950e:	69bb      	ldr	r3, [r7, #24]
 8009510:	78fa      	ldrb	r2, [r7, #3]
 8009512:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009516:	bf00      	nop
 8009518:	3710      	adds	r7, #16
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800951e:	b580      	push	{r7, lr}
 8009520:	b082      	sub	sp, #8
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d00e      	beq.n	800954a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800953e:	2300      	movs	r3, #0
 8009540:	2200      	movs	r2, #0
 8009542:	2100      	movs	r1, #0
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f000 f911 	bl	800976c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800954a:	bf00      	nop
 800954c:	3708      	adds	r7, #8
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009552:	b580      	push	{r7, lr}
 8009554:	b086      	sub	sp, #24
 8009556:	af00      	add	r7, sp, #0
 8009558:	4603      	mov	r3, r0
 800955a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800955c:	2301      	movs	r3, #1
 800955e:	617b      	str	r3, [r7, #20]
 8009560:	2300      	movs	r3, #0
 8009562:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009564:	79fb      	ldrb	r3, [r7, #7]
 8009566:	461a      	mov	r2, r3
 8009568:	6939      	ldr	r1, [r7, #16]
 800956a:	6978      	ldr	r0, [r7, #20]
 800956c:	f7ff ff79 	bl	8009462 <xQueueGenericCreate>
 8009570:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009572:	68f8      	ldr	r0, [r7, #12]
 8009574:	f7ff ffd3 	bl	800951e <prvInitialiseMutex>

		return xNewQueue;
 8009578:	68fb      	ldr	r3, [r7, #12]
	}
 800957a:	4618      	mov	r0, r3
 800957c:	3718      	adds	r7, #24
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}

08009582 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009582:	b580      	push	{r7, lr}
 8009584:	b088      	sub	sp, #32
 8009586:	af02      	add	r7, sp, #8
 8009588:	4603      	mov	r3, r0
 800958a:	6039      	str	r1, [r7, #0]
 800958c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800958e:	2301      	movs	r3, #1
 8009590:	617b      	str	r3, [r7, #20]
 8009592:	2300      	movs	r3, #0
 8009594:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009596:	79fb      	ldrb	r3, [r7, #7]
 8009598:	9300      	str	r3, [sp, #0]
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	2200      	movs	r2, #0
 800959e:	6939      	ldr	r1, [r7, #16]
 80095a0:	6978      	ldr	r0, [r7, #20]
 80095a2:	f7ff fee1 	bl	8009368 <xQueueGenericCreateStatic>
 80095a6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80095a8:	68f8      	ldr	r0, [r7, #12]
 80095aa:	f7ff ffb8 	bl	800951e <prvInitialiseMutex>

		return xNewQueue;
 80095ae:	68fb      	ldr	r3, [r7, #12]
	}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3718      	adds	r7, #24
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80095b8:	b590      	push	{r4, r7, lr}
 80095ba:	b087      	sub	sp, #28
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d10b      	bne.n	80095e2 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80095ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ce:	f383 8811 	msr	BASEPRI, r3
 80095d2:	f3bf 8f6f 	isb	sy
 80095d6:	f3bf 8f4f 	dsb	sy
 80095da:	60fb      	str	r3, [r7, #12]
}
 80095dc:	bf00      	nop
 80095de:	bf00      	nop
 80095e0:	e7fd      	b.n	80095de <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	689c      	ldr	r4, [r3, #8]
 80095e6:	f001 fd63 	bl	800b0b0 <xTaskGetCurrentTaskHandle>
 80095ea:	4603      	mov	r3, r0
 80095ec:	429c      	cmp	r4, r3
 80095ee:	d111      	bne.n	8009614 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	68db      	ldr	r3, [r3, #12]
 80095f4:	1e5a      	subs	r2, r3, #1
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d105      	bne.n	800960e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8009602:	2300      	movs	r3, #0
 8009604:	2200      	movs	r2, #0
 8009606:	2100      	movs	r1, #0
 8009608:	6938      	ldr	r0, [r7, #16]
 800960a:	f000 f8af 	bl	800976c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800960e:	2301      	movs	r3, #1
 8009610:	617b      	str	r3, [r7, #20]
 8009612:	e001      	b.n	8009618 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8009614:	2300      	movs	r3, #0
 8009616:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009618:	697b      	ldr	r3, [r7, #20]
	}
 800961a:	4618      	mov	r0, r3
 800961c:	371c      	adds	r7, #28
 800961e:	46bd      	mov	sp, r7
 8009620:	bd90      	pop	{r4, r7, pc}

08009622 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8009622:	b590      	push	{r4, r7, lr}
 8009624:	b087      	sub	sp, #28
 8009626:	af00      	add	r7, sp, #0
 8009628:	6078      	str	r0, [r7, #4]
 800962a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d10b      	bne.n	800964e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8009636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963a:	f383 8811 	msr	BASEPRI, r3
 800963e:	f3bf 8f6f 	isb	sy
 8009642:	f3bf 8f4f 	dsb	sy
 8009646:	60fb      	str	r3, [r7, #12]
}
 8009648:	bf00      	nop
 800964a:	bf00      	nop
 800964c:	e7fd      	b.n	800964a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	689c      	ldr	r4, [r3, #8]
 8009652:	f001 fd2d 	bl	800b0b0 <xTaskGetCurrentTaskHandle>
 8009656:	4603      	mov	r3, r0
 8009658:	429c      	cmp	r4, r3
 800965a:	d107      	bne.n	800966c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	1c5a      	adds	r2, r3, #1
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8009666:	2301      	movs	r3, #1
 8009668:	617b      	str	r3, [r7, #20]
 800966a:	e00c      	b.n	8009686 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800966c:	6839      	ldr	r1, [r7, #0]
 800966e:	6938      	ldr	r0, [r7, #16]
 8009670:	f000 fb8e 	bl	8009d90 <xQueueSemaphoreTake>
 8009674:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d004      	beq.n	8009686 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	68db      	ldr	r3, [r3, #12]
 8009680:	1c5a      	adds	r2, r3, #1
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8009686:	697b      	ldr	r3, [r7, #20]
	}
 8009688:	4618      	mov	r0, r3
 800968a:	371c      	adds	r7, #28
 800968c:	46bd      	mov	sp, r7
 800968e:	bd90      	pop	{r4, r7, pc}

08009690 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009690:	b580      	push	{r7, lr}
 8009692:	b08a      	sub	sp, #40	@ 0x28
 8009694:	af02      	add	r7, sp, #8
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d10b      	bne.n	80096ba <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80096a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a6:	f383 8811 	msr	BASEPRI, r3
 80096aa:	f3bf 8f6f 	isb	sy
 80096ae:	f3bf 8f4f 	dsb	sy
 80096b2:	61bb      	str	r3, [r7, #24]
}
 80096b4:	bf00      	nop
 80096b6:	bf00      	nop
 80096b8:	e7fd      	b.n	80096b6 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80096ba:	68ba      	ldr	r2, [r7, #8]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d90b      	bls.n	80096da <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80096c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c6:	f383 8811 	msr	BASEPRI, r3
 80096ca:	f3bf 8f6f 	isb	sy
 80096ce:	f3bf 8f4f 	dsb	sy
 80096d2:	617b      	str	r3, [r7, #20]
}
 80096d4:	bf00      	nop
 80096d6:	bf00      	nop
 80096d8:	e7fd      	b.n	80096d6 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80096da:	2302      	movs	r3, #2
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	2100      	movs	r1, #0
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f7ff fe3f 	bl	8009368 <xQueueGenericCreateStatic>
 80096ea:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80096ec:	69fb      	ldr	r3, [r7, #28]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d002      	beq.n	80096f8 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80096f2:	69fb      	ldr	r3, [r7, #28]
 80096f4:	68ba      	ldr	r2, [r7, #8]
 80096f6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80096f8:	69fb      	ldr	r3, [r7, #28]
	}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3720      	adds	r7, #32
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}

08009702 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009702:	b580      	push	{r7, lr}
 8009704:	b086      	sub	sp, #24
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
 800970a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10b      	bne.n	800972a <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8009712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009716:	f383 8811 	msr	BASEPRI, r3
 800971a:	f3bf 8f6f 	isb	sy
 800971e:	f3bf 8f4f 	dsb	sy
 8009722:	613b      	str	r3, [r7, #16]
}
 8009724:	bf00      	nop
 8009726:	bf00      	nop
 8009728:	e7fd      	b.n	8009726 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800972a:	683a      	ldr	r2, [r7, #0]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	429a      	cmp	r2, r3
 8009730:	d90b      	bls.n	800974a <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8009732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009736:	f383 8811 	msr	BASEPRI, r3
 800973a:	f3bf 8f6f 	isb	sy
 800973e:	f3bf 8f4f 	dsb	sy
 8009742:	60fb      	str	r3, [r7, #12]
}
 8009744:	bf00      	nop
 8009746:	bf00      	nop
 8009748:	e7fd      	b.n	8009746 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800974a:	2202      	movs	r2, #2
 800974c:	2100      	movs	r1, #0
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f7ff fe87 	bl	8009462 <xQueueGenericCreate>
 8009754:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d002      	beq.n	8009762 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	683a      	ldr	r2, [r7, #0]
 8009760:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009762:	697b      	ldr	r3, [r7, #20]
	}
 8009764:	4618      	mov	r0, r3
 8009766:	3718      	adds	r7, #24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b08e      	sub	sp, #56	@ 0x38
 8009770:	af00      	add	r7, sp, #0
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	607a      	str	r2, [r7, #4]
 8009778:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800977a:	2300      	movs	r3, #0
 800977c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009784:	2b00      	cmp	r3, #0
 8009786:	d10b      	bne.n	80097a0 <xQueueGenericSend+0x34>
	__asm volatile
 8009788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800978c:	f383 8811 	msr	BASEPRI, r3
 8009790:	f3bf 8f6f 	isb	sy
 8009794:	f3bf 8f4f 	dsb	sy
 8009798:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800979a:	bf00      	nop
 800979c:	bf00      	nop
 800979e:	e7fd      	b.n	800979c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d103      	bne.n	80097ae <xQueueGenericSend+0x42>
 80097a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d101      	bne.n	80097b2 <xQueueGenericSend+0x46>
 80097ae:	2301      	movs	r3, #1
 80097b0:	e000      	b.n	80097b4 <xQueueGenericSend+0x48>
 80097b2:	2300      	movs	r3, #0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10b      	bne.n	80097d0 <xQueueGenericSend+0x64>
	__asm volatile
 80097b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097bc:	f383 8811 	msr	BASEPRI, r3
 80097c0:	f3bf 8f6f 	isb	sy
 80097c4:	f3bf 8f4f 	dsb	sy
 80097c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80097ca:	bf00      	nop
 80097cc:	bf00      	nop
 80097ce:	e7fd      	b.n	80097cc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d103      	bne.n	80097de <xQueueGenericSend+0x72>
 80097d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d101      	bne.n	80097e2 <xQueueGenericSend+0x76>
 80097de:	2301      	movs	r3, #1
 80097e0:	e000      	b.n	80097e4 <xQueueGenericSend+0x78>
 80097e2:	2300      	movs	r3, #0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10b      	bne.n	8009800 <xQueueGenericSend+0x94>
	__asm volatile
 80097e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ec:	f383 8811 	msr	BASEPRI, r3
 80097f0:	f3bf 8f6f 	isb	sy
 80097f4:	f3bf 8f4f 	dsb	sy
 80097f8:	623b      	str	r3, [r7, #32]
}
 80097fa:	bf00      	nop
 80097fc:	bf00      	nop
 80097fe:	e7fd      	b.n	80097fc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009800:	f001 fc66 	bl	800b0d0 <xTaskGetSchedulerState>
 8009804:	4603      	mov	r3, r0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d102      	bne.n	8009810 <xQueueGenericSend+0xa4>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d101      	bne.n	8009814 <xQueueGenericSend+0xa8>
 8009810:	2301      	movs	r3, #1
 8009812:	e000      	b.n	8009816 <xQueueGenericSend+0xaa>
 8009814:	2300      	movs	r3, #0
 8009816:	2b00      	cmp	r3, #0
 8009818:	d10b      	bne.n	8009832 <xQueueGenericSend+0xc6>
	__asm volatile
 800981a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800981e:	f383 8811 	msr	BASEPRI, r3
 8009822:	f3bf 8f6f 	isb	sy
 8009826:	f3bf 8f4f 	dsb	sy
 800982a:	61fb      	str	r3, [r7, #28]
}
 800982c:	bf00      	nop
 800982e:	bf00      	nop
 8009830:	e7fd      	b.n	800982e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009832:	f002 fab9 	bl	800bda8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009838:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800983a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800983e:	429a      	cmp	r2, r3
 8009840:	d302      	bcc.n	8009848 <xQueueGenericSend+0xdc>
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	2b02      	cmp	r3, #2
 8009846:	d129      	bne.n	800989c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009848:	683a      	ldr	r2, [r7, #0]
 800984a:	68b9      	ldr	r1, [r7, #8]
 800984c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800984e:	f000 fc6d 	bl	800a12c <prvCopyDataToQueue>
 8009852:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009858:	2b00      	cmp	r3, #0
 800985a:	d010      	beq.n	800987e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800985c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800985e:	3324      	adds	r3, #36	@ 0x24
 8009860:	4618      	mov	r0, r3
 8009862:	f001 fa65 	bl	800ad30 <xTaskRemoveFromEventList>
 8009866:	4603      	mov	r3, r0
 8009868:	2b00      	cmp	r3, #0
 800986a:	d013      	beq.n	8009894 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800986c:	4b3f      	ldr	r3, [pc, #252]	@ (800996c <xQueueGenericSend+0x200>)
 800986e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009872:	601a      	str	r2, [r3, #0]
 8009874:	f3bf 8f4f 	dsb	sy
 8009878:	f3bf 8f6f 	isb	sy
 800987c:	e00a      	b.n	8009894 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800987e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009880:	2b00      	cmp	r3, #0
 8009882:	d007      	beq.n	8009894 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009884:	4b39      	ldr	r3, [pc, #228]	@ (800996c <xQueueGenericSend+0x200>)
 8009886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800988a:	601a      	str	r2, [r3, #0]
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009894:	f002 faba 	bl	800be0c <vPortExitCritical>
				return pdPASS;
 8009898:	2301      	movs	r3, #1
 800989a:	e063      	b.n	8009964 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d103      	bne.n	80098aa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80098a2:	f002 fab3 	bl	800be0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80098a6:	2300      	movs	r3, #0
 80098a8:	e05c      	b.n	8009964 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d106      	bne.n	80098be <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098b0:	f107 0314 	add.w	r3, r7, #20
 80098b4:	4618      	mov	r0, r3
 80098b6:	f001 fa9f 	bl	800adf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098ba:	2301      	movs	r3, #1
 80098bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098be:	f002 faa5 	bl	800be0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098c2:	f001 f80f 	bl	800a8e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098c6:	f002 fa6f 	bl	800bda8 <vPortEnterCritical>
 80098ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098d0:	b25b      	sxtb	r3, r3
 80098d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d6:	d103      	bne.n	80098e0 <xQueueGenericSend+0x174>
 80098d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098da:	2200      	movs	r2, #0
 80098dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098e6:	b25b      	sxtb	r3, r3
 80098e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ec:	d103      	bne.n	80098f6 <xQueueGenericSend+0x18a>
 80098ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f0:	2200      	movs	r2, #0
 80098f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098f6:	f002 fa89 	bl	800be0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098fa:	1d3a      	adds	r2, r7, #4
 80098fc:	f107 0314 	add.w	r3, r7, #20
 8009900:	4611      	mov	r1, r2
 8009902:	4618      	mov	r0, r3
 8009904:	f001 fa8e 	bl	800ae24 <xTaskCheckForTimeOut>
 8009908:	4603      	mov	r3, r0
 800990a:	2b00      	cmp	r3, #0
 800990c:	d124      	bne.n	8009958 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800990e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009910:	f000 fd04 	bl	800a31c <prvIsQueueFull>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d018      	beq.n	800994c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800991a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991c:	3310      	adds	r3, #16
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	4611      	mov	r1, r2
 8009922:	4618      	mov	r0, r3
 8009924:	f001 f9b2 	bl	800ac8c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009928:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800992a:	f000 fc8f 	bl	800a24c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800992e:	f000 ffe7 	bl	800a900 <xTaskResumeAll>
 8009932:	4603      	mov	r3, r0
 8009934:	2b00      	cmp	r3, #0
 8009936:	f47f af7c 	bne.w	8009832 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800993a:	4b0c      	ldr	r3, [pc, #48]	@ (800996c <xQueueGenericSend+0x200>)
 800993c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009940:	601a      	str	r2, [r3, #0]
 8009942:	f3bf 8f4f 	dsb	sy
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	e772      	b.n	8009832 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800994c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800994e:	f000 fc7d 	bl	800a24c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009952:	f000 ffd5 	bl	800a900 <xTaskResumeAll>
 8009956:	e76c      	b.n	8009832 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009958:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800995a:	f000 fc77 	bl	800a24c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800995e:	f000 ffcf 	bl	800a900 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009962:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009964:	4618      	mov	r0, r3
 8009966:	3738      	adds	r7, #56	@ 0x38
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}
 800996c:	e000ed04 	.word	0xe000ed04

08009970 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b090      	sub	sp, #64	@ 0x40
 8009974:	af00      	add	r7, sp, #0
 8009976:	60f8      	str	r0, [r7, #12]
 8009978:	60b9      	str	r1, [r7, #8]
 800997a:	607a      	str	r2, [r7, #4]
 800997c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009984:	2b00      	cmp	r3, #0
 8009986:	d10b      	bne.n	80099a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800998c:	f383 8811 	msr	BASEPRI, r3
 8009990:	f3bf 8f6f 	isb	sy
 8009994:	f3bf 8f4f 	dsb	sy
 8009998:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800999a:	bf00      	nop
 800999c:	bf00      	nop
 800999e:	e7fd      	b.n	800999c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d103      	bne.n	80099ae <xQueueGenericSendFromISR+0x3e>
 80099a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d101      	bne.n	80099b2 <xQueueGenericSendFromISR+0x42>
 80099ae:	2301      	movs	r3, #1
 80099b0:	e000      	b.n	80099b4 <xQueueGenericSendFromISR+0x44>
 80099b2:	2300      	movs	r3, #0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d10b      	bne.n	80099d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80099b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099bc:	f383 8811 	msr	BASEPRI, r3
 80099c0:	f3bf 8f6f 	isb	sy
 80099c4:	f3bf 8f4f 	dsb	sy
 80099c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80099ca:	bf00      	nop
 80099cc:	bf00      	nop
 80099ce:	e7fd      	b.n	80099cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	2b02      	cmp	r3, #2
 80099d4:	d103      	bne.n	80099de <xQueueGenericSendFromISR+0x6e>
 80099d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d101      	bne.n	80099e2 <xQueueGenericSendFromISR+0x72>
 80099de:	2301      	movs	r3, #1
 80099e0:	e000      	b.n	80099e4 <xQueueGenericSendFromISR+0x74>
 80099e2:	2300      	movs	r3, #0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d10b      	bne.n	8009a00 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80099e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ec:	f383 8811 	msr	BASEPRI, r3
 80099f0:	f3bf 8f6f 	isb	sy
 80099f4:	f3bf 8f4f 	dsb	sy
 80099f8:	623b      	str	r3, [r7, #32]
}
 80099fa:	bf00      	nop
 80099fc:	bf00      	nop
 80099fe:	e7fd      	b.n	80099fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a00:	f002 fab2 	bl	800bf68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009a04:	f3ef 8211 	mrs	r2, BASEPRI
 8009a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a0c:	f383 8811 	msr	BASEPRI, r3
 8009a10:	f3bf 8f6f 	isb	sy
 8009a14:	f3bf 8f4f 	dsb	sy
 8009a18:	61fa      	str	r2, [r7, #28]
 8009a1a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009a1c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a1e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d302      	bcc.n	8009a32 <xQueueGenericSendFromISR+0xc2>
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d12f      	bne.n	8009a92 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009a42:	683a      	ldr	r2, [r7, #0]
 8009a44:	68b9      	ldr	r1, [r7, #8]
 8009a46:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009a48:	f000 fb70 	bl	800a12c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009a4c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a54:	d112      	bne.n	8009a7c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d016      	beq.n	8009a8c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a60:	3324      	adds	r3, #36	@ 0x24
 8009a62:	4618      	mov	r0, r3
 8009a64:	f001 f964 	bl	800ad30 <xTaskRemoveFromEventList>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d00e      	beq.n	8009a8c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d00b      	beq.n	8009a8c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	601a      	str	r2, [r3, #0]
 8009a7a:	e007      	b.n	8009a8c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009a7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009a80:	3301      	adds	r3, #1
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	b25a      	sxtb	r2, r3
 8009a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009a90:	e001      	b.n	8009a96 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009a92:	2300      	movs	r3, #0
 8009a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a98:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009aa0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3740      	adds	r7, #64	@ 0x40
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b08e      	sub	sp, #56	@ 0x38
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d10b      	bne.n	8009ad8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8009ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ac4:	f383 8811 	msr	BASEPRI, r3
 8009ac8:	f3bf 8f6f 	isb	sy
 8009acc:	f3bf 8f4f 	dsb	sy
 8009ad0:	623b      	str	r3, [r7, #32]
}
 8009ad2:	bf00      	nop
 8009ad4:	bf00      	nop
 8009ad6:	e7fd      	b.n	8009ad4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d00b      	beq.n	8009af8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8009ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae4:	f383 8811 	msr	BASEPRI, r3
 8009ae8:	f3bf 8f6f 	isb	sy
 8009aec:	f3bf 8f4f 	dsb	sy
 8009af0:	61fb      	str	r3, [r7, #28]
}
 8009af2:	bf00      	nop
 8009af4:	bf00      	nop
 8009af6:	e7fd      	b.n	8009af4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d103      	bne.n	8009b08 <xQueueGiveFromISR+0x5c>
 8009b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d101      	bne.n	8009b0c <xQueueGiveFromISR+0x60>
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e000      	b.n	8009b0e <xQueueGiveFromISR+0x62>
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d10b      	bne.n	8009b2a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8009b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b16:	f383 8811 	msr	BASEPRI, r3
 8009b1a:	f3bf 8f6f 	isb	sy
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	61bb      	str	r3, [r7, #24]
}
 8009b24:	bf00      	nop
 8009b26:	bf00      	nop
 8009b28:	e7fd      	b.n	8009b26 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b2a:	f002 fa1d 	bl	800bf68 <vPortValidateInterruptPriority>
	__asm volatile
 8009b2e:	f3ef 8211 	mrs	r2, BASEPRI
 8009b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b36:	f383 8811 	msr	BASEPRI, r3
 8009b3a:	f3bf 8f6f 	isb	sy
 8009b3e:	f3bf 8f4f 	dsb	sy
 8009b42:	617a      	str	r2, [r7, #20]
 8009b44:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009b46:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b4e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d22b      	bcs.n	8009bb2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b66:	1c5a      	adds	r2, r3, #1
 8009b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009b6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b74:	d112      	bne.n	8009b9c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d016      	beq.n	8009bac <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b80:	3324      	adds	r3, #36	@ 0x24
 8009b82:	4618      	mov	r0, r3
 8009b84:	f001 f8d4 	bl	800ad30 <xTaskRemoveFromEventList>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d00e      	beq.n	8009bac <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00b      	beq.n	8009bac <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	2201      	movs	r2, #1
 8009b98:	601a      	str	r2, [r3, #0]
 8009b9a:	e007      	b.n	8009bac <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009b9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	b25a      	sxtb	r2, r3
 8009ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009bac:	2301      	movs	r3, #1
 8009bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb0:	e001      	b.n	8009bb6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bb8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	f383 8811 	msr	BASEPRI, r3
}
 8009bc0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3738      	adds	r7, #56	@ 0x38
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b08c      	sub	sp, #48	@ 0x30
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10b      	bne.n	8009bfe <xQueueReceive+0x32>
	__asm volatile
 8009be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bea:	f383 8811 	msr	BASEPRI, r3
 8009bee:	f3bf 8f6f 	isb	sy
 8009bf2:	f3bf 8f4f 	dsb	sy
 8009bf6:	623b      	str	r3, [r7, #32]
}
 8009bf8:	bf00      	nop
 8009bfa:	bf00      	nop
 8009bfc:	e7fd      	b.n	8009bfa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d103      	bne.n	8009c0c <xQueueReceive+0x40>
 8009c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d101      	bne.n	8009c10 <xQueueReceive+0x44>
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	e000      	b.n	8009c12 <xQueueReceive+0x46>
 8009c10:	2300      	movs	r3, #0
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d10b      	bne.n	8009c2e <xQueueReceive+0x62>
	__asm volatile
 8009c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1a:	f383 8811 	msr	BASEPRI, r3
 8009c1e:	f3bf 8f6f 	isb	sy
 8009c22:	f3bf 8f4f 	dsb	sy
 8009c26:	61fb      	str	r3, [r7, #28]
}
 8009c28:	bf00      	nop
 8009c2a:	bf00      	nop
 8009c2c:	e7fd      	b.n	8009c2a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c2e:	f001 fa4f 	bl	800b0d0 <xTaskGetSchedulerState>
 8009c32:	4603      	mov	r3, r0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d102      	bne.n	8009c3e <xQueueReceive+0x72>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d101      	bne.n	8009c42 <xQueueReceive+0x76>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e000      	b.n	8009c44 <xQueueReceive+0x78>
 8009c42:	2300      	movs	r3, #0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d10b      	bne.n	8009c60 <xQueueReceive+0x94>
	__asm volatile
 8009c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c4c:	f383 8811 	msr	BASEPRI, r3
 8009c50:	f3bf 8f6f 	isb	sy
 8009c54:	f3bf 8f4f 	dsb	sy
 8009c58:	61bb      	str	r3, [r7, #24]
}
 8009c5a:	bf00      	nop
 8009c5c:	bf00      	nop
 8009c5e:	e7fd      	b.n	8009c5c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c60:	f002 f8a2 	bl	800bda8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c68:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d01f      	beq.n	8009cb0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c70:	68b9      	ldr	r1, [r7, #8]
 8009c72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c74:	f000 fac4 	bl	800a200 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7a:	1e5a      	subs	r2, r3, #1
 8009c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c82:	691b      	ldr	r3, [r3, #16]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d00f      	beq.n	8009ca8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c8a:	3310      	adds	r3, #16
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f001 f84f 	bl	800ad30 <xTaskRemoveFromEventList>
 8009c92:	4603      	mov	r3, r0
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d007      	beq.n	8009ca8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c98:	4b3c      	ldr	r3, [pc, #240]	@ (8009d8c <xQueueReceive+0x1c0>)
 8009c9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c9e:	601a      	str	r2, [r3, #0]
 8009ca0:	f3bf 8f4f 	dsb	sy
 8009ca4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ca8:	f002 f8b0 	bl	800be0c <vPortExitCritical>
				return pdPASS;
 8009cac:	2301      	movs	r3, #1
 8009cae:	e069      	b.n	8009d84 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d103      	bne.n	8009cbe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009cb6:	f002 f8a9 	bl	800be0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	e062      	b.n	8009d84 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d106      	bne.n	8009cd2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009cc4:	f107 0310 	add.w	r3, r7, #16
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f001 f895 	bl	800adf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009cd2:	f002 f89b 	bl	800be0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009cd6:	f000 fe05 	bl	800a8e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cda:	f002 f865 	bl	800bda8 <vPortEnterCritical>
 8009cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ce4:	b25b      	sxtb	r3, r3
 8009ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cea:	d103      	bne.n	8009cf4 <xQueueReceive+0x128>
 8009cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cee:	2200      	movs	r2, #0
 8009cf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009cfa:	b25b      	sxtb	r3, r3
 8009cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d00:	d103      	bne.n	8009d0a <xQueueReceive+0x13e>
 8009d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d0a:	f002 f87f 	bl	800be0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d0e:	1d3a      	adds	r2, r7, #4
 8009d10:	f107 0310 	add.w	r3, r7, #16
 8009d14:	4611      	mov	r1, r2
 8009d16:	4618      	mov	r0, r3
 8009d18:	f001 f884 	bl	800ae24 <xTaskCheckForTimeOut>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d123      	bne.n	8009d6a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d24:	f000 fae4 	bl	800a2f0 <prvIsQueueEmpty>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d017      	beq.n	8009d5e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d30:	3324      	adds	r3, #36	@ 0x24
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	4611      	mov	r1, r2
 8009d36:	4618      	mov	r0, r3
 8009d38:	f000 ffa8 	bl	800ac8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009d3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d3e:	f000 fa85 	bl	800a24c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d42:	f000 fddd 	bl	800a900 <xTaskResumeAll>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d189      	bne.n	8009c60 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009d4c:	4b0f      	ldr	r3, [pc, #60]	@ (8009d8c <xQueueReceive+0x1c0>)
 8009d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d52:	601a      	str	r2, [r3, #0]
 8009d54:	f3bf 8f4f 	dsb	sy
 8009d58:	f3bf 8f6f 	isb	sy
 8009d5c:	e780      	b.n	8009c60 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009d5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d60:	f000 fa74 	bl	800a24c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d64:	f000 fdcc 	bl	800a900 <xTaskResumeAll>
 8009d68:	e77a      	b.n	8009c60 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009d6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d6c:	f000 fa6e 	bl	800a24c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d70:	f000 fdc6 	bl	800a900 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d76:	f000 fabb 	bl	800a2f0 <prvIsQueueEmpty>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	f43f af6f 	beq.w	8009c60 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d82:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3730      	adds	r7, #48	@ 0x30
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	e000ed04 	.word	0xe000ed04

08009d90 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b08e      	sub	sp, #56	@ 0x38
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009da2:	2300      	movs	r3, #0
 8009da4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d10b      	bne.n	8009dc4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db0:	f383 8811 	msr	BASEPRI, r3
 8009db4:	f3bf 8f6f 	isb	sy
 8009db8:	f3bf 8f4f 	dsb	sy
 8009dbc:	623b      	str	r3, [r7, #32]
}
 8009dbe:	bf00      	nop
 8009dc0:	bf00      	nop
 8009dc2:	e7fd      	b.n	8009dc0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d00b      	beq.n	8009de4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd0:	f383 8811 	msr	BASEPRI, r3
 8009dd4:	f3bf 8f6f 	isb	sy
 8009dd8:	f3bf 8f4f 	dsb	sy
 8009ddc:	61fb      	str	r3, [r7, #28]
}
 8009dde:	bf00      	nop
 8009de0:	bf00      	nop
 8009de2:	e7fd      	b.n	8009de0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009de4:	f001 f974 	bl	800b0d0 <xTaskGetSchedulerState>
 8009de8:	4603      	mov	r3, r0
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d102      	bne.n	8009df4 <xQueueSemaphoreTake+0x64>
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d101      	bne.n	8009df8 <xQueueSemaphoreTake+0x68>
 8009df4:	2301      	movs	r3, #1
 8009df6:	e000      	b.n	8009dfa <xQueueSemaphoreTake+0x6a>
 8009df8:	2300      	movs	r3, #0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d10b      	bne.n	8009e16 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e02:	f383 8811 	msr	BASEPRI, r3
 8009e06:	f3bf 8f6f 	isb	sy
 8009e0a:	f3bf 8f4f 	dsb	sy
 8009e0e:	61bb      	str	r3, [r7, #24]
}
 8009e10:	bf00      	nop
 8009e12:	bf00      	nop
 8009e14:	e7fd      	b.n	8009e12 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e16:	f001 ffc7 	bl	800bda8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e1e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d024      	beq.n	8009e70 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e28:	1e5a      	subs	r2, r3, #1
 8009e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e2c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d104      	bne.n	8009e40 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009e36:	f001 fac5 	bl	800b3c4 <pvTaskIncrementMutexHeldCount>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e3e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e42:	691b      	ldr	r3, [r3, #16]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d00f      	beq.n	8009e68 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e4a:	3310      	adds	r3, #16
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f000 ff6f 	bl	800ad30 <xTaskRemoveFromEventList>
 8009e52:	4603      	mov	r3, r0
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d007      	beq.n	8009e68 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009e58:	4b54      	ldr	r3, [pc, #336]	@ (8009fac <xQueueSemaphoreTake+0x21c>)
 8009e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e5e:	601a      	str	r2, [r3, #0]
 8009e60:	f3bf 8f4f 	dsb	sy
 8009e64:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009e68:	f001 ffd0 	bl	800be0c <vPortExitCritical>
				return pdPASS;
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	e098      	b.n	8009fa2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d112      	bne.n	8009e9c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00b      	beq.n	8009e94 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e80:	f383 8811 	msr	BASEPRI, r3
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	f3bf 8f4f 	dsb	sy
 8009e8c:	617b      	str	r3, [r7, #20]
}
 8009e8e:	bf00      	nop
 8009e90:	bf00      	nop
 8009e92:	e7fd      	b.n	8009e90 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009e94:	f001 ffba 	bl	800be0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	e082      	b.n	8009fa2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d106      	bne.n	8009eb0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ea2:	f107 030c 	add.w	r3, r7, #12
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f000 ffa6 	bl	800adf8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009eac:	2301      	movs	r3, #1
 8009eae:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009eb0:	f001 ffac 	bl	800be0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009eb4:	f000 fd16 	bl	800a8e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009eb8:	f001 ff76 	bl	800bda8 <vPortEnterCritical>
 8009ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ebe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009ec2:	b25b      	sxtb	r3, r3
 8009ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ec8:	d103      	bne.n	8009ed2 <xQueueSemaphoreTake+0x142>
 8009eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ed4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ed8:	b25b      	sxtb	r3, r3
 8009eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ede:	d103      	bne.n	8009ee8 <xQueueSemaphoreTake+0x158>
 8009ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ee8:	f001 ff90 	bl	800be0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009eec:	463a      	mov	r2, r7
 8009eee:	f107 030c 	add.w	r3, r7, #12
 8009ef2:	4611      	mov	r1, r2
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f000 ff95 	bl	800ae24 <xTaskCheckForTimeOut>
 8009efa:	4603      	mov	r3, r0
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d132      	bne.n	8009f66 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f02:	f000 f9f5 	bl	800a2f0 <prvIsQueueEmpty>
 8009f06:	4603      	mov	r3, r0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d026      	beq.n	8009f5a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d109      	bne.n	8009f28 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009f14:	f001 ff48 	bl	800bda8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f001 f8f5 	bl	800b10c <xTaskPriorityInherit>
 8009f22:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009f24:	f001 ff72 	bl	800be0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f2a:	3324      	adds	r3, #36	@ 0x24
 8009f2c:	683a      	ldr	r2, [r7, #0]
 8009f2e:	4611      	mov	r1, r2
 8009f30:	4618      	mov	r0, r3
 8009f32:	f000 feab 	bl	800ac8c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f38:	f000 f988 	bl	800a24c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009f3c:	f000 fce0 	bl	800a900 <xTaskResumeAll>
 8009f40:	4603      	mov	r3, r0
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f47f af67 	bne.w	8009e16 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009f48:	4b18      	ldr	r3, [pc, #96]	@ (8009fac <xQueueSemaphoreTake+0x21c>)
 8009f4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	e75d      	b.n	8009e16 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009f5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f5c:	f000 f976 	bl	800a24c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f60:	f000 fcce 	bl	800a900 <xTaskResumeAll>
 8009f64:	e757      	b.n	8009e16 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009f66:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f68:	f000 f970 	bl	800a24c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f6c:	f000 fcc8 	bl	800a900 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f70:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f72:	f000 f9bd 	bl	800a2f0 <prvIsQueueEmpty>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	f43f af4c 	beq.w	8009e16 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d00d      	beq.n	8009fa0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009f84:	f001 ff10 	bl	800bda8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009f88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f8a:	f000 f8b7 	bl	800a0fc <prvGetDisinheritPriorityAfterTimeout>
 8009f8e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f96:	4618      	mov	r0, r3
 8009f98:	f001 f990 	bl	800b2bc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009f9c:	f001 ff36 	bl	800be0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009fa0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3738      	adds	r7, #56	@ 0x38
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	e000ed04 	.word	0xe000ed04

08009fb0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b08e      	sub	sp, #56	@ 0x38
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	60f8      	str	r0, [r7, #12]
 8009fb8:	60b9      	str	r1, [r7, #8]
 8009fba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10b      	bne.n	8009fde <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	623b      	str	r3, [r7, #32]
}
 8009fd8:	bf00      	nop
 8009fda:	bf00      	nop
 8009fdc:	e7fd      	b.n	8009fda <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d103      	bne.n	8009fec <xQueueReceiveFromISR+0x3c>
 8009fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d101      	bne.n	8009ff0 <xQueueReceiveFromISR+0x40>
 8009fec:	2301      	movs	r3, #1
 8009fee:	e000      	b.n	8009ff2 <xQueueReceiveFromISR+0x42>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d10b      	bne.n	800a00e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ffa:	f383 8811 	msr	BASEPRI, r3
 8009ffe:	f3bf 8f6f 	isb	sy
 800a002:	f3bf 8f4f 	dsb	sy
 800a006:	61fb      	str	r3, [r7, #28]
}
 800a008:	bf00      	nop
 800a00a:	bf00      	nop
 800a00c:	e7fd      	b.n	800a00a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a00e:	f001 ffab 	bl	800bf68 <vPortValidateInterruptPriority>
	__asm volatile
 800a012:	f3ef 8211 	mrs	r2, BASEPRI
 800a016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	61ba      	str	r2, [r7, #24]
 800a028:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a02a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a02c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a02e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a032:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a036:	2b00      	cmp	r3, #0
 800a038:	d02f      	beq.n	800a09a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a03c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a040:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a044:	68b9      	ldr	r1, [r7, #8]
 800a046:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a048:	f000 f8da 	bl	800a200 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a04e:	1e5a      	subs	r2, r3, #1
 800a050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a052:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a054:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a05c:	d112      	bne.n	800a084 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a060:	691b      	ldr	r3, [r3, #16]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d016      	beq.n	800a094 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a068:	3310      	adds	r3, #16
 800a06a:	4618      	mov	r0, r3
 800a06c:	f000 fe60 	bl	800ad30 <xTaskRemoveFromEventList>
 800a070:	4603      	mov	r3, r0
 800a072:	2b00      	cmp	r3, #0
 800a074:	d00e      	beq.n	800a094 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d00b      	beq.n	800a094 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2201      	movs	r2, #1
 800a080:	601a      	str	r2, [r3, #0]
 800a082:	e007      	b.n	800a094 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a084:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a088:	3301      	adds	r3, #1
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	b25a      	sxtb	r2, r3
 800a08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a094:	2301      	movs	r3, #1
 800a096:	637b      	str	r3, [r7, #52]	@ 0x34
 800a098:	e001      	b.n	800a09e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a09a:	2300      	movs	r3, #0
 800a09c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a09e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0a0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	f383 8811 	msr	BASEPRI, r3
}
 800a0a8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3738      	adds	r7, #56	@ 0x38
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d10b      	bne.n	800a0de <vQueueDelete+0x2a>
	__asm volatile
 800a0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ca:	f383 8811 	msr	BASEPRI, r3
 800a0ce:	f3bf 8f6f 	isb	sy
 800a0d2:	f3bf 8f4f 	dsb	sy
 800a0d6:	60bb      	str	r3, [r7, #8]
}
 800a0d8:	bf00      	nop
 800a0da:	bf00      	nop
 800a0dc:	e7fd      	b.n	800a0da <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a0de:	68f8      	ldr	r0, [r7, #12]
 800a0e0:	f000 f95e 	bl	800a3a0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d102      	bne.n	800a0f4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800a0ee:	68f8      	ldr	r0, [r7, #12]
 800a0f0:	f002 f84a 	bl	800c188 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a0f4:	bf00      	nop
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d006      	beq.n	800a11a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a116:	60fb      	str	r3, [r7, #12]
 800a118:	e001      	b.n	800a11e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a11a:	2300      	movs	r3, #0
 800a11c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a11e:	68fb      	ldr	r3, [r7, #12]
	}
 800a120:	4618      	mov	r0, r3
 800a122:	3714      	adds	r7, #20
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b086      	sub	sp, #24
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a138:	2300      	movs	r3, #0
 800a13a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a140:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a146:	2b00      	cmp	r3, #0
 800a148:	d10d      	bne.n	800a166 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d14d      	bne.n	800a1ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	4618      	mov	r0, r3
 800a158:	f001 f840 	bl	800b1dc <xTaskPriorityDisinherit>
 800a15c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2200      	movs	r2, #0
 800a162:	609a      	str	r2, [r3, #8]
 800a164:	e043      	b.n	800a1ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d119      	bne.n	800a1a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6858      	ldr	r0, [r3, #4]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a174:	461a      	mov	r2, r3
 800a176:	68b9      	ldr	r1, [r7, #8]
 800a178:	f003 f829 	bl	800d1ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	685a      	ldr	r2, [r3, #4]
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a184:	441a      	add	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	685a      	ldr	r2, [r3, #4]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	429a      	cmp	r2, r3
 800a194:	d32b      	bcc.n	800a1ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	605a      	str	r2, [r3, #4]
 800a19e:	e026      	b.n	800a1ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	68d8      	ldr	r0, [r3, #12]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	68b9      	ldr	r1, [r7, #8]
 800a1ac:	f003 f80f 	bl	800d1ce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	68da      	ldr	r2, [r3, #12]
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1b8:	425b      	negs	r3, r3
 800a1ba:	441a      	add	r2, r3
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	68da      	ldr	r2, [r3, #12]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d207      	bcs.n	800a1dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	689a      	ldr	r2, [r3, #8]
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1d4:	425b      	negs	r3, r3
 800a1d6:	441a      	add	r2, r3
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2b02      	cmp	r3, #2
 800a1e0:	d105      	bne.n	800a1ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d002      	beq.n	800a1ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a1ee:	693b      	ldr	r3, [r7, #16]
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a1f6:	697b      	ldr	r3, [r7, #20]
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3718      	adds	r7, #24
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b082      	sub	sp, #8
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d018      	beq.n	800a244 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	68da      	ldr	r2, [r3, #12]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a21a:	441a      	add	r2, r3
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	68da      	ldr	r2, [r3, #12]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d303      	bcc.n	800a234 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	68d9      	ldr	r1, [r3, #12]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a23c:	461a      	mov	r2, r3
 800a23e:	6838      	ldr	r0, [r7, #0]
 800a240:	f002 ffc5 	bl	800d1ce <memcpy>
	}
}
 800a244:	bf00      	nop
 800a246:	3708      	adds	r7, #8
 800a248:	46bd      	mov	sp, r7
 800a24a:	bd80      	pop	{r7, pc}

0800a24c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b084      	sub	sp, #16
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a254:	f001 fda8 	bl	800bda8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a25e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a260:	e011      	b.n	800a286 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a266:	2b00      	cmp	r3, #0
 800a268:	d012      	beq.n	800a290 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	3324      	adds	r3, #36	@ 0x24
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 fd5e 	bl	800ad30 <xTaskRemoveFromEventList>
 800a274:	4603      	mov	r3, r0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d001      	beq.n	800a27e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a27a:	f000 fe37 	bl	800aeec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a27e:	7bfb      	ldrb	r3, [r7, #15]
 800a280:	3b01      	subs	r3, #1
 800a282:	b2db      	uxtb	r3, r3
 800a284:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	dce9      	bgt.n	800a262 <prvUnlockQueue+0x16>
 800a28e:	e000      	b.n	800a292 <prvUnlockQueue+0x46>
					break;
 800a290:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	22ff      	movs	r2, #255	@ 0xff
 800a296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a29a:	f001 fdb7 	bl	800be0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a29e:	f001 fd83 	bl	800bda8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a2a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a2aa:	e011      	b.n	800a2d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	691b      	ldr	r3, [r3, #16]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d012      	beq.n	800a2da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	3310      	adds	r3, #16
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	f000 fd39 	bl	800ad30 <xTaskRemoveFromEventList>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d001      	beq.n	800a2c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a2c4:	f000 fe12 	bl	800aeec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a2c8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ca:	3b01      	subs	r3, #1
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a2d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	dce9      	bgt.n	800a2ac <prvUnlockQueue+0x60>
 800a2d8:	e000      	b.n	800a2dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a2da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	22ff      	movs	r2, #255	@ 0xff
 800a2e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a2e4:	f001 fd92 	bl	800be0c <vPortExitCritical>
}
 800a2e8:	bf00      	nop
 800a2ea:	3710      	adds	r7, #16
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a2f8:	f001 fd56 	bl	800bda8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a300:	2b00      	cmp	r3, #0
 800a302:	d102      	bne.n	800a30a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a304:	2301      	movs	r3, #1
 800a306:	60fb      	str	r3, [r7, #12]
 800a308:	e001      	b.n	800a30e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a30a:	2300      	movs	r3, #0
 800a30c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a30e:	f001 fd7d 	bl	800be0c <vPortExitCritical>

	return xReturn;
 800a312:	68fb      	ldr	r3, [r7, #12]
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a324:	f001 fd40 	bl	800bda8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a330:	429a      	cmp	r2, r3
 800a332:	d102      	bne.n	800a33a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a334:	2301      	movs	r3, #1
 800a336:	60fb      	str	r3, [r7, #12]
 800a338:	e001      	b.n	800a33e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a33a:	2300      	movs	r3, #0
 800a33c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a33e:	f001 fd65 	bl	800be0c <vPortExitCritical>

	return xReturn;
 800a342:	68fb      	ldr	r3, [r7, #12]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3710      	adds	r7, #16
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a34c:	b480      	push	{r7}
 800a34e:	b085      	sub	sp, #20
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a356:	2300      	movs	r3, #0
 800a358:	60fb      	str	r3, [r7, #12]
 800a35a:	e014      	b.n	800a386 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a35c:	4a0f      	ldr	r2, [pc, #60]	@ (800a39c <vQueueAddToRegistry+0x50>)
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d10b      	bne.n	800a380 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a368:	490c      	ldr	r1, [pc, #48]	@ (800a39c <vQueueAddToRegistry+0x50>)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	683a      	ldr	r2, [r7, #0]
 800a36e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a372:	4a0a      	ldr	r2, [pc, #40]	@ (800a39c <vQueueAddToRegistry+0x50>)
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	00db      	lsls	r3, r3, #3
 800a378:	4413      	add	r3, r2
 800a37a:	687a      	ldr	r2, [r7, #4]
 800a37c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a37e:	e006      	b.n	800a38e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	3301      	adds	r3, #1
 800a384:	60fb      	str	r3, [r7, #12]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2b07      	cmp	r3, #7
 800a38a:	d9e7      	bls.n	800a35c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a38c:	bf00      	nop
 800a38e:	bf00      	nop
 800a390:	3714      	adds	r7, #20
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr
 800a39a:	bf00      	nop
 800a39c:	20000ef4 	.word	0x20000ef4

0800a3a0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b085      	sub	sp, #20
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	60fb      	str	r3, [r7, #12]
 800a3ac:	e016      	b.n	800a3dc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a3ae:	4a10      	ldr	r2, [pc, #64]	@ (800a3f0 <vQueueUnregisterQueue+0x50>)
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	00db      	lsls	r3, r3, #3
 800a3b4:	4413      	add	r3, r2
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	687a      	ldr	r2, [r7, #4]
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d10b      	bne.n	800a3d6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a3be:	4a0c      	ldr	r2, [pc, #48]	@ (800a3f0 <vQueueUnregisterQueue+0x50>)
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	2100      	movs	r1, #0
 800a3c4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a3c8:	4a09      	ldr	r2, [pc, #36]	@ (800a3f0 <vQueueUnregisterQueue+0x50>)
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	00db      	lsls	r3, r3, #3
 800a3ce:	4413      	add	r3, r2
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	605a      	str	r2, [r3, #4]
				break;
 800a3d4:	e006      	b.n	800a3e4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	3301      	adds	r3, #1
 800a3da:	60fb      	str	r3, [r7, #12]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2b07      	cmp	r3, #7
 800a3e0:	d9e5      	bls.n	800a3ae <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a3e2:	bf00      	nop
 800a3e4:	bf00      	nop
 800a3e6:	3714      	adds	r7, #20
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ee:	4770      	bx	lr
 800a3f0:	20000ef4 	.word	0x20000ef4

0800a3f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b086      	sub	sp, #24
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	60b9      	str	r1, [r7, #8]
 800a3fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a404:	f001 fcd0 	bl	800bda8 <vPortEnterCritical>
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a40e:	b25b      	sxtb	r3, r3
 800a410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a414:	d103      	bne.n	800a41e <vQueueWaitForMessageRestricted+0x2a>
 800a416:	697b      	ldr	r3, [r7, #20]
 800a418:	2200      	movs	r2, #0
 800a41a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a424:	b25b      	sxtb	r3, r3
 800a426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a42a:	d103      	bne.n	800a434 <vQueueWaitForMessageRestricted+0x40>
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	2200      	movs	r2, #0
 800a430:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a434:	f001 fcea 	bl	800be0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d106      	bne.n	800a44e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	3324      	adds	r3, #36	@ 0x24
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	68b9      	ldr	r1, [r7, #8]
 800a448:	4618      	mov	r0, r3
 800a44a:	f000 fc45 	bl	800acd8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a44e:	6978      	ldr	r0, [r7, #20]
 800a450:	f7ff fefc 	bl	800a24c <prvUnlockQueue>
	}
 800a454:	bf00      	nop
 800a456:	3718      	adds	r7, #24
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b08e      	sub	sp, #56	@ 0x38
 800a460:	af04      	add	r7, sp, #16
 800a462:	60f8      	str	r0, [r7, #12]
 800a464:	60b9      	str	r1, [r7, #8]
 800a466:	607a      	str	r2, [r7, #4]
 800a468:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a46a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d10b      	bne.n	800a488 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a474:	f383 8811 	msr	BASEPRI, r3
 800a478:	f3bf 8f6f 	isb	sy
 800a47c:	f3bf 8f4f 	dsb	sy
 800a480:	623b      	str	r3, [r7, #32]
}
 800a482:	bf00      	nop
 800a484:	bf00      	nop
 800a486:	e7fd      	b.n	800a484 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d10b      	bne.n	800a4a6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a492:	f383 8811 	msr	BASEPRI, r3
 800a496:	f3bf 8f6f 	isb	sy
 800a49a:	f3bf 8f4f 	dsb	sy
 800a49e:	61fb      	str	r3, [r7, #28]
}
 800a4a0:	bf00      	nop
 800a4a2:	bf00      	nop
 800a4a4:	e7fd      	b.n	800a4a2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a4a6:	235c      	movs	r3, #92	@ 0x5c
 800a4a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	2b5c      	cmp	r3, #92	@ 0x5c
 800a4ae:	d00b      	beq.n	800a4c8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	61bb      	str	r3, [r7, #24]
}
 800a4c2:	bf00      	nop
 800a4c4:	bf00      	nop
 800a4c6:	e7fd      	b.n	800a4c4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a4c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a4ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d01e      	beq.n	800a50e <xTaskCreateStatic+0xb2>
 800a4d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d01b      	beq.n	800a50e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a4d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a4de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4e2:	2202      	movs	r2, #2
 800a4e4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	9303      	str	r3, [sp, #12]
 800a4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ee:	9302      	str	r3, [sp, #8]
 800a4f0:	f107 0314 	add.w	r3, r7, #20
 800a4f4:	9301      	str	r3, [sp, #4]
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f8:	9300      	str	r3, [sp, #0]
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	68b9      	ldr	r1, [r7, #8]
 800a500:	68f8      	ldr	r0, [r7, #12]
 800a502:	f000 f850 	bl	800a5a6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a506:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a508:	f000 f8de 	bl	800a6c8 <prvAddNewTaskToReadyList>
 800a50c:	e001      	b.n	800a512 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a50e:	2300      	movs	r3, #0
 800a510:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a512:	697b      	ldr	r3, [r7, #20]
	}
 800a514:	4618      	mov	r0, r3
 800a516:	3728      	adds	r7, #40	@ 0x28
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}

0800a51c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b08c      	sub	sp, #48	@ 0x30
 800a520:	af04      	add	r7, sp, #16
 800a522:	60f8      	str	r0, [r7, #12]
 800a524:	60b9      	str	r1, [r7, #8]
 800a526:	603b      	str	r3, [r7, #0]
 800a528:	4613      	mov	r3, r2
 800a52a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a52c:	88fb      	ldrh	r3, [r7, #6]
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	4618      	mov	r0, r3
 800a532:	f001 fd5b 	bl	800bfec <pvPortMalloc>
 800a536:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d00e      	beq.n	800a55c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a53e:	205c      	movs	r0, #92	@ 0x5c
 800a540:	f001 fd54 	bl	800bfec <pvPortMalloc>
 800a544:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a546:	69fb      	ldr	r3, [r7, #28]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d003      	beq.n	800a554 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a54c:	69fb      	ldr	r3, [r7, #28]
 800a54e:	697a      	ldr	r2, [r7, #20]
 800a550:	631a      	str	r2, [r3, #48]	@ 0x30
 800a552:	e005      	b.n	800a560 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a554:	6978      	ldr	r0, [r7, #20]
 800a556:	f001 fe17 	bl	800c188 <vPortFree>
 800a55a:	e001      	b.n	800a560 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a55c:	2300      	movs	r3, #0
 800a55e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d017      	beq.n	800a596 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a566:	69fb      	ldr	r3, [r7, #28]
 800a568:	2200      	movs	r2, #0
 800a56a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a56e:	88fa      	ldrh	r2, [r7, #6]
 800a570:	2300      	movs	r3, #0
 800a572:	9303      	str	r3, [sp, #12]
 800a574:	69fb      	ldr	r3, [r7, #28]
 800a576:	9302      	str	r3, [sp, #8]
 800a578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a57a:	9301      	str	r3, [sp, #4]
 800a57c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a57e:	9300      	str	r3, [sp, #0]
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	68b9      	ldr	r1, [r7, #8]
 800a584:	68f8      	ldr	r0, [r7, #12]
 800a586:	f000 f80e 	bl	800a5a6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a58a:	69f8      	ldr	r0, [r7, #28]
 800a58c:	f000 f89c 	bl	800a6c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a590:	2301      	movs	r3, #1
 800a592:	61bb      	str	r3, [r7, #24]
 800a594:	e002      	b.n	800a59c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a596:	f04f 33ff 	mov.w	r3, #4294967295
 800a59a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a59c:	69bb      	ldr	r3, [r7, #24]
	}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3720      	adds	r7, #32
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}

0800a5a6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b088      	sub	sp, #32
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	60f8      	str	r0, [r7, #12]
 800a5ae:	60b9      	str	r1, [r7, #8]
 800a5b0:	607a      	str	r2, [r7, #4]
 800a5b2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a5b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	009b      	lsls	r3, r3, #2
 800a5bc:	461a      	mov	r2, r3
 800a5be:	21a5      	movs	r1, #165	@ 0xa5
 800a5c0:	f002 fd86 	bl	800d0d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a5ce:	3b01      	subs	r3, #1
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	4413      	add	r3, r2
 800a5d4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a5d6:	69bb      	ldr	r3, [r7, #24]
 800a5d8:	f023 0307 	bic.w	r3, r3, #7
 800a5dc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a5de:	69bb      	ldr	r3, [r7, #24]
 800a5e0:	f003 0307 	and.w	r3, r3, #7
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00b      	beq.n	800a600 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ec:	f383 8811 	msr	BASEPRI, r3
 800a5f0:	f3bf 8f6f 	isb	sy
 800a5f4:	f3bf 8f4f 	dsb	sy
 800a5f8:	617b      	str	r3, [r7, #20]
}
 800a5fa:	bf00      	nop
 800a5fc:	bf00      	nop
 800a5fe:	e7fd      	b.n	800a5fc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d01f      	beq.n	800a646 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a606:	2300      	movs	r3, #0
 800a608:	61fb      	str	r3, [r7, #28]
 800a60a:	e012      	b.n	800a632 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a60c:	68ba      	ldr	r2, [r7, #8]
 800a60e:	69fb      	ldr	r3, [r7, #28]
 800a610:	4413      	add	r3, r2
 800a612:	7819      	ldrb	r1, [r3, #0]
 800a614:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	4413      	add	r3, r2
 800a61a:	3334      	adds	r3, #52	@ 0x34
 800a61c:	460a      	mov	r2, r1
 800a61e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a620:	68ba      	ldr	r2, [r7, #8]
 800a622:	69fb      	ldr	r3, [r7, #28]
 800a624:	4413      	add	r3, r2
 800a626:	781b      	ldrb	r3, [r3, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d006      	beq.n	800a63a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a62c:	69fb      	ldr	r3, [r7, #28]
 800a62e:	3301      	adds	r3, #1
 800a630:	61fb      	str	r3, [r7, #28]
 800a632:	69fb      	ldr	r3, [r7, #28]
 800a634:	2b0f      	cmp	r3, #15
 800a636:	d9e9      	bls.n	800a60c <prvInitialiseNewTask+0x66>
 800a638:	e000      	b.n	800a63c <prvInitialiseNewTask+0x96>
			{
				break;
 800a63a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a63e:	2200      	movs	r2, #0
 800a640:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a644:	e003      	b.n	800a64e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a648:	2200      	movs	r2, #0
 800a64a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a650:	2b37      	cmp	r3, #55	@ 0x37
 800a652:	d901      	bls.n	800a658 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a654:	2337      	movs	r3, #55	@ 0x37
 800a656:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a65c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a660:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a662:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a666:	2200      	movs	r2, #0
 800a668:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a66c:	3304      	adds	r3, #4
 800a66e:	4618      	mov	r0, r3
 800a670:	f7fe fd7c 	bl	800916c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a676:	3318      	adds	r3, #24
 800a678:	4618      	mov	r0, r3
 800a67a:	f7fe fd77 	bl	800916c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a67e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a680:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a682:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a686:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a68c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a690:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a692:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a696:	2200      	movs	r2, #0
 800a698:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a69a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a69c:	2200      	movs	r2, #0
 800a69e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a6a2:	683a      	ldr	r2, [r7, #0]
 800a6a4:	68f9      	ldr	r1, [r7, #12]
 800a6a6:	69b8      	ldr	r0, [r7, #24]
 800a6a8:	f001 fa4e 	bl	800bb48 <pxPortInitialiseStack>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d002      	beq.n	800a6be <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a6b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6be:	bf00      	nop
 800a6c0:	3720      	adds	r7, #32
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
	...

0800a6c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a6d0:	f001 fb6a 	bl	800bda8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a6d4:	4b2d      	ldr	r3, [pc, #180]	@ (800a78c <prvAddNewTaskToReadyList+0xc4>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	3301      	adds	r3, #1
 800a6da:	4a2c      	ldr	r2, [pc, #176]	@ (800a78c <prvAddNewTaskToReadyList+0xc4>)
 800a6dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a6de:	4b2c      	ldr	r3, [pc, #176]	@ (800a790 <prvAddNewTaskToReadyList+0xc8>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d109      	bne.n	800a6fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a6e6:	4a2a      	ldr	r2, [pc, #168]	@ (800a790 <prvAddNewTaskToReadyList+0xc8>)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a6ec:	4b27      	ldr	r3, [pc, #156]	@ (800a78c <prvAddNewTaskToReadyList+0xc4>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d110      	bne.n	800a716 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a6f4:	f000 fc1e 	bl	800af34 <prvInitialiseTaskLists>
 800a6f8:	e00d      	b.n	800a716 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a6fa:	4b26      	ldr	r3, [pc, #152]	@ (800a794 <prvAddNewTaskToReadyList+0xcc>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d109      	bne.n	800a716 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a702:	4b23      	ldr	r3, [pc, #140]	@ (800a790 <prvAddNewTaskToReadyList+0xc8>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d802      	bhi.n	800a716 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a710:	4a1f      	ldr	r2, [pc, #124]	@ (800a790 <prvAddNewTaskToReadyList+0xc8>)
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a716:	4b20      	ldr	r3, [pc, #128]	@ (800a798 <prvAddNewTaskToReadyList+0xd0>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	3301      	adds	r3, #1
 800a71c:	4a1e      	ldr	r2, [pc, #120]	@ (800a798 <prvAddNewTaskToReadyList+0xd0>)
 800a71e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a720:	4b1d      	ldr	r3, [pc, #116]	@ (800a798 <prvAddNewTaskToReadyList+0xd0>)
 800a722:	681a      	ldr	r2, [r3, #0]
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a72c:	4b1b      	ldr	r3, [pc, #108]	@ (800a79c <prvAddNewTaskToReadyList+0xd4>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	429a      	cmp	r2, r3
 800a732:	d903      	bls.n	800a73c <prvAddNewTaskToReadyList+0x74>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a738:	4a18      	ldr	r2, [pc, #96]	@ (800a79c <prvAddNewTaskToReadyList+0xd4>)
 800a73a:	6013      	str	r3, [r2, #0]
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a740:	4613      	mov	r3, r2
 800a742:	009b      	lsls	r3, r3, #2
 800a744:	4413      	add	r3, r2
 800a746:	009b      	lsls	r3, r3, #2
 800a748:	4a15      	ldr	r2, [pc, #84]	@ (800a7a0 <prvAddNewTaskToReadyList+0xd8>)
 800a74a:	441a      	add	r2, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	3304      	adds	r3, #4
 800a750:	4619      	mov	r1, r3
 800a752:	4610      	mov	r0, r2
 800a754:	f7fe fd17 	bl	8009186 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a758:	f001 fb58 	bl	800be0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a75c:	4b0d      	ldr	r3, [pc, #52]	@ (800a794 <prvAddNewTaskToReadyList+0xcc>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d00e      	beq.n	800a782 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a764:	4b0a      	ldr	r3, [pc, #40]	@ (800a790 <prvAddNewTaskToReadyList+0xc8>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a76e:	429a      	cmp	r2, r3
 800a770:	d207      	bcs.n	800a782 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a772:	4b0c      	ldr	r3, [pc, #48]	@ (800a7a4 <prvAddNewTaskToReadyList+0xdc>)
 800a774:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a778:	601a      	str	r2, [r3, #0]
 800a77a:	f3bf 8f4f 	dsb	sy
 800a77e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a782:	bf00      	nop
 800a784:	3708      	adds	r7, #8
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}
 800a78a:	bf00      	nop
 800a78c:	20001408 	.word	0x20001408
 800a790:	20000f34 	.word	0x20000f34
 800a794:	20001414 	.word	0x20001414
 800a798:	20001424 	.word	0x20001424
 800a79c:	20001410 	.word	0x20001410
 800a7a0:	20000f38 	.word	0x20000f38
 800a7a4:	e000ed04 	.word	0xe000ed04

0800a7a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d018      	beq.n	800a7ec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a7ba:	4b14      	ldr	r3, [pc, #80]	@ (800a80c <vTaskDelay+0x64>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d00b      	beq.n	800a7da <vTaskDelay+0x32>
	__asm volatile
 800a7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c6:	f383 8811 	msr	BASEPRI, r3
 800a7ca:	f3bf 8f6f 	isb	sy
 800a7ce:	f3bf 8f4f 	dsb	sy
 800a7d2:	60bb      	str	r3, [r7, #8]
}
 800a7d4:	bf00      	nop
 800a7d6:	bf00      	nop
 800a7d8:	e7fd      	b.n	800a7d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a7da:	f000 f883 	bl	800a8e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a7de:	2100      	movs	r1, #0
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f000 fe03 	bl	800b3ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a7e6:	f000 f88b 	bl	800a900 <xTaskResumeAll>
 800a7ea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d107      	bne.n	800a802 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a7f2:	4b07      	ldr	r3, [pc, #28]	@ (800a810 <vTaskDelay+0x68>)
 800a7f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7f8:	601a      	str	r2, [r3, #0]
 800a7fa:	f3bf 8f4f 	dsb	sy
 800a7fe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a802:	bf00      	nop
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}
 800a80a:	bf00      	nop
 800a80c:	20001430 	.word	0x20001430
 800a810:	e000ed04 	.word	0xe000ed04

0800a814 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b08a      	sub	sp, #40	@ 0x28
 800a818:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a81a:	2300      	movs	r3, #0
 800a81c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a81e:	2300      	movs	r3, #0
 800a820:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a822:	463a      	mov	r2, r7
 800a824:	1d39      	adds	r1, r7, #4
 800a826:	f107 0308 	add.w	r3, r7, #8
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7fe fc4a 	bl	80090c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a830:	6839      	ldr	r1, [r7, #0]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	68ba      	ldr	r2, [r7, #8]
 800a836:	9202      	str	r2, [sp, #8]
 800a838:	9301      	str	r3, [sp, #4]
 800a83a:	2300      	movs	r3, #0
 800a83c:	9300      	str	r3, [sp, #0]
 800a83e:	2300      	movs	r3, #0
 800a840:	460a      	mov	r2, r1
 800a842:	4922      	ldr	r1, [pc, #136]	@ (800a8cc <vTaskStartScheduler+0xb8>)
 800a844:	4822      	ldr	r0, [pc, #136]	@ (800a8d0 <vTaskStartScheduler+0xbc>)
 800a846:	f7ff fe09 	bl	800a45c <xTaskCreateStatic>
 800a84a:	4603      	mov	r3, r0
 800a84c:	4a21      	ldr	r2, [pc, #132]	@ (800a8d4 <vTaskStartScheduler+0xc0>)
 800a84e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a850:	4b20      	ldr	r3, [pc, #128]	@ (800a8d4 <vTaskStartScheduler+0xc0>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d002      	beq.n	800a85e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a858:	2301      	movs	r3, #1
 800a85a:	617b      	str	r3, [r7, #20]
 800a85c:	e001      	b.n	800a862 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a85e:	2300      	movs	r3, #0
 800a860:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a862:	697b      	ldr	r3, [r7, #20]
 800a864:	2b01      	cmp	r3, #1
 800a866:	d102      	bne.n	800a86e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a868:	f000 fe14 	bl	800b494 <xTimerCreateTimerTask>
 800a86c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	2b01      	cmp	r3, #1
 800a872:	d116      	bne.n	800a8a2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a878:	f383 8811 	msr	BASEPRI, r3
 800a87c:	f3bf 8f6f 	isb	sy
 800a880:	f3bf 8f4f 	dsb	sy
 800a884:	613b      	str	r3, [r7, #16]
}
 800a886:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a888:	4b13      	ldr	r3, [pc, #76]	@ (800a8d8 <vTaskStartScheduler+0xc4>)
 800a88a:	f04f 32ff 	mov.w	r2, #4294967295
 800a88e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a890:	4b12      	ldr	r3, [pc, #72]	@ (800a8dc <vTaskStartScheduler+0xc8>)
 800a892:	2201      	movs	r2, #1
 800a894:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a896:	4b12      	ldr	r3, [pc, #72]	@ (800a8e0 <vTaskStartScheduler+0xcc>)
 800a898:	2200      	movs	r2, #0
 800a89a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a89c:	f001 f9e0 	bl	800bc60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a8a0:	e00f      	b.n	800a8c2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8a8:	d10b      	bne.n	800a8c2 <vTaskStartScheduler+0xae>
	__asm volatile
 800a8aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8ae:	f383 8811 	msr	BASEPRI, r3
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	f3bf 8f4f 	dsb	sy
 800a8ba:	60fb      	str	r3, [r7, #12]
}
 800a8bc:	bf00      	nop
 800a8be:	bf00      	nop
 800a8c0:	e7fd      	b.n	800a8be <vTaskStartScheduler+0xaa>
}
 800a8c2:	bf00      	nop
 800a8c4:	3718      	adds	r7, #24
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	0800f204 	.word	0x0800f204
 800a8d0:	0800af05 	.word	0x0800af05
 800a8d4:	2000142c 	.word	0x2000142c
 800a8d8:	20001428 	.word	0x20001428
 800a8dc:	20001414 	.word	0x20001414
 800a8e0:	2000140c 	.word	0x2000140c

0800a8e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a8e8:	4b04      	ldr	r3, [pc, #16]	@ (800a8fc <vTaskSuspendAll+0x18>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	4a03      	ldr	r2, [pc, #12]	@ (800a8fc <vTaskSuspendAll+0x18>)
 800a8f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a8f2:	bf00      	nop
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr
 800a8fc:	20001430 	.word	0x20001430

0800a900 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b084      	sub	sp, #16
 800a904:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a906:	2300      	movs	r3, #0
 800a908:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a90a:	2300      	movs	r3, #0
 800a90c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a90e:	4b42      	ldr	r3, [pc, #264]	@ (800aa18 <xTaskResumeAll+0x118>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10b      	bne.n	800a92e <xTaskResumeAll+0x2e>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	603b      	str	r3, [r7, #0]
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	e7fd      	b.n	800a92a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a92e:	f001 fa3b 	bl	800bda8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a932:	4b39      	ldr	r3, [pc, #228]	@ (800aa18 <xTaskResumeAll+0x118>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	3b01      	subs	r3, #1
 800a938:	4a37      	ldr	r2, [pc, #220]	@ (800aa18 <xTaskResumeAll+0x118>)
 800a93a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a93c:	4b36      	ldr	r3, [pc, #216]	@ (800aa18 <xTaskResumeAll+0x118>)
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d162      	bne.n	800aa0a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a944:	4b35      	ldr	r3, [pc, #212]	@ (800aa1c <xTaskResumeAll+0x11c>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d05e      	beq.n	800aa0a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a94c:	e02f      	b.n	800a9ae <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a94e:	4b34      	ldr	r3, [pc, #208]	@ (800aa20 <xTaskResumeAll+0x120>)
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	68db      	ldr	r3, [r3, #12]
 800a954:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	3318      	adds	r3, #24
 800a95a:	4618      	mov	r0, r3
 800a95c:	f7fe fc70 	bl	8009240 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	3304      	adds	r3, #4
 800a964:	4618      	mov	r0, r3
 800a966:	f7fe fc6b 	bl	8009240 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a96e:	4b2d      	ldr	r3, [pc, #180]	@ (800aa24 <xTaskResumeAll+0x124>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	429a      	cmp	r2, r3
 800a974:	d903      	bls.n	800a97e <xTaskResumeAll+0x7e>
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a97a:	4a2a      	ldr	r2, [pc, #168]	@ (800aa24 <xTaskResumeAll+0x124>)
 800a97c:	6013      	str	r3, [r2, #0]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a982:	4613      	mov	r3, r2
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	4413      	add	r3, r2
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	4a27      	ldr	r2, [pc, #156]	@ (800aa28 <xTaskResumeAll+0x128>)
 800a98c:	441a      	add	r2, r3
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	3304      	adds	r3, #4
 800a992:	4619      	mov	r1, r3
 800a994:	4610      	mov	r0, r2
 800a996:	f7fe fbf6 	bl	8009186 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a99e:	4b23      	ldr	r3, [pc, #140]	@ (800aa2c <xTaskResumeAll+0x12c>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d302      	bcc.n	800a9ae <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a9a8:	4b21      	ldr	r3, [pc, #132]	@ (800aa30 <xTaskResumeAll+0x130>)
 800a9aa:	2201      	movs	r2, #1
 800a9ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a9ae:	4b1c      	ldr	r3, [pc, #112]	@ (800aa20 <xTaskResumeAll+0x120>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d1cb      	bne.n	800a94e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d001      	beq.n	800a9c0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a9bc:	f000 fb58 	bl	800b070 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a9c0:	4b1c      	ldr	r3, [pc, #112]	@ (800aa34 <xTaskResumeAll+0x134>)
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d010      	beq.n	800a9ee <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a9cc:	f000 f846 	bl	800aa5c <xTaskIncrementTick>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d002      	beq.n	800a9dc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a9d6:	4b16      	ldr	r3, [pc, #88]	@ (800aa30 <xTaskResumeAll+0x130>)
 800a9d8:	2201      	movs	r2, #1
 800a9da:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	3b01      	subs	r3, #1
 800a9e0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d1f1      	bne.n	800a9cc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a9e8:	4b12      	ldr	r3, [pc, #72]	@ (800aa34 <xTaskResumeAll+0x134>)
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a9ee:	4b10      	ldr	r3, [pc, #64]	@ (800aa30 <xTaskResumeAll+0x130>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d009      	beq.n	800aa0a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a9fa:	4b0f      	ldr	r3, [pc, #60]	@ (800aa38 <xTaskResumeAll+0x138>)
 800a9fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa00:	601a      	str	r2, [r3, #0]
 800aa02:	f3bf 8f4f 	dsb	sy
 800aa06:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa0a:	f001 f9ff 	bl	800be0c <vPortExitCritical>

	return xAlreadyYielded;
 800aa0e:	68bb      	ldr	r3, [r7, #8]
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3710      	adds	r7, #16
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	20001430 	.word	0x20001430
 800aa1c:	20001408 	.word	0x20001408
 800aa20:	200013c8 	.word	0x200013c8
 800aa24:	20001410 	.word	0x20001410
 800aa28:	20000f38 	.word	0x20000f38
 800aa2c:	20000f34 	.word	0x20000f34
 800aa30:	2000141c 	.word	0x2000141c
 800aa34:	20001418 	.word	0x20001418
 800aa38:	e000ed04 	.word	0xe000ed04

0800aa3c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aa42:	4b05      	ldr	r3, [pc, #20]	@ (800aa58 <xTaskGetTickCount+0x1c>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aa48:	687b      	ldr	r3, [r7, #4]
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	370c      	adds	r7, #12
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa54:	4770      	bx	lr
 800aa56:	bf00      	nop
 800aa58:	2000140c 	.word	0x2000140c

0800aa5c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b086      	sub	sp, #24
 800aa60:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aa62:	2300      	movs	r3, #0
 800aa64:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa66:	4b4f      	ldr	r3, [pc, #316]	@ (800aba4 <xTaskIncrementTick+0x148>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	f040 8090 	bne.w	800ab90 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aa70:	4b4d      	ldr	r3, [pc, #308]	@ (800aba8 <xTaskIncrementTick+0x14c>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	3301      	adds	r3, #1
 800aa76:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aa78:	4a4b      	ldr	r2, [pc, #300]	@ (800aba8 <xTaskIncrementTick+0x14c>)
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aa7e:	693b      	ldr	r3, [r7, #16]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d121      	bne.n	800aac8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aa84:	4b49      	ldr	r3, [pc, #292]	@ (800abac <xTaskIncrementTick+0x150>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d00b      	beq.n	800aaa6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800aa8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa92:	f383 8811 	msr	BASEPRI, r3
 800aa96:	f3bf 8f6f 	isb	sy
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	603b      	str	r3, [r7, #0]
}
 800aaa0:	bf00      	nop
 800aaa2:	bf00      	nop
 800aaa4:	e7fd      	b.n	800aaa2 <xTaskIncrementTick+0x46>
 800aaa6:	4b41      	ldr	r3, [pc, #260]	@ (800abac <xTaskIncrementTick+0x150>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	60fb      	str	r3, [r7, #12]
 800aaac:	4b40      	ldr	r3, [pc, #256]	@ (800abb0 <xTaskIncrementTick+0x154>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a3e      	ldr	r2, [pc, #248]	@ (800abac <xTaskIncrementTick+0x150>)
 800aab2:	6013      	str	r3, [r2, #0]
 800aab4:	4a3e      	ldr	r2, [pc, #248]	@ (800abb0 <xTaskIncrementTick+0x154>)
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	6013      	str	r3, [r2, #0]
 800aaba:	4b3e      	ldr	r3, [pc, #248]	@ (800abb4 <xTaskIncrementTick+0x158>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	3301      	adds	r3, #1
 800aac0:	4a3c      	ldr	r2, [pc, #240]	@ (800abb4 <xTaskIncrementTick+0x158>)
 800aac2:	6013      	str	r3, [r2, #0]
 800aac4:	f000 fad4 	bl	800b070 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aac8:	4b3b      	ldr	r3, [pc, #236]	@ (800abb8 <xTaskIncrementTick+0x15c>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	693a      	ldr	r2, [r7, #16]
 800aace:	429a      	cmp	r2, r3
 800aad0:	d349      	bcc.n	800ab66 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aad2:	4b36      	ldr	r3, [pc, #216]	@ (800abac <xTaskIncrementTick+0x150>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d104      	bne.n	800aae6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aadc:	4b36      	ldr	r3, [pc, #216]	@ (800abb8 <xTaskIncrementTick+0x15c>)
 800aade:	f04f 32ff 	mov.w	r2, #4294967295
 800aae2:	601a      	str	r2, [r3, #0]
					break;
 800aae4:	e03f      	b.n	800ab66 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aae6:	4b31      	ldr	r3, [pc, #196]	@ (800abac <xTaskIncrementTick+0x150>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	68db      	ldr	r3, [r3, #12]
 800aaee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aaf6:	693a      	ldr	r2, [r7, #16]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d203      	bcs.n	800ab06 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aafe:	4a2e      	ldr	r2, [pc, #184]	@ (800abb8 <xTaskIncrementTick+0x15c>)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ab04:	e02f      	b.n	800ab66 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	3304      	adds	r3, #4
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f7fe fb98 	bl	8009240 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d004      	beq.n	800ab22 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	3318      	adds	r3, #24
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7fe fb8f 	bl	8009240 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab26:	4b25      	ldr	r3, [pc, #148]	@ (800abbc <xTaskIncrementTick+0x160>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d903      	bls.n	800ab36 <xTaskIncrementTick+0xda>
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab32:	4a22      	ldr	r2, [pc, #136]	@ (800abbc <xTaskIncrementTick+0x160>)
 800ab34:	6013      	str	r3, [r2, #0]
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	4413      	add	r3, r2
 800ab40:	009b      	lsls	r3, r3, #2
 800ab42:	4a1f      	ldr	r2, [pc, #124]	@ (800abc0 <xTaskIncrementTick+0x164>)
 800ab44:	441a      	add	r2, r3
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	3304      	adds	r3, #4
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	4610      	mov	r0, r2
 800ab4e:	f7fe fb1a 	bl	8009186 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab56:	4b1b      	ldr	r3, [pc, #108]	@ (800abc4 <xTaskIncrementTick+0x168>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d3b8      	bcc.n	800aad2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ab60:	2301      	movs	r3, #1
 800ab62:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab64:	e7b5      	b.n	800aad2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ab66:	4b17      	ldr	r3, [pc, #92]	@ (800abc4 <xTaskIncrementTick+0x168>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab6c:	4914      	ldr	r1, [pc, #80]	@ (800abc0 <xTaskIncrementTick+0x164>)
 800ab6e:	4613      	mov	r3, r2
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	4413      	add	r3, r2
 800ab74:	009b      	lsls	r3, r3, #2
 800ab76:	440b      	add	r3, r1
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d901      	bls.n	800ab82 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ab7e:	2301      	movs	r3, #1
 800ab80:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ab82:	4b11      	ldr	r3, [pc, #68]	@ (800abc8 <xTaskIncrementTick+0x16c>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d007      	beq.n	800ab9a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	617b      	str	r3, [r7, #20]
 800ab8e:	e004      	b.n	800ab9a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ab90:	4b0e      	ldr	r3, [pc, #56]	@ (800abcc <xTaskIncrementTick+0x170>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	3301      	adds	r3, #1
 800ab96:	4a0d      	ldr	r2, [pc, #52]	@ (800abcc <xTaskIncrementTick+0x170>)
 800ab98:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ab9a:	697b      	ldr	r3, [r7, #20]
}
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3718      	adds	r7, #24
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}
 800aba4:	20001430 	.word	0x20001430
 800aba8:	2000140c 	.word	0x2000140c
 800abac:	200013c0 	.word	0x200013c0
 800abb0:	200013c4 	.word	0x200013c4
 800abb4:	20001420 	.word	0x20001420
 800abb8:	20001428 	.word	0x20001428
 800abbc:	20001410 	.word	0x20001410
 800abc0:	20000f38 	.word	0x20000f38
 800abc4:	20000f34 	.word	0x20000f34
 800abc8:	2000141c 	.word	0x2000141c
 800abcc:	20001418 	.word	0x20001418

0800abd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800abd0:	b480      	push	{r7}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800abd6:	4b28      	ldr	r3, [pc, #160]	@ (800ac78 <vTaskSwitchContext+0xa8>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d003      	beq.n	800abe6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800abde:	4b27      	ldr	r3, [pc, #156]	@ (800ac7c <vTaskSwitchContext+0xac>)
 800abe0:	2201      	movs	r2, #1
 800abe2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800abe4:	e042      	b.n	800ac6c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800abe6:	4b25      	ldr	r3, [pc, #148]	@ (800ac7c <vTaskSwitchContext+0xac>)
 800abe8:	2200      	movs	r2, #0
 800abea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abec:	4b24      	ldr	r3, [pc, #144]	@ (800ac80 <vTaskSwitchContext+0xb0>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	60fb      	str	r3, [r7, #12]
 800abf2:	e011      	b.n	800ac18 <vTaskSwitchContext+0x48>
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d10b      	bne.n	800ac12 <vTaskSwitchContext+0x42>
	__asm volatile
 800abfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abfe:	f383 8811 	msr	BASEPRI, r3
 800ac02:	f3bf 8f6f 	isb	sy
 800ac06:	f3bf 8f4f 	dsb	sy
 800ac0a:	607b      	str	r3, [r7, #4]
}
 800ac0c:	bf00      	nop
 800ac0e:	bf00      	nop
 800ac10:	e7fd      	b.n	800ac0e <vTaskSwitchContext+0x3e>
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	3b01      	subs	r3, #1
 800ac16:	60fb      	str	r3, [r7, #12]
 800ac18:	491a      	ldr	r1, [pc, #104]	@ (800ac84 <vTaskSwitchContext+0xb4>)
 800ac1a:	68fa      	ldr	r2, [r7, #12]
 800ac1c:	4613      	mov	r3, r2
 800ac1e:	009b      	lsls	r3, r3, #2
 800ac20:	4413      	add	r3, r2
 800ac22:	009b      	lsls	r3, r3, #2
 800ac24:	440b      	add	r3, r1
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d0e3      	beq.n	800abf4 <vTaskSwitchContext+0x24>
 800ac2c:	68fa      	ldr	r2, [r7, #12]
 800ac2e:	4613      	mov	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	4413      	add	r3, r2
 800ac34:	009b      	lsls	r3, r3, #2
 800ac36:	4a13      	ldr	r2, [pc, #76]	@ (800ac84 <vTaskSwitchContext+0xb4>)
 800ac38:	4413      	add	r3, r2
 800ac3a:	60bb      	str	r3, [r7, #8]
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	685a      	ldr	r2, [r3, #4]
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	605a      	str	r2, [r3, #4]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	685a      	ldr	r2, [r3, #4]
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	3308      	adds	r3, #8
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d104      	bne.n	800ac5c <vTaskSwitchContext+0x8c>
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	685a      	ldr	r2, [r3, #4]
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	605a      	str	r2, [r3, #4]
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	68db      	ldr	r3, [r3, #12]
 800ac62:	4a09      	ldr	r2, [pc, #36]	@ (800ac88 <vTaskSwitchContext+0xb8>)
 800ac64:	6013      	str	r3, [r2, #0]
 800ac66:	4a06      	ldr	r2, [pc, #24]	@ (800ac80 <vTaskSwitchContext+0xb0>)
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	6013      	str	r3, [r2, #0]
}
 800ac6c:	bf00      	nop
 800ac6e:	3714      	adds	r7, #20
 800ac70:	46bd      	mov	sp, r7
 800ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac76:	4770      	bx	lr
 800ac78:	20001430 	.word	0x20001430
 800ac7c:	2000141c 	.word	0x2000141c
 800ac80:	20001410 	.word	0x20001410
 800ac84:	20000f38 	.word	0x20000f38
 800ac88:	20000f34 	.word	0x20000f34

0800ac8c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d10b      	bne.n	800acb4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ac9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aca0:	f383 8811 	msr	BASEPRI, r3
 800aca4:	f3bf 8f6f 	isb	sy
 800aca8:	f3bf 8f4f 	dsb	sy
 800acac:	60fb      	str	r3, [r7, #12]
}
 800acae:	bf00      	nop
 800acb0:	bf00      	nop
 800acb2:	e7fd      	b.n	800acb0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800acb4:	4b07      	ldr	r3, [pc, #28]	@ (800acd4 <vTaskPlaceOnEventList+0x48>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	3318      	adds	r3, #24
 800acba:	4619      	mov	r1, r3
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f7fe fa86 	bl	80091ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800acc2:	2101      	movs	r1, #1
 800acc4:	6838      	ldr	r0, [r7, #0]
 800acc6:	f000 fb91 	bl	800b3ec <prvAddCurrentTaskToDelayedList>
}
 800acca:	bf00      	nop
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	20000f34 	.word	0x20000f34

0800acd8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b086      	sub	sp, #24
 800acdc:	af00      	add	r7, sp, #0
 800acde:	60f8      	str	r0, [r7, #12]
 800ace0:	60b9      	str	r1, [r7, #8]
 800ace2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d10b      	bne.n	800ad02 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800acea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acee:	f383 8811 	msr	BASEPRI, r3
 800acf2:	f3bf 8f6f 	isb	sy
 800acf6:	f3bf 8f4f 	dsb	sy
 800acfa:	617b      	str	r3, [r7, #20]
}
 800acfc:	bf00      	nop
 800acfe:	bf00      	nop
 800ad00:	e7fd      	b.n	800acfe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad02:	4b0a      	ldr	r3, [pc, #40]	@ (800ad2c <vTaskPlaceOnEventListRestricted+0x54>)
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	3318      	adds	r3, #24
 800ad08:	4619      	mov	r1, r3
 800ad0a:	68f8      	ldr	r0, [r7, #12]
 800ad0c:	f7fe fa3b 	bl	8009186 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d002      	beq.n	800ad1c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ad16:	f04f 33ff 	mov.w	r3, #4294967295
 800ad1a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ad1c:	6879      	ldr	r1, [r7, #4]
 800ad1e:	68b8      	ldr	r0, [r7, #8]
 800ad20:	f000 fb64 	bl	800b3ec <prvAddCurrentTaskToDelayedList>
	}
 800ad24:	bf00      	nop
 800ad26:	3718      	adds	r7, #24
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	20000f34 	.word	0x20000f34

0800ad30 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b086      	sub	sp, #24
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	68db      	ldr	r3, [r3, #12]
 800ad3e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d10b      	bne.n	800ad5e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ad46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad4a:	f383 8811 	msr	BASEPRI, r3
 800ad4e:	f3bf 8f6f 	isb	sy
 800ad52:	f3bf 8f4f 	dsb	sy
 800ad56:	60fb      	str	r3, [r7, #12]
}
 800ad58:	bf00      	nop
 800ad5a:	bf00      	nop
 800ad5c:	e7fd      	b.n	800ad5a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	3318      	adds	r3, #24
 800ad62:	4618      	mov	r0, r3
 800ad64:	f7fe fa6c 	bl	8009240 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad68:	4b1d      	ldr	r3, [pc, #116]	@ (800ade0 <xTaskRemoveFromEventList+0xb0>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d11d      	bne.n	800adac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	3304      	adds	r3, #4
 800ad74:	4618      	mov	r0, r3
 800ad76:	f7fe fa63 	bl	8009240 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad7e:	4b19      	ldr	r3, [pc, #100]	@ (800ade4 <xTaskRemoveFromEventList+0xb4>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d903      	bls.n	800ad8e <xTaskRemoveFromEventList+0x5e>
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad8a:	4a16      	ldr	r2, [pc, #88]	@ (800ade4 <xTaskRemoveFromEventList+0xb4>)
 800ad8c:	6013      	str	r3, [r2, #0]
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad92:	4613      	mov	r3, r2
 800ad94:	009b      	lsls	r3, r3, #2
 800ad96:	4413      	add	r3, r2
 800ad98:	009b      	lsls	r3, r3, #2
 800ad9a:	4a13      	ldr	r2, [pc, #76]	@ (800ade8 <xTaskRemoveFromEventList+0xb8>)
 800ad9c:	441a      	add	r2, r3
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	3304      	adds	r3, #4
 800ada2:	4619      	mov	r1, r3
 800ada4:	4610      	mov	r0, r2
 800ada6:	f7fe f9ee 	bl	8009186 <vListInsertEnd>
 800adaa:	e005      	b.n	800adb8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	3318      	adds	r3, #24
 800adb0:	4619      	mov	r1, r3
 800adb2:	480e      	ldr	r0, [pc, #56]	@ (800adec <xTaskRemoveFromEventList+0xbc>)
 800adb4:	f7fe f9e7 	bl	8009186 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adbc:	4b0c      	ldr	r3, [pc, #48]	@ (800adf0 <xTaskRemoveFromEventList+0xc0>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d905      	bls.n	800add2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800adc6:	2301      	movs	r3, #1
 800adc8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800adca:	4b0a      	ldr	r3, [pc, #40]	@ (800adf4 <xTaskRemoveFromEventList+0xc4>)
 800adcc:	2201      	movs	r2, #1
 800adce:	601a      	str	r2, [r3, #0]
 800add0:	e001      	b.n	800add6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800add2:	2300      	movs	r3, #0
 800add4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800add6:	697b      	ldr	r3, [r7, #20]
}
 800add8:	4618      	mov	r0, r3
 800adda:	3718      	adds	r7, #24
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}
 800ade0:	20001430 	.word	0x20001430
 800ade4:	20001410 	.word	0x20001410
 800ade8:	20000f38 	.word	0x20000f38
 800adec:	200013c8 	.word	0x200013c8
 800adf0:	20000f34 	.word	0x20000f34
 800adf4:	2000141c 	.word	0x2000141c

0800adf8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800adf8:	b480      	push	{r7}
 800adfa:	b083      	sub	sp, #12
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ae00:	4b06      	ldr	r3, [pc, #24]	@ (800ae1c <vTaskInternalSetTimeOutState+0x24>)
 800ae02:	681a      	ldr	r2, [r3, #0]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ae08:	4b05      	ldr	r3, [pc, #20]	@ (800ae20 <vTaskInternalSetTimeOutState+0x28>)
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	605a      	str	r2, [r3, #4]
}
 800ae10:	bf00      	nop
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr
 800ae1c:	20001420 	.word	0x20001420
 800ae20:	2000140c 	.word	0x2000140c

0800ae24 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b088      	sub	sp, #32
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d10b      	bne.n	800ae4c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ae34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae38:	f383 8811 	msr	BASEPRI, r3
 800ae3c:	f3bf 8f6f 	isb	sy
 800ae40:	f3bf 8f4f 	dsb	sy
 800ae44:	613b      	str	r3, [r7, #16]
}
 800ae46:	bf00      	nop
 800ae48:	bf00      	nop
 800ae4a:	e7fd      	b.n	800ae48 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10b      	bne.n	800ae6a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ae52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae56:	f383 8811 	msr	BASEPRI, r3
 800ae5a:	f3bf 8f6f 	isb	sy
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	60fb      	str	r3, [r7, #12]
}
 800ae64:	bf00      	nop
 800ae66:	bf00      	nop
 800ae68:	e7fd      	b.n	800ae66 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ae6a:	f000 ff9d 	bl	800bda8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ae6e:	4b1d      	ldr	r3, [pc, #116]	@ (800aee4 <xTaskCheckForTimeOut+0xc0>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	69ba      	ldr	r2, [r7, #24]
 800ae7a:	1ad3      	subs	r3, r2, r3
 800ae7c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae86:	d102      	bne.n	800ae8e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	61fb      	str	r3, [r7, #28]
 800ae8c:	e023      	b.n	800aed6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	4b15      	ldr	r3, [pc, #84]	@ (800aee8 <xTaskCheckForTimeOut+0xc4>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d007      	beq.n	800aeaa <xTaskCheckForTimeOut+0x86>
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	69ba      	ldr	r2, [r7, #24]
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d302      	bcc.n	800aeaa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aea4:	2301      	movs	r3, #1
 800aea6:	61fb      	str	r3, [r7, #28]
 800aea8:	e015      	b.n	800aed6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	697a      	ldr	r2, [r7, #20]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d20b      	bcs.n	800aecc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	681a      	ldr	r2, [r3, #0]
 800aeb8:	697b      	ldr	r3, [r7, #20]
 800aeba:	1ad2      	subs	r2, r2, r3
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7ff ff99 	bl	800adf8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aec6:	2300      	movs	r3, #0
 800aec8:	61fb      	str	r3, [r7, #28]
 800aeca:	e004      	b.n	800aed6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	2200      	movs	r2, #0
 800aed0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aed2:	2301      	movs	r3, #1
 800aed4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aed6:	f000 ff99 	bl	800be0c <vPortExitCritical>

	return xReturn;
 800aeda:	69fb      	ldr	r3, [r7, #28]
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3720      	adds	r7, #32
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	2000140c 	.word	0x2000140c
 800aee8:	20001420 	.word	0x20001420

0800aeec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aeec:	b480      	push	{r7}
 800aeee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aef0:	4b03      	ldr	r3, [pc, #12]	@ (800af00 <vTaskMissedYield+0x14>)
 800aef2:	2201      	movs	r2, #1
 800aef4:	601a      	str	r2, [r3, #0]
}
 800aef6:	bf00      	nop
 800aef8:	46bd      	mov	sp, r7
 800aefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefe:	4770      	bx	lr
 800af00:	2000141c 	.word	0x2000141c

0800af04 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b082      	sub	sp, #8
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800af0c:	f000 f852 	bl	800afb4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800af10:	4b06      	ldr	r3, [pc, #24]	@ (800af2c <prvIdleTask+0x28>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	2b01      	cmp	r3, #1
 800af16:	d9f9      	bls.n	800af0c <prvIdleTask+0x8>
			{
				taskYIELD();
 800af18:	4b05      	ldr	r3, [pc, #20]	@ (800af30 <prvIdleTask+0x2c>)
 800af1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af1e:	601a      	str	r2, [r3, #0]
 800af20:	f3bf 8f4f 	dsb	sy
 800af24:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800af28:	e7f0      	b.n	800af0c <prvIdleTask+0x8>
 800af2a:	bf00      	nop
 800af2c:	20000f38 	.word	0x20000f38
 800af30:	e000ed04 	.word	0xe000ed04

0800af34 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b082      	sub	sp, #8
 800af38:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af3a:	2300      	movs	r3, #0
 800af3c:	607b      	str	r3, [r7, #4]
 800af3e:	e00c      	b.n	800af5a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	4613      	mov	r3, r2
 800af44:	009b      	lsls	r3, r3, #2
 800af46:	4413      	add	r3, r2
 800af48:	009b      	lsls	r3, r3, #2
 800af4a:	4a12      	ldr	r2, [pc, #72]	@ (800af94 <prvInitialiseTaskLists+0x60>)
 800af4c:	4413      	add	r3, r2
 800af4e:	4618      	mov	r0, r3
 800af50:	f7fe f8ec 	bl	800912c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	3301      	adds	r3, #1
 800af58:	607b      	str	r3, [r7, #4]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2b37      	cmp	r3, #55	@ 0x37
 800af5e:	d9ef      	bls.n	800af40 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800af60:	480d      	ldr	r0, [pc, #52]	@ (800af98 <prvInitialiseTaskLists+0x64>)
 800af62:	f7fe f8e3 	bl	800912c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800af66:	480d      	ldr	r0, [pc, #52]	@ (800af9c <prvInitialiseTaskLists+0x68>)
 800af68:	f7fe f8e0 	bl	800912c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800af6c:	480c      	ldr	r0, [pc, #48]	@ (800afa0 <prvInitialiseTaskLists+0x6c>)
 800af6e:	f7fe f8dd 	bl	800912c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800af72:	480c      	ldr	r0, [pc, #48]	@ (800afa4 <prvInitialiseTaskLists+0x70>)
 800af74:	f7fe f8da 	bl	800912c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800af78:	480b      	ldr	r0, [pc, #44]	@ (800afa8 <prvInitialiseTaskLists+0x74>)
 800af7a:	f7fe f8d7 	bl	800912c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800af7e:	4b0b      	ldr	r3, [pc, #44]	@ (800afac <prvInitialiseTaskLists+0x78>)
 800af80:	4a05      	ldr	r2, [pc, #20]	@ (800af98 <prvInitialiseTaskLists+0x64>)
 800af82:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800af84:	4b0a      	ldr	r3, [pc, #40]	@ (800afb0 <prvInitialiseTaskLists+0x7c>)
 800af86:	4a05      	ldr	r2, [pc, #20]	@ (800af9c <prvInitialiseTaskLists+0x68>)
 800af88:	601a      	str	r2, [r3, #0]
}
 800af8a:	bf00      	nop
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	20000f38 	.word	0x20000f38
 800af98:	20001398 	.word	0x20001398
 800af9c:	200013ac 	.word	0x200013ac
 800afa0:	200013c8 	.word	0x200013c8
 800afa4:	200013dc 	.word	0x200013dc
 800afa8:	200013f4 	.word	0x200013f4
 800afac:	200013c0 	.word	0x200013c0
 800afb0:	200013c4 	.word	0x200013c4

0800afb4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b082      	sub	sp, #8
 800afb8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800afba:	e019      	b.n	800aff0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800afbc:	f000 fef4 	bl	800bda8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afc0:	4b10      	ldr	r3, [pc, #64]	@ (800b004 <prvCheckTasksWaitingTermination+0x50>)
 800afc2:	68db      	ldr	r3, [r3, #12]
 800afc4:	68db      	ldr	r3, [r3, #12]
 800afc6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	3304      	adds	r3, #4
 800afcc:	4618      	mov	r0, r3
 800afce:	f7fe f937 	bl	8009240 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800afd2:	4b0d      	ldr	r3, [pc, #52]	@ (800b008 <prvCheckTasksWaitingTermination+0x54>)
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	3b01      	subs	r3, #1
 800afd8:	4a0b      	ldr	r2, [pc, #44]	@ (800b008 <prvCheckTasksWaitingTermination+0x54>)
 800afda:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800afdc:	4b0b      	ldr	r3, [pc, #44]	@ (800b00c <prvCheckTasksWaitingTermination+0x58>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	3b01      	subs	r3, #1
 800afe2:	4a0a      	ldr	r2, [pc, #40]	@ (800b00c <prvCheckTasksWaitingTermination+0x58>)
 800afe4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800afe6:	f000 ff11 	bl	800be0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 f810 	bl	800b010 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aff0:	4b06      	ldr	r3, [pc, #24]	@ (800b00c <prvCheckTasksWaitingTermination+0x58>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d1e1      	bne.n	800afbc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aff8:	bf00      	nop
 800affa:	bf00      	nop
 800affc:	3708      	adds	r7, #8
 800affe:	46bd      	mov	sp, r7
 800b000:	bd80      	pop	{r7, pc}
 800b002:	bf00      	nop
 800b004:	200013dc 	.word	0x200013dc
 800b008:	20001408 	.word	0x20001408
 800b00c:	200013f0 	.word	0x200013f0

0800b010 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d108      	bne.n	800b034 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b026:	4618      	mov	r0, r3
 800b028:	f001 f8ae 	bl	800c188 <vPortFree>
				vPortFree( pxTCB );
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f001 f8ab 	bl	800c188 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b032:	e019      	b.n	800b068 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b03a:	2b01      	cmp	r3, #1
 800b03c:	d103      	bne.n	800b046 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f001 f8a2 	bl	800c188 <vPortFree>
	}
 800b044:	e010      	b.n	800b068 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b04c:	2b02      	cmp	r3, #2
 800b04e:	d00b      	beq.n	800b068 <prvDeleteTCB+0x58>
	__asm volatile
 800b050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b054:	f383 8811 	msr	BASEPRI, r3
 800b058:	f3bf 8f6f 	isb	sy
 800b05c:	f3bf 8f4f 	dsb	sy
 800b060:	60fb      	str	r3, [r7, #12]
}
 800b062:	bf00      	nop
 800b064:	bf00      	nop
 800b066:	e7fd      	b.n	800b064 <prvDeleteTCB+0x54>
	}
 800b068:	bf00      	nop
 800b06a:	3710      	adds	r7, #16
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b070:	b480      	push	{r7}
 800b072:	b083      	sub	sp, #12
 800b074:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b076:	4b0c      	ldr	r3, [pc, #48]	@ (800b0a8 <prvResetNextTaskUnblockTime+0x38>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d104      	bne.n	800b08a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b080:	4b0a      	ldr	r3, [pc, #40]	@ (800b0ac <prvResetNextTaskUnblockTime+0x3c>)
 800b082:	f04f 32ff 	mov.w	r2, #4294967295
 800b086:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b088:	e008      	b.n	800b09c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b08a:	4b07      	ldr	r3, [pc, #28]	@ (800b0a8 <prvResetNextTaskUnblockTime+0x38>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	68db      	ldr	r3, [r3, #12]
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	4a04      	ldr	r2, [pc, #16]	@ (800b0ac <prvResetNextTaskUnblockTime+0x3c>)
 800b09a:	6013      	str	r3, [r2, #0]
}
 800b09c:	bf00      	nop
 800b09e:	370c      	adds	r7, #12
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a6:	4770      	bx	lr
 800b0a8:	200013c0 	.word	0x200013c0
 800b0ac:	20001428 	.word	0x20001428

0800b0b0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b083      	sub	sp, #12
 800b0b4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b0b6:	4b05      	ldr	r3, [pc, #20]	@ (800b0cc <xTaskGetCurrentTaskHandle+0x1c>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b0bc:	687b      	ldr	r3, [r7, #4]
	}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	370c      	adds	r7, #12
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	20000f34 	.word	0x20000f34

0800b0d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b083      	sub	sp, #12
 800b0d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b0d6:	4b0b      	ldr	r3, [pc, #44]	@ (800b104 <xTaskGetSchedulerState+0x34>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d102      	bne.n	800b0e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	607b      	str	r3, [r7, #4]
 800b0e2:	e008      	b.n	800b0f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0e4:	4b08      	ldr	r3, [pc, #32]	@ (800b108 <xTaskGetSchedulerState+0x38>)
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d102      	bne.n	800b0f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b0ec:	2302      	movs	r3, #2
 800b0ee:	607b      	str	r3, [r7, #4]
 800b0f0:	e001      	b.n	800b0f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b0f6:	687b      	ldr	r3, [r7, #4]
	}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	370c      	adds	r7, #12
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr
 800b104:	20001414 	.word	0x20001414
 800b108:	20001430 	.word	0x20001430

0800b10c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b084      	sub	sp, #16
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b118:	2300      	movs	r3, #0
 800b11a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d051      	beq.n	800b1c6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b126:	4b2a      	ldr	r3, [pc, #168]	@ (800b1d0 <xTaskPriorityInherit+0xc4>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d241      	bcs.n	800b1b4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	699b      	ldr	r3, [r3, #24]
 800b134:	2b00      	cmp	r3, #0
 800b136:	db06      	blt.n	800b146 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b138:	4b25      	ldr	r3, [pc, #148]	@ (800b1d0 <xTaskPriorityInherit+0xc4>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b13e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	6959      	ldr	r1, [r3, #20]
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b14e:	4613      	mov	r3, r2
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	4413      	add	r3, r2
 800b154:	009b      	lsls	r3, r3, #2
 800b156:	4a1f      	ldr	r2, [pc, #124]	@ (800b1d4 <xTaskPriorityInherit+0xc8>)
 800b158:	4413      	add	r3, r2
 800b15a:	4299      	cmp	r1, r3
 800b15c:	d122      	bne.n	800b1a4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	3304      	adds	r3, #4
 800b162:	4618      	mov	r0, r3
 800b164:	f7fe f86c 	bl	8009240 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b168:	4b19      	ldr	r3, [pc, #100]	@ (800b1d0 <xTaskPriorityInherit+0xc4>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b172:	68bb      	ldr	r3, [r7, #8]
 800b174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b176:	4b18      	ldr	r3, [pc, #96]	@ (800b1d8 <xTaskPriorityInherit+0xcc>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d903      	bls.n	800b186 <xTaskPriorityInherit+0x7a>
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b182:	4a15      	ldr	r2, [pc, #84]	@ (800b1d8 <xTaskPriorityInherit+0xcc>)
 800b184:	6013      	str	r3, [r2, #0]
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b18a:	4613      	mov	r3, r2
 800b18c:	009b      	lsls	r3, r3, #2
 800b18e:	4413      	add	r3, r2
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	4a10      	ldr	r2, [pc, #64]	@ (800b1d4 <xTaskPriorityInherit+0xc8>)
 800b194:	441a      	add	r2, r3
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	3304      	adds	r3, #4
 800b19a:	4619      	mov	r1, r3
 800b19c:	4610      	mov	r0, r2
 800b19e:	f7fd fff2 	bl	8009186 <vListInsertEnd>
 800b1a2:	e004      	b.n	800b1ae <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b1a4:	4b0a      	ldr	r3, [pc, #40]	@ (800b1d0 <xTaskPriorityInherit+0xc4>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	60fb      	str	r3, [r7, #12]
 800b1b2:	e008      	b.n	800b1c6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b1b8:	4b05      	ldr	r3, [pc, #20]	@ (800b1d0 <xTaskPriorityInherit+0xc4>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	d201      	bcs.n	800b1c6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
	}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3710      	adds	r7, #16
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	20000f34 	.word	0x20000f34
 800b1d4:	20000f38 	.word	0x20000f38
 800b1d8:	20001410 	.word	0x20001410

0800b1dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b086      	sub	sp, #24
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d058      	beq.n	800b2a4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b1f2:	4b2f      	ldr	r3, [pc, #188]	@ (800b2b0 <xTaskPriorityDisinherit+0xd4>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	693a      	ldr	r2, [r7, #16]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d00b      	beq.n	800b214 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b200:	f383 8811 	msr	BASEPRI, r3
 800b204:	f3bf 8f6f 	isb	sy
 800b208:	f3bf 8f4f 	dsb	sy
 800b20c:	60fb      	str	r3, [r7, #12]
}
 800b20e:	bf00      	nop
 800b210:	bf00      	nop
 800b212:	e7fd      	b.n	800b210 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d10b      	bne.n	800b234 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	60bb      	str	r3, [r7, #8]
}
 800b22e:	bf00      	nop
 800b230:	bf00      	nop
 800b232:	e7fd      	b.n	800b230 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b238:	1e5a      	subs	r2, r3, #1
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b246:	429a      	cmp	r2, r3
 800b248:	d02c      	beq.n	800b2a4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d128      	bne.n	800b2a4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	3304      	adds	r3, #4
 800b256:	4618      	mov	r0, r3
 800b258:	f7fd fff2 	bl	8009240 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b25c:	693b      	ldr	r3, [r7, #16]
 800b25e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b268:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b274:	4b0f      	ldr	r3, [pc, #60]	@ (800b2b4 <xTaskPriorityDisinherit+0xd8>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	429a      	cmp	r2, r3
 800b27a:	d903      	bls.n	800b284 <xTaskPriorityDisinherit+0xa8>
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b280:	4a0c      	ldr	r2, [pc, #48]	@ (800b2b4 <xTaskPriorityDisinherit+0xd8>)
 800b282:	6013      	str	r3, [r2, #0]
 800b284:	693b      	ldr	r3, [r7, #16]
 800b286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b288:	4613      	mov	r3, r2
 800b28a:	009b      	lsls	r3, r3, #2
 800b28c:	4413      	add	r3, r2
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	4a09      	ldr	r2, [pc, #36]	@ (800b2b8 <xTaskPriorityDisinherit+0xdc>)
 800b292:	441a      	add	r2, r3
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	3304      	adds	r3, #4
 800b298:	4619      	mov	r1, r3
 800b29a:	4610      	mov	r0, r2
 800b29c:	f7fd ff73 	bl	8009186 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b2a4:	697b      	ldr	r3, [r7, #20]
	}
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	3718      	adds	r7, #24
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}
 800b2ae:	bf00      	nop
 800b2b0:	20000f34 	.word	0x20000f34
 800b2b4:	20001410 	.word	0x20001410
 800b2b8:	20000f38 	.word	0x20000f38

0800b2bc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b088      	sub	sp, #32
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d06c      	beq.n	800b3ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b2d4:	69bb      	ldr	r3, [r7, #24]
 800b2d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d10b      	bne.n	800b2f4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e0:	f383 8811 	msr	BASEPRI, r3
 800b2e4:	f3bf 8f6f 	isb	sy
 800b2e8:	f3bf 8f4f 	dsb	sy
 800b2ec:	60fb      	str	r3, [r7, #12]
}
 800b2ee:	bf00      	nop
 800b2f0:	bf00      	nop
 800b2f2:	e7fd      	b.n	800b2f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b2f4:	69bb      	ldr	r3, [r7, #24]
 800b2f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2f8:	683a      	ldr	r2, [r7, #0]
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d902      	bls.n	800b304 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	61fb      	str	r3, [r7, #28]
 800b302:	e002      	b.n	800b30a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b304:	69bb      	ldr	r3, [r7, #24]
 800b306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b308:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b30a:	69bb      	ldr	r3, [r7, #24]
 800b30c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b30e:	69fa      	ldr	r2, [r7, #28]
 800b310:	429a      	cmp	r2, r3
 800b312:	d04c      	beq.n	800b3ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b314:	69bb      	ldr	r3, [r7, #24]
 800b316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b318:	697a      	ldr	r2, [r7, #20]
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d147      	bne.n	800b3ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b31e:	4b26      	ldr	r3, [pc, #152]	@ (800b3b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	69ba      	ldr	r2, [r7, #24]
 800b324:	429a      	cmp	r2, r3
 800b326:	d10b      	bne.n	800b340 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b32c:	f383 8811 	msr	BASEPRI, r3
 800b330:	f3bf 8f6f 	isb	sy
 800b334:	f3bf 8f4f 	dsb	sy
 800b338:	60bb      	str	r3, [r7, #8]
}
 800b33a:	bf00      	nop
 800b33c:	bf00      	nop
 800b33e:	e7fd      	b.n	800b33c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b344:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b346:	69bb      	ldr	r3, [r7, #24]
 800b348:	69fa      	ldr	r2, [r7, #28]
 800b34a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b34c:	69bb      	ldr	r3, [r7, #24]
 800b34e:	699b      	ldr	r3, [r3, #24]
 800b350:	2b00      	cmp	r3, #0
 800b352:	db04      	blt.n	800b35e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b354:	69fb      	ldr	r3, [r7, #28]
 800b356:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b35a:	69bb      	ldr	r3, [r7, #24]
 800b35c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b35e:	69bb      	ldr	r3, [r7, #24]
 800b360:	6959      	ldr	r1, [r3, #20]
 800b362:	693a      	ldr	r2, [r7, #16]
 800b364:	4613      	mov	r3, r2
 800b366:	009b      	lsls	r3, r3, #2
 800b368:	4413      	add	r3, r2
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	4a13      	ldr	r2, [pc, #76]	@ (800b3bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b36e:	4413      	add	r3, r2
 800b370:	4299      	cmp	r1, r3
 800b372:	d11c      	bne.n	800b3ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b374:	69bb      	ldr	r3, [r7, #24]
 800b376:	3304      	adds	r3, #4
 800b378:	4618      	mov	r0, r3
 800b37a:	f7fd ff61 	bl	8009240 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b37e:	69bb      	ldr	r3, [r7, #24]
 800b380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b382:	4b0f      	ldr	r3, [pc, #60]	@ (800b3c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	429a      	cmp	r2, r3
 800b388:	d903      	bls.n	800b392 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b38a:	69bb      	ldr	r3, [r7, #24]
 800b38c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b38e:	4a0c      	ldr	r2, [pc, #48]	@ (800b3c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b390:	6013      	str	r3, [r2, #0]
 800b392:	69bb      	ldr	r3, [r7, #24]
 800b394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b396:	4613      	mov	r3, r2
 800b398:	009b      	lsls	r3, r3, #2
 800b39a:	4413      	add	r3, r2
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	4a07      	ldr	r2, [pc, #28]	@ (800b3bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b3a0:	441a      	add	r2, r3
 800b3a2:	69bb      	ldr	r3, [r7, #24]
 800b3a4:	3304      	adds	r3, #4
 800b3a6:	4619      	mov	r1, r3
 800b3a8:	4610      	mov	r0, r2
 800b3aa:	f7fd feec 	bl	8009186 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b3ae:	bf00      	nop
 800b3b0:	3720      	adds	r7, #32
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	20000f34 	.word	0x20000f34
 800b3bc:	20000f38 	.word	0x20000f38
 800b3c0:	20001410 	.word	0x20001410

0800b3c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b3c4:	b480      	push	{r7}
 800b3c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b3c8:	4b07      	ldr	r3, [pc, #28]	@ (800b3e8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d004      	beq.n	800b3da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b3d0:	4b05      	ldr	r3, [pc, #20]	@ (800b3e8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b3d6:	3201      	adds	r2, #1
 800b3d8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b3da:	4b03      	ldr	r3, [pc, #12]	@ (800b3e8 <pvTaskIncrementMutexHeldCount+0x24>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
	}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e6:	4770      	bx	lr
 800b3e8:	20000f34 	.word	0x20000f34

0800b3ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b084      	sub	sp, #16
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
 800b3f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b3f6:	4b21      	ldr	r3, [pc, #132]	@ (800b47c <prvAddCurrentTaskToDelayedList+0x90>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3fc:	4b20      	ldr	r3, [pc, #128]	@ (800b480 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	3304      	adds	r3, #4
 800b402:	4618      	mov	r0, r3
 800b404:	f7fd ff1c 	bl	8009240 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b40e:	d10a      	bne.n	800b426 <prvAddCurrentTaskToDelayedList+0x3a>
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d007      	beq.n	800b426 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b416:	4b1a      	ldr	r3, [pc, #104]	@ (800b480 <prvAddCurrentTaskToDelayedList+0x94>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	3304      	adds	r3, #4
 800b41c:	4619      	mov	r1, r3
 800b41e:	4819      	ldr	r0, [pc, #100]	@ (800b484 <prvAddCurrentTaskToDelayedList+0x98>)
 800b420:	f7fd feb1 	bl	8009186 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b424:	e026      	b.n	800b474 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b426:	68fa      	ldr	r2, [r7, #12]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	4413      	add	r3, r2
 800b42c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b42e:	4b14      	ldr	r3, [pc, #80]	@ (800b480 <prvAddCurrentTaskToDelayedList+0x94>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b436:	68ba      	ldr	r2, [r7, #8]
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d209      	bcs.n	800b452 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b43e:	4b12      	ldr	r3, [pc, #72]	@ (800b488 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	4b0f      	ldr	r3, [pc, #60]	@ (800b480 <prvAddCurrentTaskToDelayedList+0x94>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	3304      	adds	r3, #4
 800b448:	4619      	mov	r1, r3
 800b44a:	4610      	mov	r0, r2
 800b44c:	f7fd febf 	bl	80091ce <vListInsert>
}
 800b450:	e010      	b.n	800b474 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b452:	4b0e      	ldr	r3, [pc, #56]	@ (800b48c <prvAddCurrentTaskToDelayedList+0xa0>)
 800b454:	681a      	ldr	r2, [r3, #0]
 800b456:	4b0a      	ldr	r3, [pc, #40]	@ (800b480 <prvAddCurrentTaskToDelayedList+0x94>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	3304      	adds	r3, #4
 800b45c:	4619      	mov	r1, r3
 800b45e:	4610      	mov	r0, r2
 800b460:	f7fd feb5 	bl	80091ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b464:	4b0a      	ldr	r3, [pc, #40]	@ (800b490 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	68ba      	ldr	r2, [r7, #8]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d202      	bcs.n	800b474 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b46e:	4a08      	ldr	r2, [pc, #32]	@ (800b490 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	6013      	str	r3, [r2, #0]
}
 800b474:	bf00      	nop
 800b476:	3710      	adds	r7, #16
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}
 800b47c:	2000140c 	.word	0x2000140c
 800b480:	20000f34 	.word	0x20000f34
 800b484:	200013f4 	.word	0x200013f4
 800b488:	200013c4 	.word	0x200013c4
 800b48c:	200013c0 	.word	0x200013c0
 800b490:	20001428 	.word	0x20001428

0800b494 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b08a      	sub	sp, #40	@ 0x28
 800b498:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b49a:	2300      	movs	r3, #0
 800b49c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b49e:	f000 fb13 	bl	800bac8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b4a2:	4b1d      	ldr	r3, [pc, #116]	@ (800b518 <xTimerCreateTimerTask+0x84>)
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d021      	beq.n	800b4ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b4b2:	1d3a      	adds	r2, r7, #4
 800b4b4:	f107 0108 	add.w	r1, r7, #8
 800b4b8:	f107 030c 	add.w	r3, r7, #12
 800b4bc:	4618      	mov	r0, r3
 800b4be:	f7fd fe1b 	bl	80090f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b4c2:	6879      	ldr	r1, [r7, #4]
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	68fa      	ldr	r2, [r7, #12]
 800b4c8:	9202      	str	r2, [sp, #8]
 800b4ca:	9301      	str	r3, [sp, #4]
 800b4cc:	2302      	movs	r3, #2
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	460a      	mov	r2, r1
 800b4d4:	4911      	ldr	r1, [pc, #68]	@ (800b51c <xTimerCreateTimerTask+0x88>)
 800b4d6:	4812      	ldr	r0, [pc, #72]	@ (800b520 <xTimerCreateTimerTask+0x8c>)
 800b4d8:	f7fe ffc0 	bl	800a45c <xTaskCreateStatic>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	4a11      	ldr	r2, [pc, #68]	@ (800b524 <xTimerCreateTimerTask+0x90>)
 800b4e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b4e2:	4b10      	ldr	r3, [pc, #64]	@ (800b524 <xTimerCreateTimerTask+0x90>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d001      	beq.n	800b4ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d10b      	bne.n	800b50c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b4f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4f8:	f383 8811 	msr	BASEPRI, r3
 800b4fc:	f3bf 8f6f 	isb	sy
 800b500:	f3bf 8f4f 	dsb	sy
 800b504:	613b      	str	r3, [r7, #16]
}
 800b506:	bf00      	nop
 800b508:	bf00      	nop
 800b50a:	e7fd      	b.n	800b508 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b50c:	697b      	ldr	r3, [r7, #20]
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3718      	adds	r7, #24
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	20001464 	.word	0x20001464
 800b51c:	0800f20c 	.word	0x0800f20c
 800b520:	0800b661 	.word	0x0800b661
 800b524:	20001468 	.word	0x20001468

0800b528 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b08a      	sub	sp, #40	@ 0x28
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	60b9      	str	r1, [r7, #8]
 800b532:	607a      	str	r2, [r7, #4]
 800b534:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b536:	2300      	movs	r3, #0
 800b538:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d10b      	bne.n	800b558 <xTimerGenericCommand+0x30>
	__asm volatile
 800b540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b544:	f383 8811 	msr	BASEPRI, r3
 800b548:	f3bf 8f6f 	isb	sy
 800b54c:	f3bf 8f4f 	dsb	sy
 800b550:	623b      	str	r3, [r7, #32]
}
 800b552:	bf00      	nop
 800b554:	bf00      	nop
 800b556:	e7fd      	b.n	800b554 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b558:	4b19      	ldr	r3, [pc, #100]	@ (800b5c0 <xTimerGenericCommand+0x98>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d02a      	beq.n	800b5b6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	2b05      	cmp	r3, #5
 800b570:	dc18      	bgt.n	800b5a4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b572:	f7ff fdad 	bl	800b0d0 <xTaskGetSchedulerState>
 800b576:	4603      	mov	r3, r0
 800b578:	2b02      	cmp	r3, #2
 800b57a:	d109      	bne.n	800b590 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b57c:	4b10      	ldr	r3, [pc, #64]	@ (800b5c0 <xTimerGenericCommand+0x98>)
 800b57e:	6818      	ldr	r0, [r3, #0]
 800b580:	f107 0110 	add.w	r1, r7, #16
 800b584:	2300      	movs	r3, #0
 800b586:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b588:	f7fe f8f0 	bl	800976c <xQueueGenericSend>
 800b58c:	6278      	str	r0, [r7, #36]	@ 0x24
 800b58e:	e012      	b.n	800b5b6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b590:	4b0b      	ldr	r3, [pc, #44]	@ (800b5c0 <xTimerGenericCommand+0x98>)
 800b592:	6818      	ldr	r0, [r3, #0]
 800b594:	f107 0110 	add.w	r1, r7, #16
 800b598:	2300      	movs	r3, #0
 800b59a:	2200      	movs	r2, #0
 800b59c:	f7fe f8e6 	bl	800976c <xQueueGenericSend>
 800b5a0:	6278      	str	r0, [r7, #36]	@ 0x24
 800b5a2:	e008      	b.n	800b5b6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b5a4:	4b06      	ldr	r3, [pc, #24]	@ (800b5c0 <xTimerGenericCommand+0x98>)
 800b5a6:	6818      	ldr	r0, [r3, #0]
 800b5a8:	f107 0110 	add.w	r1, r7, #16
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	683a      	ldr	r2, [r7, #0]
 800b5b0:	f7fe f9de 	bl	8009970 <xQueueGenericSendFromISR>
 800b5b4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3728      	adds	r7, #40	@ 0x28
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}
 800b5c0:	20001464 	.word	0x20001464

0800b5c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b088      	sub	sp, #32
 800b5c8:	af02      	add	r7, sp, #8
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ce:	4b23      	ldr	r3, [pc, #140]	@ (800b65c <prvProcessExpiredTimer+0x98>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	68db      	ldr	r3, [r3, #12]
 800b5d4:	68db      	ldr	r3, [r3, #12]
 800b5d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b5d8:	697b      	ldr	r3, [r7, #20]
 800b5da:	3304      	adds	r3, #4
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7fd fe2f 	bl	8009240 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5e8:	f003 0304 	and.w	r3, r3, #4
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d023      	beq.n	800b638 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	699a      	ldr	r2, [r3, #24]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	18d1      	adds	r1, r2, r3
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	683a      	ldr	r2, [r7, #0]
 800b5fc:	6978      	ldr	r0, [r7, #20]
 800b5fe:	f000 f8d5 	bl	800b7ac <prvInsertTimerInActiveList>
 800b602:	4603      	mov	r3, r0
 800b604:	2b00      	cmp	r3, #0
 800b606:	d020      	beq.n	800b64a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b608:	2300      	movs	r3, #0
 800b60a:	9300      	str	r3, [sp, #0]
 800b60c:	2300      	movs	r3, #0
 800b60e:	687a      	ldr	r2, [r7, #4]
 800b610:	2100      	movs	r1, #0
 800b612:	6978      	ldr	r0, [r7, #20]
 800b614:	f7ff ff88 	bl	800b528 <xTimerGenericCommand>
 800b618:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d114      	bne.n	800b64a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	60fb      	str	r3, [r7, #12]
}
 800b632:	bf00      	nop
 800b634:	bf00      	nop
 800b636:	e7fd      	b.n	800b634 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b63e:	f023 0301 	bic.w	r3, r3, #1
 800b642:	b2da      	uxtb	r2, r3
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b64a:	697b      	ldr	r3, [r7, #20]
 800b64c:	6a1b      	ldr	r3, [r3, #32]
 800b64e:	6978      	ldr	r0, [r7, #20]
 800b650:	4798      	blx	r3
}
 800b652:	bf00      	nop
 800b654:	3718      	adds	r7, #24
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}
 800b65a:	bf00      	nop
 800b65c:	2000145c 	.word	0x2000145c

0800b660 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b084      	sub	sp, #16
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b668:	f107 0308 	add.w	r3, r7, #8
 800b66c:	4618      	mov	r0, r3
 800b66e:	f000 f859 	bl	800b724 <prvGetNextExpireTime>
 800b672:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	4619      	mov	r1, r3
 800b678:	68f8      	ldr	r0, [r7, #12]
 800b67a:	f000 f805 	bl	800b688 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b67e:	f000 f8d7 	bl	800b830 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b682:	bf00      	nop
 800b684:	e7f0      	b.n	800b668 <prvTimerTask+0x8>
	...

0800b688 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b084      	sub	sp, #16
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
 800b690:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b692:	f7ff f927 	bl	800a8e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b696:	f107 0308 	add.w	r3, r7, #8
 800b69a:	4618      	mov	r0, r3
 800b69c:	f000 f866 	bl	800b76c <prvSampleTimeNow>
 800b6a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d130      	bne.n	800b70a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d10a      	bne.n	800b6c4 <prvProcessTimerOrBlockTask+0x3c>
 800b6ae:	687a      	ldr	r2, [r7, #4]
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d806      	bhi.n	800b6c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b6b6:	f7ff f923 	bl	800a900 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b6ba:	68f9      	ldr	r1, [r7, #12]
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f7ff ff81 	bl	800b5c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b6c2:	e024      	b.n	800b70e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d008      	beq.n	800b6dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b6ca:	4b13      	ldr	r3, [pc, #76]	@ (800b718 <prvProcessTimerOrBlockTask+0x90>)
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d101      	bne.n	800b6d8 <prvProcessTimerOrBlockTask+0x50>
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e000      	b.n	800b6da <prvProcessTimerOrBlockTask+0x52>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b6dc:	4b0f      	ldr	r3, [pc, #60]	@ (800b71c <prvProcessTimerOrBlockTask+0x94>)
 800b6de:	6818      	ldr	r0, [r3, #0]
 800b6e0:	687a      	ldr	r2, [r7, #4]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	1ad3      	subs	r3, r2, r3
 800b6e6:	683a      	ldr	r2, [r7, #0]
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	f7fe fe83 	bl	800a3f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b6ee:	f7ff f907 	bl	800a900 <xTaskResumeAll>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d10a      	bne.n	800b70e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b6f8:	4b09      	ldr	r3, [pc, #36]	@ (800b720 <prvProcessTimerOrBlockTask+0x98>)
 800b6fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6fe:	601a      	str	r2, [r3, #0]
 800b700:	f3bf 8f4f 	dsb	sy
 800b704:	f3bf 8f6f 	isb	sy
}
 800b708:	e001      	b.n	800b70e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b70a:	f7ff f8f9 	bl	800a900 <xTaskResumeAll>
}
 800b70e:	bf00      	nop
 800b710:	3710      	adds	r7, #16
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
 800b716:	bf00      	nop
 800b718:	20001460 	.word	0x20001460
 800b71c:	20001464 	.word	0x20001464
 800b720:	e000ed04 	.word	0xe000ed04

0800b724 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b724:	b480      	push	{r7}
 800b726:	b085      	sub	sp, #20
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b72c:	4b0e      	ldr	r3, [pc, #56]	@ (800b768 <prvGetNextExpireTime+0x44>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d101      	bne.n	800b73a <prvGetNextExpireTime+0x16>
 800b736:	2201      	movs	r2, #1
 800b738:	e000      	b.n	800b73c <prvGetNextExpireTime+0x18>
 800b73a:	2200      	movs	r2, #0
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d105      	bne.n	800b754 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b748:	4b07      	ldr	r3, [pc, #28]	@ (800b768 <prvGetNextExpireTime+0x44>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	68db      	ldr	r3, [r3, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	60fb      	str	r3, [r7, #12]
 800b752:	e001      	b.n	800b758 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b754:	2300      	movs	r3, #0
 800b756:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b758:	68fb      	ldr	r3, [r7, #12]
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3714      	adds	r7, #20
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr
 800b766:	bf00      	nop
 800b768:	2000145c 	.word	0x2000145c

0800b76c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b084      	sub	sp, #16
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b774:	f7ff f962 	bl	800aa3c <xTaskGetTickCount>
 800b778:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b77a:	4b0b      	ldr	r3, [pc, #44]	@ (800b7a8 <prvSampleTimeNow+0x3c>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	68fa      	ldr	r2, [r7, #12]
 800b780:	429a      	cmp	r2, r3
 800b782:	d205      	bcs.n	800b790 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b784:	f000 f93a 	bl	800b9fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2201      	movs	r2, #1
 800b78c:	601a      	str	r2, [r3, #0]
 800b78e:	e002      	b.n	800b796 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2200      	movs	r2, #0
 800b794:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b796:	4a04      	ldr	r2, [pc, #16]	@ (800b7a8 <prvSampleTimeNow+0x3c>)
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b79c:	68fb      	ldr	r3, [r7, #12]
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	3710      	adds	r7, #16
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	2000146c 	.word	0x2000146c

0800b7ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b086      	sub	sp, #24
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	60b9      	str	r1, [r7, #8]
 800b7b6:	607a      	str	r2, [r7, #4]
 800b7b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	68ba      	ldr	r2, [r7, #8]
 800b7c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	68fa      	ldr	r2, [r7, #12]
 800b7c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b7ca:	68ba      	ldr	r2, [r7, #8]
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d812      	bhi.n	800b7f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7d2:	687a      	ldr	r2, [r7, #4]
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	1ad2      	subs	r2, r2, r3
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	699b      	ldr	r3, [r3, #24]
 800b7dc:	429a      	cmp	r2, r3
 800b7de:	d302      	bcc.n	800b7e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	617b      	str	r3, [r7, #20]
 800b7e4:	e01b      	b.n	800b81e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b7e6:	4b10      	ldr	r3, [pc, #64]	@ (800b828 <prvInsertTimerInActiveList+0x7c>)
 800b7e8:	681a      	ldr	r2, [r3, #0]
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	3304      	adds	r3, #4
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	4610      	mov	r0, r2
 800b7f2:	f7fd fcec 	bl	80091ce <vListInsert>
 800b7f6:	e012      	b.n	800b81e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b7f8:	687a      	ldr	r2, [r7, #4]
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d206      	bcs.n	800b80e <prvInsertTimerInActiveList+0x62>
 800b800:	68ba      	ldr	r2, [r7, #8]
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	429a      	cmp	r2, r3
 800b806:	d302      	bcc.n	800b80e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b808:	2301      	movs	r3, #1
 800b80a:	617b      	str	r3, [r7, #20]
 800b80c:	e007      	b.n	800b81e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b80e:	4b07      	ldr	r3, [pc, #28]	@ (800b82c <prvInsertTimerInActiveList+0x80>)
 800b810:	681a      	ldr	r2, [r3, #0]
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	3304      	adds	r3, #4
 800b816:	4619      	mov	r1, r3
 800b818:	4610      	mov	r0, r2
 800b81a:	f7fd fcd8 	bl	80091ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b81e:	697b      	ldr	r3, [r7, #20]
}
 800b820:	4618      	mov	r0, r3
 800b822:	3718      	adds	r7, #24
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}
 800b828:	20001460 	.word	0x20001460
 800b82c:	2000145c 	.word	0x2000145c

0800b830 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b08e      	sub	sp, #56	@ 0x38
 800b834:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b836:	e0ce      	b.n	800b9d6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	da19      	bge.n	800b872 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b83e:	1d3b      	adds	r3, r7, #4
 800b840:	3304      	adds	r3, #4
 800b842:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b846:	2b00      	cmp	r3, #0
 800b848:	d10b      	bne.n	800b862 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b84a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b84e:	f383 8811 	msr	BASEPRI, r3
 800b852:	f3bf 8f6f 	isb	sy
 800b856:	f3bf 8f4f 	dsb	sy
 800b85a:	61fb      	str	r3, [r7, #28]
}
 800b85c:	bf00      	nop
 800b85e:	bf00      	nop
 800b860:	e7fd      	b.n	800b85e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b868:	6850      	ldr	r0, [r2, #4]
 800b86a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b86c:	6892      	ldr	r2, [r2, #8]
 800b86e:	4611      	mov	r1, r2
 800b870:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2b00      	cmp	r3, #0
 800b876:	f2c0 80ae 	blt.w	800b9d6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b87e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b880:	695b      	ldr	r3, [r3, #20]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d004      	beq.n	800b890 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b888:	3304      	adds	r3, #4
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7fd fcd8 	bl	8009240 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b890:	463b      	mov	r3, r7
 800b892:	4618      	mov	r0, r3
 800b894:	f7ff ff6a 	bl	800b76c <prvSampleTimeNow>
 800b898:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2b09      	cmp	r3, #9
 800b89e:	f200 8097 	bhi.w	800b9d0 <prvProcessReceivedCommands+0x1a0>
 800b8a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b8a8 <prvProcessReceivedCommands+0x78>)
 800b8a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8a8:	0800b8d1 	.word	0x0800b8d1
 800b8ac:	0800b8d1 	.word	0x0800b8d1
 800b8b0:	0800b8d1 	.word	0x0800b8d1
 800b8b4:	0800b947 	.word	0x0800b947
 800b8b8:	0800b95b 	.word	0x0800b95b
 800b8bc:	0800b9a7 	.word	0x0800b9a7
 800b8c0:	0800b8d1 	.word	0x0800b8d1
 800b8c4:	0800b8d1 	.word	0x0800b8d1
 800b8c8:	0800b947 	.word	0x0800b947
 800b8cc:	0800b95b 	.word	0x0800b95b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b8d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b8d6:	f043 0301 	orr.w	r3, r3, #1
 800b8da:	b2da      	uxtb	r2, r3
 800b8dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b8e2:	68ba      	ldr	r2, [r7, #8]
 800b8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8e6:	699b      	ldr	r3, [r3, #24]
 800b8e8:	18d1      	adds	r1, r2, r3
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b8f0:	f7ff ff5c 	bl	800b7ac <prvInsertTimerInActiveList>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d06c      	beq.n	800b9d4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b8fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8fc:	6a1b      	ldr	r3, [r3, #32]
 800b8fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b900:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b904:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b908:	f003 0304 	and.w	r3, r3, #4
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d061      	beq.n	800b9d4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b910:	68ba      	ldr	r2, [r7, #8]
 800b912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b914:	699b      	ldr	r3, [r3, #24]
 800b916:	441a      	add	r2, r3
 800b918:	2300      	movs	r3, #0
 800b91a:	9300      	str	r3, [sp, #0]
 800b91c:	2300      	movs	r3, #0
 800b91e:	2100      	movs	r1, #0
 800b920:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b922:	f7ff fe01 	bl	800b528 <xTimerGenericCommand>
 800b926:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b928:	6a3b      	ldr	r3, [r7, #32]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d152      	bne.n	800b9d4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b92e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b932:	f383 8811 	msr	BASEPRI, r3
 800b936:	f3bf 8f6f 	isb	sy
 800b93a:	f3bf 8f4f 	dsb	sy
 800b93e:	61bb      	str	r3, [r7, #24]
}
 800b940:	bf00      	nop
 800b942:	bf00      	nop
 800b944:	e7fd      	b.n	800b942 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b948:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b94c:	f023 0301 	bic.w	r3, r3, #1
 800b950:	b2da      	uxtb	r2, r3
 800b952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b954:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b958:	e03d      	b.n	800b9d6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b95a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b960:	f043 0301 	orr.w	r3, r3, #1
 800b964:	b2da      	uxtb	r2, r3
 800b966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b968:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b96c:	68ba      	ldr	r2, [r7, #8]
 800b96e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b970:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b974:	699b      	ldr	r3, [r3, #24]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d10b      	bne.n	800b992 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b97e:	f383 8811 	msr	BASEPRI, r3
 800b982:	f3bf 8f6f 	isb	sy
 800b986:	f3bf 8f4f 	dsb	sy
 800b98a:	617b      	str	r3, [r7, #20]
}
 800b98c:	bf00      	nop
 800b98e:	bf00      	nop
 800b990:	e7fd      	b.n	800b98e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b994:	699a      	ldr	r2, [r3, #24]
 800b996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b998:	18d1      	adds	r1, r2, r3
 800b99a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b99e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9a0:	f7ff ff04 	bl	800b7ac <prvInsertTimerInActiveList>
					break;
 800b9a4:	e017      	b.n	800b9d6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b9a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9ac:	f003 0302 	and.w	r3, r3, #2
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d103      	bne.n	800b9bc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b9b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9b6:	f000 fbe7 	bl	800c188 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b9ba:	e00c      	b.n	800b9d6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9c2:	f023 0301 	bic.w	r3, r3, #1
 800b9c6:	b2da      	uxtb	r2, r3
 800b9c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b9ce:	e002      	b.n	800b9d6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b9d0:	bf00      	nop
 800b9d2:	e000      	b.n	800b9d6 <prvProcessReceivedCommands+0x1a6>
					break;
 800b9d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b9d6:	4b08      	ldr	r3, [pc, #32]	@ (800b9f8 <prvProcessReceivedCommands+0x1c8>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	1d39      	adds	r1, r7, #4
 800b9dc:	2200      	movs	r2, #0
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7fe f8f4 	bl	8009bcc <xQueueReceive>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f47f af26 	bne.w	800b838 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b9ec:	bf00      	nop
 800b9ee:	bf00      	nop
 800b9f0:	3730      	adds	r7, #48	@ 0x30
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	20001464 	.word	0x20001464

0800b9fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b088      	sub	sp, #32
 800ba00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba02:	e049      	b.n	800ba98 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba04:	4b2e      	ldr	r3, [pc, #184]	@ (800bac0 <prvSwitchTimerLists+0xc4>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68db      	ldr	r3, [r3, #12]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba0e:	4b2c      	ldr	r3, [pc, #176]	@ (800bac0 <prvSwitchTimerLists+0xc4>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	68db      	ldr	r3, [r3, #12]
 800ba16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	3304      	adds	r3, #4
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	f7fd fc0f 	bl	8009240 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	6a1b      	ldr	r3, [r3, #32]
 800ba26:	68f8      	ldr	r0, [r7, #12]
 800ba28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba30:	f003 0304 	and.w	r3, r3, #4
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d02f      	beq.n	800ba98 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	699b      	ldr	r3, [r3, #24]
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	4413      	add	r3, r2
 800ba40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ba42:	68ba      	ldr	r2, [r7, #8]
 800ba44:	693b      	ldr	r3, [r7, #16]
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d90e      	bls.n	800ba68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	68ba      	ldr	r2, [r7, #8]
 800ba4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	68fa      	ldr	r2, [r7, #12]
 800ba54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ba56:	4b1a      	ldr	r3, [pc, #104]	@ (800bac0 <prvSwitchTimerLists+0xc4>)
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	3304      	adds	r3, #4
 800ba5e:	4619      	mov	r1, r3
 800ba60:	4610      	mov	r0, r2
 800ba62:	f7fd fbb4 	bl	80091ce <vListInsert>
 800ba66:	e017      	b.n	800ba98 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ba68:	2300      	movs	r3, #0
 800ba6a:	9300      	str	r3, [sp, #0]
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	693a      	ldr	r2, [r7, #16]
 800ba70:	2100      	movs	r1, #0
 800ba72:	68f8      	ldr	r0, [r7, #12]
 800ba74:	f7ff fd58 	bl	800b528 <xTimerGenericCommand>
 800ba78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d10b      	bne.n	800ba98 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ba80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba84:	f383 8811 	msr	BASEPRI, r3
 800ba88:	f3bf 8f6f 	isb	sy
 800ba8c:	f3bf 8f4f 	dsb	sy
 800ba90:	603b      	str	r3, [r7, #0]
}
 800ba92:	bf00      	nop
 800ba94:	bf00      	nop
 800ba96:	e7fd      	b.n	800ba94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba98:	4b09      	ldr	r3, [pc, #36]	@ (800bac0 <prvSwitchTimerLists+0xc4>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d1b0      	bne.n	800ba04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800baa2:	4b07      	ldr	r3, [pc, #28]	@ (800bac0 <prvSwitchTimerLists+0xc4>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800baa8:	4b06      	ldr	r3, [pc, #24]	@ (800bac4 <prvSwitchTimerLists+0xc8>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	4a04      	ldr	r2, [pc, #16]	@ (800bac0 <prvSwitchTimerLists+0xc4>)
 800baae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bab0:	4a04      	ldr	r2, [pc, #16]	@ (800bac4 <prvSwitchTimerLists+0xc8>)
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	6013      	str	r3, [r2, #0]
}
 800bab6:	bf00      	nop
 800bab8:	3718      	adds	r7, #24
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	2000145c 	.word	0x2000145c
 800bac4:	20001460 	.word	0x20001460

0800bac8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b082      	sub	sp, #8
 800bacc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bace:	f000 f96b 	bl	800bda8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bad2:	4b15      	ldr	r3, [pc, #84]	@ (800bb28 <prvCheckForValidListAndQueue+0x60>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d120      	bne.n	800bb1c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bada:	4814      	ldr	r0, [pc, #80]	@ (800bb2c <prvCheckForValidListAndQueue+0x64>)
 800badc:	f7fd fb26 	bl	800912c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bae0:	4813      	ldr	r0, [pc, #76]	@ (800bb30 <prvCheckForValidListAndQueue+0x68>)
 800bae2:	f7fd fb23 	bl	800912c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bae6:	4b13      	ldr	r3, [pc, #76]	@ (800bb34 <prvCheckForValidListAndQueue+0x6c>)
 800bae8:	4a10      	ldr	r2, [pc, #64]	@ (800bb2c <prvCheckForValidListAndQueue+0x64>)
 800baea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800baec:	4b12      	ldr	r3, [pc, #72]	@ (800bb38 <prvCheckForValidListAndQueue+0x70>)
 800baee:	4a10      	ldr	r2, [pc, #64]	@ (800bb30 <prvCheckForValidListAndQueue+0x68>)
 800baf0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800baf2:	2300      	movs	r3, #0
 800baf4:	9300      	str	r3, [sp, #0]
 800baf6:	4b11      	ldr	r3, [pc, #68]	@ (800bb3c <prvCheckForValidListAndQueue+0x74>)
 800baf8:	4a11      	ldr	r2, [pc, #68]	@ (800bb40 <prvCheckForValidListAndQueue+0x78>)
 800bafa:	2110      	movs	r1, #16
 800bafc:	200a      	movs	r0, #10
 800bafe:	f7fd fc33 	bl	8009368 <xQueueGenericCreateStatic>
 800bb02:	4603      	mov	r3, r0
 800bb04:	4a08      	ldr	r2, [pc, #32]	@ (800bb28 <prvCheckForValidListAndQueue+0x60>)
 800bb06:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bb08:	4b07      	ldr	r3, [pc, #28]	@ (800bb28 <prvCheckForValidListAndQueue+0x60>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d005      	beq.n	800bb1c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bb10:	4b05      	ldr	r3, [pc, #20]	@ (800bb28 <prvCheckForValidListAndQueue+0x60>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	490b      	ldr	r1, [pc, #44]	@ (800bb44 <prvCheckForValidListAndQueue+0x7c>)
 800bb16:	4618      	mov	r0, r3
 800bb18:	f7fe fc18 	bl	800a34c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bb1c:	f000 f976 	bl	800be0c <vPortExitCritical>
}
 800bb20:	bf00      	nop
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	bf00      	nop
 800bb28:	20001464 	.word	0x20001464
 800bb2c:	20001434 	.word	0x20001434
 800bb30:	20001448 	.word	0x20001448
 800bb34:	2000145c 	.word	0x2000145c
 800bb38:	20001460 	.word	0x20001460
 800bb3c:	20001510 	.word	0x20001510
 800bb40:	20001470 	.word	0x20001470
 800bb44:	0800f214 	.word	0x0800f214

0800bb48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b085      	sub	sp, #20
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	60f8      	str	r0, [r7, #12]
 800bb50:	60b9      	str	r1, [r7, #8]
 800bb52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	3b04      	subs	r3, #4
 800bb58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bb60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	3b04      	subs	r3, #4
 800bb66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	f023 0201 	bic.w	r2, r3, #1
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	3b04      	subs	r3, #4
 800bb76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bb78:	4a0c      	ldr	r2, [pc, #48]	@ (800bbac <pxPortInitialiseStack+0x64>)
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	3b14      	subs	r3, #20
 800bb82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bb84:	687a      	ldr	r2, [r7, #4]
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	3b04      	subs	r3, #4
 800bb8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	f06f 0202 	mvn.w	r2, #2
 800bb96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	3b20      	subs	r3, #32
 800bb9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
}
 800bba0:	4618      	mov	r0, r3
 800bba2:	3714      	adds	r7, #20
 800bba4:	46bd      	mov	sp, r7
 800bba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbaa:	4770      	bx	lr
 800bbac:	0800bbb1 	.word	0x0800bbb1

0800bbb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bbb0:	b480      	push	{r7}
 800bbb2:	b085      	sub	sp, #20
 800bbb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bbba:	4b13      	ldr	r3, [pc, #76]	@ (800bc08 <prvTaskExitError+0x58>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbc2:	d00b      	beq.n	800bbdc <prvTaskExitError+0x2c>
	__asm volatile
 800bbc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc8:	f383 8811 	msr	BASEPRI, r3
 800bbcc:	f3bf 8f6f 	isb	sy
 800bbd0:	f3bf 8f4f 	dsb	sy
 800bbd4:	60fb      	str	r3, [r7, #12]
}
 800bbd6:	bf00      	nop
 800bbd8:	bf00      	nop
 800bbda:	e7fd      	b.n	800bbd8 <prvTaskExitError+0x28>
	__asm volatile
 800bbdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbe0:	f383 8811 	msr	BASEPRI, r3
 800bbe4:	f3bf 8f6f 	isb	sy
 800bbe8:	f3bf 8f4f 	dsb	sy
 800bbec:	60bb      	str	r3, [r7, #8]
}
 800bbee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bbf0:	bf00      	nop
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d0fc      	beq.n	800bbf2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bbf8:	bf00      	nop
 800bbfa:	bf00      	nop
 800bbfc:	3714      	adds	r7, #20
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc04:	4770      	bx	lr
 800bc06:	bf00      	nop
 800bc08:	2000000c 	.word	0x2000000c
 800bc0c:	00000000 	.word	0x00000000

0800bc10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bc10:	4b07      	ldr	r3, [pc, #28]	@ (800bc30 <pxCurrentTCBConst2>)
 800bc12:	6819      	ldr	r1, [r3, #0]
 800bc14:	6808      	ldr	r0, [r1, #0]
 800bc16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc1a:	f380 8809 	msr	PSP, r0
 800bc1e:	f3bf 8f6f 	isb	sy
 800bc22:	f04f 0000 	mov.w	r0, #0
 800bc26:	f380 8811 	msr	BASEPRI, r0
 800bc2a:	4770      	bx	lr
 800bc2c:	f3af 8000 	nop.w

0800bc30 <pxCurrentTCBConst2>:
 800bc30:	20000f34 	.word	0x20000f34
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bc34:	bf00      	nop
 800bc36:	bf00      	nop

0800bc38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bc38:	4808      	ldr	r0, [pc, #32]	@ (800bc5c <prvPortStartFirstTask+0x24>)
 800bc3a:	6800      	ldr	r0, [r0, #0]
 800bc3c:	6800      	ldr	r0, [r0, #0]
 800bc3e:	f380 8808 	msr	MSP, r0
 800bc42:	f04f 0000 	mov.w	r0, #0
 800bc46:	f380 8814 	msr	CONTROL, r0
 800bc4a:	b662      	cpsie	i
 800bc4c:	b661      	cpsie	f
 800bc4e:	f3bf 8f4f 	dsb	sy
 800bc52:	f3bf 8f6f 	isb	sy
 800bc56:	df00      	svc	0
 800bc58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bc5a:	bf00      	nop
 800bc5c:	e000ed08 	.word	0xe000ed08

0800bc60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b086      	sub	sp, #24
 800bc64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bc66:	4b47      	ldr	r3, [pc, #284]	@ (800bd84 <xPortStartScheduler+0x124>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	4a47      	ldr	r2, [pc, #284]	@ (800bd88 <xPortStartScheduler+0x128>)
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d10b      	bne.n	800bc88 <xPortStartScheduler+0x28>
	__asm volatile
 800bc70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc74:	f383 8811 	msr	BASEPRI, r3
 800bc78:	f3bf 8f6f 	isb	sy
 800bc7c:	f3bf 8f4f 	dsb	sy
 800bc80:	60fb      	str	r3, [r7, #12]
}
 800bc82:	bf00      	nop
 800bc84:	bf00      	nop
 800bc86:	e7fd      	b.n	800bc84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bc88:	4b3e      	ldr	r3, [pc, #248]	@ (800bd84 <xPortStartScheduler+0x124>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4a3f      	ldr	r2, [pc, #252]	@ (800bd8c <xPortStartScheduler+0x12c>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d10b      	bne.n	800bcaa <xPortStartScheduler+0x4a>
	__asm volatile
 800bc92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc96:	f383 8811 	msr	BASEPRI, r3
 800bc9a:	f3bf 8f6f 	isb	sy
 800bc9e:	f3bf 8f4f 	dsb	sy
 800bca2:	613b      	str	r3, [r7, #16]
}
 800bca4:	bf00      	nop
 800bca6:	bf00      	nop
 800bca8:	e7fd      	b.n	800bca6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bcaa:	4b39      	ldr	r3, [pc, #228]	@ (800bd90 <xPortStartScheduler+0x130>)
 800bcac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	781b      	ldrb	r3, [r3, #0]
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bcb6:	697b      	ldr	r3, [r7, #20]
 800bcb8:	22ff      	movs	r2, #255	@ 0xff
 800bcba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bcbc:	697b      	ldr	r3, [r7, #20]
 800bcbe:	781b      	ldrb	r3, [r3, #0]
 800bcc0:	b2db      	uxtb	r3, r3
 800bcc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bcc4:	78fb      	ldrb	r3, [r7, #3]
 800bcc6:	b2db      	uxtb	r3, r3
 800bcc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bccc:	b2da      	uxtb	r2, r3
 800bcce:	4b31      	ldr	r3, [pc, #196]	@ (800bd94 <xPortStartScheduler+0x134>)
 800bcd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bcd2:	4b31      	ldr	r3, [pc, #196]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bcd4:	2207      	movs	r2, #7
 800bcd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bcd8:	e009      	b.n	800bcee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bcda:	4b2f      	ldr	r3, [pc, #188]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	3b01      	subs	r3, #1
 800bce0:	4a2d      	ldr	r2, [pc, #180]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bce2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bce4:	78fb      	ldrb	r3, [r7, #3]
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	005b      	lsls	r3, r3, #1
 800bcea:	b2db      	uxtb	r3, r3
 800bcec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bcee:	78fb      	ldrb	r3, [r7, #3]
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcf6:	2b80      	cmp	r3, #128	@ 0x80
 800bcf8:	d0ef      	beq.n	800bcda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bcfa:	4b27      	ldr	r3, [pc, #156]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f1c3 0307 	rsb	r3, r3, #7
 800bd02:	2b04      	cmp	r3, #4
 800bd04:	d00b      	beq.n	800bd1e <xPortStartScheduler+0xbe>
	__asm volatile
 800bd06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd0a:	f383 8811 	msr	BASEPRI, r3
 800bd0e:	f3bf 8f6f 	isb	sy
 800bd12:	f3bf 8f4f 	dsb	sy
 800bd16:	60bb      	str	r3, [r7, #8]
}
 800bd18:	bf00      	nop
 800bd1a:	bf00      	nop
 800bd1c:	e7fd      	b.n	800bd1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bd1e:	4b1e      	ldr	r3, [pc, #120]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	021b      	lsls	r3, r3, #8
 800bd24:	4a1c      	ldr	r2, [pc, #112]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bd26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bd28:	4b1b      	ldr	r3, [pc, #108]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bd30:	4a19      	ldr	r2, [pc, #100]	@ (800bd98 <xPortStartScheduler+0x138>)
 800bd32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	b2da      	uxtb	r2, r3
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bd3c:	4b17      	ldr	r3, [pc, #92]	@ (800bd9c <xPortStartScheduler+0x13c>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	4a16      	ldr	r2, [pc, #88]	@ (800bd9c <xPortStartScheduler+0x13c>)
 800bd42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bd46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bd48:	4b14      	ldr	r3, [pc, #80]	@ (800bd9c <xPortStartScheduler+0x13c>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a13      	ldr	r2, [pc, #76]	@ (800bd9c <xPortStartScheduler+0x13c>)
 800bd4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bd52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bd54:	f000 f8da 	bl	800bf0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bd58:	4b11      	ldr	r3, [pc, #68]	@ (800bda0 <xPortStartScheduler+0x140>)
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bd5e:	f000 f8f9 	bl	800bf54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bd62:	4b10      	ldr	r3, [pc, #64]	@ (800bda4 <xPortStartScheduler+0x144>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	4a0f      	ldr	r2, [pc, #60]	@ (800bda4 <xPortStartScheduler+0x144>)
 800bd68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bd6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bd6e:	f7ff ff63 	bl	800bc38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bd72:	f7fe ff2d 	bl	800abd0 <vTaskSwitchContext>
	prvTaskExitError();
 800bd76:	f7ff ff1b 	bl	800bbb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bd7a:	2300      	movs	r3, #0
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3718      	adds	r7, #24
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}
 800bd84:	e000ed00 	.word	0xe000ed00
 800bd88:	410fc271 	.word	0x410fc271
 800bd8c:	410fc270 	.word	0x410fc270
 800bd90:	e000e400 	.word	0xe000e400
 800bd94:	20001560 	.word	0x20001560
 800bd98:	20001564 	.word	0x20001564
 800bd9c:	e000ed20 	.word	0xe000ed20
 800bda0:	2000000c 	.word	0x2000000c
 800bda4:	e000ef34 	.word	0xe000ef34

0800bda8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b083      	sub	sp, #12
 800bdac:	af00      	add	r7, sp, #0
	__asm volatile
 800bdae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb2:	f383 8811 	msr	BASEPRI, r3
 800bdb6:	f3bf 8f6f 	isb	sy
 800bdba:	f3bf 8f4f 	dsb	sy
 800bdbe:	607b      	str	r3, [r7, #4]
}
 800bdc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bdc2:	4b10      	ldr	r3, [pc, #64]	@ (800be04 <vPortEnterCritical+0x5c>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	3301      	adds	r3, #1
 800bdc8:	4a0e      	ldr	r2, [pc, #56]	@ (800be04 <vPortEnterCritical+0x5c>)
 800bdca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bdcc:	4b0d      	ldr	r3, [pc, #52]	@ (800be04 <vPortEnterCritical+0x5c>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	2b01      	cmp	r3, #1
 800bdd2:	d110      	bne.n	800bdf6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bdd4:	4b0c      	ldr	r3, [pc, #48]	@ (800be08 <vPortEnterCritical+0x60>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	b2db      	uxtb	r3, r3
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d00b      	beq.n	800bdf6 <vPortEnterCritical+0x4e>
	__asm volatile
 800bdde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bde2:	f383 8811 	msr	BASEPRI, r3
 800bde6:	f3bf 8f6f 	isb	sy
 800bdea:	f3bf 8f4f 	dsb	sy
 800bdee:	603b      	str	r3, [r7, #0]
}
 800bdf0:	bf00      	nop
 800bdf2:	bf00      	nop
 800bdf4:	e7fd      	b.n	800bdf2 <vPortEnterCritical+0x4a>
	}
}
 800bdf6:	bf00      	nop
 800bdf8:	370c      	adds	r7, #12
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr
 800be02:	bf00      	nop
 800be04:	2000000c 	.word	0x2000000c
 800be08:	e000ed04 	.word	0xe000ed04

0800be0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800be0c:	b480      	push	{r7}
 800be0e:	b083      	sub	sp, #12
 800be10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800be12:	4b12      	ldr	r3, [pc, #72]	@ (800be5c <vPortExitCritical+0x50>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d10b      	bne.n	800be32 <vPortExitCritical+0x26>
	__asm volatile
 800be1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be1e:	f383 8811 	msr	BASEPRI, r3
 800be22:	f3bf 8f6f 	isb	sy
 800be26:	f3bf 8f4f 	dsb	sy
 800be2a:	607b      	str	r3, [r7, #4]
}
 800be2c:	bf00      	nop
 800be2e:	bf00      	nop
 800be30:	e7fd      	b.n	800be2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800be32:	4b0a      	ldr	r3, [pc, #40]	@ (800be5c <vPortExitCritical+0x50>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	3b01      	subs	r3, #1
 800be38:	4a08      	ldr	r2, [pc, #32]	@ (800be5c <vPortExitCritical+0x50>)
 800be3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800be3c:	4b07      	ldr	r3, [pc, #28]	@ (800be5c <vPortExitCritical+0x50>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d105      	bne.n	800be50 <vPortExitCritical+0x44>
 800be44:	2300      	movs	r3, #0
 800be46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	f383 8811 	msr	BASEPRI, r3
}
 800be4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800be50:	bf00      	nop
 800be52:	370c      	adds	r7, #12
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr
 800be5c:	2000000c 	.word	0x2000000c

0800be60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800be60:	f3ef 8009 	mrs	r0, PSP
 800be64:	f3bf 8f6f 	isb	sy
 800be68:	4b15      	ldr	r3, [pc, #84]	@ (800bec0 <pxCurrentTCBConst>)
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	f01e 0f10 	tst.w	lr, #16
 800be70:	bf08      	it	eq
 800be72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800be76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7a:	6010      	str	r0, [r2, #0]
 800be7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800be80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800be84:	f380 8811 	msr	BASEPRI, r0
 800be88:	f3bf 8f4f 	dsb	sy
 800be8c:	f3bf 8f6f 	isb	sy
 800be90:	f7fe fe9e 	bl	800abd0 <vTaskSwitchContext>
 800be94:	f04f 0000 	mov.w	r0, #0
 800be98:	f380 8811 	msr	BASEPRI, r0
 800be9c:	bc09      	pop	{r0, r3}
 800be9e:	6819      	ldr	r1, [r3, #0]
 800bea0:	6808      	ldr	r0, [r1, #0]
 800bea2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea6:	f01e 0f10 	tst.w	lr, #16
 800beaa:	bf08      	it	eq
 800beac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800beb0:	f380 8809 	msr	PSP, r0
 800beb4:	f3bf 8f6f 	isb	sy
 800beb8:	4770      	bx	lr
 800beba:	bf00      	nop
 800bebc:	f3af 8000 	nop.w

0800bec0 <pxCurrentTCBConst>:
 800bec0:	20000f34 	.word	0x20000f34
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bec4:	bf00      	nop
 800bec6:	bf00      	nop

0800bec8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
	__asm volatile
 800bece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bed2:	f383 8811 	msr	BASEPRI, r3
 800bed6:	f3bf 8f6f 	isb	sy
 800beda:	f3bf 8f4f 	dsb	sy
 800bede:	607b      	str	r3, [r7, #4]
}
 800bee0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bee2:	f7fe fdbb 	bl	800aa5c <xTaskIncrementTick>
 800bee6:	4603      	mov	r3, r0
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d003      	beq.n	800bef4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800beec:	4b06      	ldr	r3, [pc, #24]	@ (800bf08 <xPortSysTickHandler+0x40>)
 800beee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bef2:	601a      	str	r2, [r3, #0]
 800bef4:	2300      	movs	r3, #0
 800bef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	f383 8811 	msr	BASEPRI, r3
}
 800befe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bf00:	bf00      	nop
 800bf02:	3708      	adds	r7, #8
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	e000ed04 	.word	0xe000ed04

0800bf0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bf0c:	b480      	push	{r7}
 800bf0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bf10:	4b0b      	ldr	r3, [pc, #44]	@ (800bf40 <vPortSetupTimerInterrupt+0x34>)
 800bf12:	2200      	movs	r2, #0
 800bf14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bf16:	4b0b      	ldr	r3, [pc, #44]	@ (800bf44 <vPortSetupTimerInterrupt+0x38>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf1c:	4b0a      	ldr	r3, [pc, #40]	@ (800bf48 <vPortSetupTimerInterrupt+0x3c>)
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	4a0a      	ldr	r2, [pc, #40]	@ (800bf4c <vPortSetupTimerInterrupt+0x40>)
 800bf22:	fba2 2303 	umull	r2, r3, r2, r3
 800bf26:	099b      	lsrs	r3, r3, #6
 800bf28:	4a09      	ldr	r2, [pc, #36]	@ (800bf50 <vPortSetupTimerInterrupt+0x44>)
 800bf2a:	3b01      	subs	r3, #1
 800bf2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bf2e:	4b04      	ldr	r3, [pc, #16]	@ (800bf40 <vPortSetupTimerInterrupt+0x34>)
 800bf30:	2207      	movs	r2, #7
 800bf32:	601a      	str	r2, [r3, #0]
}
 800bf34:	bf00      	nop
 800bf36:	46bd      	mov	sp, r7
 800bf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3c:	4770      	bx	lr
 800bf3e:	bf00      	nop
 800bf40:	e000e010 	.word	0xe000e010
 800bf44:	e000e018 	.word	0xe000e018
 800bf48:	20000000 	.word	0x20000000
 800bf4c:	10624dd3 	.word	0x10624dd3
 800bf50:	e000e014 	.word	0xe000e014

0800bf54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bf54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bf64 <vPortEnableVFP+0x10>
 800bf58:	6801      	ldr	r1, [r0, #0]
 800bf5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bf5e:	6001      	str	r1, [r0, #0]
 800bf60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bf62:	bf00      	nop
 800bf64:	e000ed88 	.word	0xe000ed88

0800bf68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bf68:	b480      	push	{r7}
 800bf6a:	b085      	sub	sp, #20
 800bf6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bf6e:	f3ef 8305 	mrs	r3, IPSR
 800bf72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2b0f      	cmp	r3, #15
 800bf78:	d915      	bls.n	800bfa6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bf7a:	4a18      	ldr	r2, [pc, #96]	@ (800bfdc <vPortValidateInterruptPriority+0x74>)
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	4413      	add	r3, r2
 800bf80:	781b      	ldrb	r3, [r3, #0]
 800bf82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bf84:	4b16      	ldr	r3, [pc, #88]	@ (800bfe0 <vPortValidateInterruptPriority+0x78>)
 800bf86:	781b      	ldrb	r3, [r3, #0]
 800bf88:	7afa      	ldrb	r2, [r7, #11]
 800bf8a:	429a      	cmp	r2, r3
 800bf8c:	d20b      	bcs.n	800bfa6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bf8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf92:	f383 8811 	msr	BASEPRI, r3
 800bf96:	f3bf 8f6f 	isb	sy
 800bf9a:	f3bf 8f4f 	dsb	sy
 800bf9e:	607b      	str	r3, [r7, #4]
}
 800bfa0:	bf00      	nop
 800bfa2:	bf00      	nop
 800bfa4:	e7fd      	b.n	800bfa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bfa6:	4b0f      	ldr	r3, [pc, #60]	@ (800bfe4 <vPortValidateInterruptPriority+0x7c>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bfae:	4b0e      	ldr	r3, [pc, #56]	@ (800bfe8 <vPortValidateInterruptPriority+0x80>)
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d90b      	bls.n	800bfce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bfb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfba:	f383 8811 	msr	BASEPRI, r3
 800bfbe:	f3bf 8f6f 	isb	sy
 800bfc2:	f3bf 8f4f 	dsb	sy
 800bfc6:	603b      	str	r3, [r7, #0]
}
 800bfc8:	bf00      	nop
 800bfca:	bf00      	nop
 800bfcc:	e7fd      	b.n	800bfca <vPortValidateInterruptPriority+0x62>
	}
 800bfce:	bf00      	nop
 800bfd0:	3714      	adds	r7, #20
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd8:	4770      	bx	lr
 800bfda:	bf00      	nop
 800bfdc:	e000e3f0 	.word	0xe000e3f0
 800bfe0:	20001560 	.word	0x20001560
 800bfe4:	e000ed0c 	.word	0xe000ed0c
 800bfe8:	20001564 	.word	0x20001564

0800bfec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b08a      	sub	sp, #40	@ 0x28
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bff4:	2300      	movs	r3, #0
 800bff6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bff8:	f7fe fc74 	bl	800a8e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bffc:	4b5c      	ldr	r3, [pc, #368]	@ (800c170 <pvPortMalloc+0x184>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d101      	bne.n	800c008 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c004:	f000 f924 	bl	800c250 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c008:	4b5a      	ldr	r3, [pc, #360]	@ (800c174 <pvPortMalloc+0x188>)
 800c00a:	681a      	ldr	r2, [r3, #0]
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	4013      	ands	r3, r2
 800c010:	2b00      	cmp	r3, #0
 800c012:	f040 8095 	bne.w	800c140 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d01e      	beq.n	800c05a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c01c:	2208      	movs	r2, #8
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	4413      	add	r3, r2
 800c022:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f003 0307 	and.w	r3, r3, #7
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d015      	beq.n	800c05a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f023 0307 	bic.w	r3, r3, #7
 800c034:	3308      	adds	r3, #8
 800c036:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f003 0307 	and.w	r3, r3, #7
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d00b      	beq.n	800c05a <pvPortMalloc+0x6e>
	__asm volatile
 800c042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c046:	f383 8811 	msr	BASEPRI, r3
 800c04a:	f3bf 8f6f 	isb	sy
 800c04e:	f3bf 8f4f 	dsb	sy
 800c052:	617b      	str	r3, [r7, #20]
}
 800c054:	bf00      	nop
 800c056:	bf00      	nop
 800c058:	e7fd      	b.n	800c056 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d06f      	beq.n	800c140 <pvPortMalloc+0x154>
 800c060:	4b45      	ldr	r3, [pc, #276]	@ (800c178 <pvPortMalloc+0x18c>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	687a      	ldr	r2, [r7, #4]
 800c066:	429a      	cmp	r2, r3
 800c068:	d86a      	bhi.n	800c140 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c06a:	4b44      	ldr	r3, [pc, #272]	@ (800c17c <pvPortMalloc+0x190>)
 800c06c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c06e:	4b43      	ldr	r3, [pc, #268]	@ (800c17c <pvPortMalloc+0x190>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c074:	e004      	b.n	800c080 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c078:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c07a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c082:	685b      	ldr	r3, [r3, #4]
 800c084:	687a      	ldr	r2, [r7, #4]
 800c086:	429a      	cmp	r2, r3
 800c088:	d903      	bls.n	800c092 <pvPortMalloc+0xa6>
 800c08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d1f1      	bne.n	800c076 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c092:	4b37      	ldr	r3, [pc, #220]	@ (800c170 <pvPortMalloc+0x184>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c098:	429a      	cmp	r2, r3
 800c09a:	d051      	beq.n	800c140 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c09c:	6a3b      	ldr	r3, [r7, #32]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2208      	movs	r2, #8
 800c0a2:	4413      	add	r3, r2
 800c0a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c0a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	6a3b      	ldr	r3, [r7, #32]
 800c0ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c0ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b0:	685a      	ldr	r2, [r3, #4]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	1ad2      	subs	r2, r2, r3
 800c0b6:	2308      	movs	r3, #8
 800c0b8:	005b      	lsls	r3, r3, #1
 800c0ba:	429a      	cmp	r2, r3
 800c0bc:	d920      	bls.n	800c100 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c0be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	4413      	add	r3, r2
 800c0c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0c6:	69bb      	ldr	r3, [r7, #24]
 800c0c8:	f003 0307 	and.w	r3, r3, #7
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d00b      	beq.n	800c0e8 <pvPortMalloc+0xfc>
	__asm volatile
 800c0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d4:	f383 8811 	msr	BASEPRI, r3
 800c0d8:	f3bf 8f6f 	isb	sy
 800c0dc:	f3bf 8f4f 	dsb	sy
 800c0e0:	613b      	str	r3, [r7, #16]
}
 800c0e2:	bf00      	nop
 800c0e4:	bf00      	nop
 800c0e6:	e7fd      	b.n	800c0e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ea:	685a      	ldr	r2, [r3, #4]
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	1ad2      	subs	r2, r2, r3
 800c0f0:	69bb      	ldr	r3, [r7, #24]
 800c0f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f6:	687a      	ldr	r2, [r7, #4]
 800c0f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c0fa:	69b8      	ldr	r0, [r7, #24]
 800c0fc:	f000 f90a 	bl	800c314 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c100:	4b1d      	ldr	r3, [pc, #116]	@ (800c178 <pvPortMalloc+0x18c>)
 800c102:	681a      	ldr	r2, [r3, #0]
 800c104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c106:	685b      	ldr	r3, [r3, #4]
 800c108:	1ad3      	subs	r3, r2, r3
 800c10a:	4a1b      	ldr	r2, [pc, #108]	@ (800c178 <pvPortMalloc+0x18c>)
 800c10c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c10e:	4b1a      	ldr	r3, [pc, #104]	@ (800c178 <pvPortMalloc+0x18c>)
 800c110:	681a      	ldr	r2, [r3, #0]
 800c112:	4b1b      	ldr	r3, [pc, #108]	@ (800c180 <pvPortMalloc+0x194>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	429a      	cmp	r2, r3
 800c118:	d203      	bcs.n	800c122 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c11a:	4b17      	ldr	r3, [pc, #92]	@ (800c178 <pvPortMalloc+0x18c>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	4a18      	ldr	r2, [pc, #96]	@ (800c180 <pvPortMalloc+0x194>)
 800c120:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c124:	685a      	ldr	r2, [r3, #4]
 800c126:	4b13      	ldr	r3, [pc, #76]	@ (800c174 <pvPortMalloc+0x188>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	431a      	orrs	r2, r3
 800c12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c12e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c132:	2200      	movs	r2, #0
 800c134:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c136:	4b13      	ldr	r3, [pc, #76]	@ (800c184 <pvPortMalloc+0x198>)
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	3301      	adds	r3, #1
 800c13c:	4a11      	ldr	r2, [pc, #68]	@ (800c184 <pvPortMalloc+0x198>)
 800c13e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c140:	f7fe fbde 	bl	800a900 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c144:	69fb      	ldr	r3, [r7, #28]
 800c146:	f003 0307 	and.w	r3, r3, #7
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d00b      	beq.n	800c166 <pvPortMalloc+0x17a>
	__asm volatile
 800c14e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c152:	f383 8811 	msr	BASEPRI, r3
 800c156:	f3bf 8f6f 	isb	sy
 800c15a:	f3bf 8f4f 	dsb	sy
 800c15e:	60fb      	str	r3, [r7, #12]
}
 800c160:	bf00      	nop
 800c162:	bf00      	nop
 800c164:	e7fd      	b.n	800c162 <pvPortMalloc+0x176>
	return pvReturn;
 800c166:	69fb      	ldr	r3, [r7, #28]
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3728      	adds	r7, #40	@ 0x28
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}
 800c170:	20005170 	.word	0x20005170
 800c174:	20005184 	.word	0x20005184
 800c178:	20005174 	.word	0x20005174
 800c17c:	20005168 	.word	0x20005168
 800c180:	20005178 	.word	0x20005178
 800c184:	2000517c 	.word	0x2000517c

0800c188 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b086      	sub	sp, #24
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d04f      	beq.n	800c23a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c19a:	2308      	movs	r3, #8
 800c19c:	425b      	negs	r3, r3
 800c19e:	697a      	ldr	r2, [r7, #20]
 800c1a0:	4413      	add	r3, r2
 800c1a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c1a4:	697b      	ldr	r3, [r7, #20]
 800c1a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	685a      	ldr	r2, [r3, #4]
 800c1ac:	4b25      	ldr	r3, [pc, #148]	@ (800c244 <vPortFree+0xbc>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	4013      	ands	r3, r2
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d10b      	bne.n	800c1ce <vPortFree+0x46>
	__asm volatile
 800c1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ba:	f383 8811 	msr	BASEPRI, r3
 800c1be:	f3bf 8f6f 	isb	sy
 800c1c2:	f3bf 8f4f 	dsb	sy
 800c1c6:	60fb      	str	r3, [r7, #12]
}
 800c1c8:	bf00      	nop
 800c1ca:	bf00      	nop
 800c1cc:	e7fd      	b.n	800c1ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c1ce:	693b      	ldr	r3, [r7, #16]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d00b      	beq.n	800c1ee <vPortFree+0x66>
	__asm volatile
 800c1d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1da:	f383 8811 	msr	BASEPRI, r3
 800c1de:	f3bf 8f6f 	isb	sy
 800c1e2:	f3bf 8f4f 	dsb	sy
 800c1e6:	60bb      	str	r3, [r7, #8]
}
 800c1e8:	bf00      	nop
 800c1ea:	bf00      	nop
 800c1ec:	e7fd      	b.n	800c1ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	685a      	ldr	r2, [r3, #4]
 800c1f2:	4b14      	ldr	r3, [pc, #80]	@ (800c244 <vPortFree+0xbc>)
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	4013      	ands	r3, r2
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d01e      	beq.n	800c23a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d11a      	bne.n	800c23a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	685a      	ldr	r2, [r3, #4]
 800c208:	4b0e      	ldr	r3, [pc, #56]	@ (800c244 <vPortFree+0xbc>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	43db      	mvns	r3, r3
 800c20e:	401a      	ands	r2, r3
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c214:	f7fe fb66 	bl	800a8e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c218:	693b      	ldr	r3, [r7, #16]
 800c21a:	685a      	ldr	r2, [r3, #4]
 800c21c:	4b0a      	ldr	r3, [pc, #40]	@ (800c248 <vPortFree+0xc0>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4413      	add	r3, r2
 800c222:	4a09      	ldr	r2, [pc, #36]	@ (800c248 <vPortFree+0xc0>)
 800c224:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c226:	6938      	ldr	r0, [r7, #16]
 800c228:	f000 f874 	bl	800c314 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c22c:	4b07      	ldr	r3, [pc, #28]	@ (800c24c <vPortFree+0xc4>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	3301      	adds	r3, #1
 800c232:	4a06      	ldr	r2, [pc, #24]	@ (800c24c <vPortFree+0xc4>)
 800c234:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c236:	f7fe fb63 	bl	800a900 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c23a:	bf00      	nop
 800c23c:	3718      	adds	r7, #24
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
 800c242:	bf00      	nop
 800c244:	20005184 	.word	0x20005184
 800c248:	20005174 	.word	0x20005174
 800c24c:	20005180 	.word	0x20005180

0800c250 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c250:	b480      	push	{r7}
 800c252:	b085      	sub	sp, #20
 800c254:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c256:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c25a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c25c:	4b27      	ldr	r3, [pc, #156]	@ (800c2fc <prvHeapInit+0xac>)
 800c25e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f003 0307 	and.w	r3, r3, #7
 800c266:	2b00      	cmp	r3, #0
 800c268:	d00c      	beq.n	800c284 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	3307      	adds	r3, #7
 800c26e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	f023 0307 	bic.w	r3, r3, #7
 800c276:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c278:	68ba      	ldr	r2, [r7, #8]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	1ad3      	subs	r3, r2, r3
 800c27e:	4a1f      	ldr	r2, [pc, #124]	@ (800c2fc <prvHeapInit+0xac>)
 800c280:	4413      	add	r3, r2
 800c282:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c288:	4a1d      	ldr	r2, [pc, #116]	@ (800c300 <prvHeapInit+0xb0>)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c28e:	4b1c      	ldr	r3, [pc, #112]	@ (800c300 <prvHeapInit+0xb0>)
 800c290:	2200      	movs	r2, #0
 800c292:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	68ba      	ldr	r2, [r7, #8]
 800c298:	4413      	add	r3, r2
 800c29a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c29c:	2208      	movs	r2, #8
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	1a9b      	subs	r3, r3, r2
 800c2a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	f023 0307 	bic.w	r3, r3, #7
 800c2aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	4a15      	ldr	r2, [pc, #84]	@ (800c304 <prvHeapInit+0xb4>)
 800c2b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c2b2:	4b14      	ldr	r3, [pc, #80]	@ (800c304 <prvHeapInit+0xb4>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c2ba:	4b12      	ldr	r3, [pc, #72]	@ (800c304 <prvHeapInit+0xb4>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	68fa      	ldr	r2, [r7, #12]
 800c2ca:	1ad2      	subs	r2, r2, r3
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c2d0:	4b0c      	ldr	r3, [pc, #48]	@ (800c304 <prvHeapInit+0xb4>)
 800c2d2:	681a      	ldr	r2, [r3, #0]
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	685b      	ldr	r3, [r3, #4]
 800c2dc:	4a0a      	ldr	r2, [pc, #40]	@ (800c308 <prvHeapInit+0xb8>)
 800c2de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c2e0:	683b      	ldr	r3, [r7, #0]
 800c2e2:	685b      	ldr	r3, [r3, #4]
 800c2e4:	4a09      	ldr	r2, [pc, #36]	@ (800c30c <prvHeapInit+0xbc>)
 800c2e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c2e8:	4b09      	ldr	r3, [pc, #36]	@ (800c310 <prvHeapInit+0xc0>)
 800c2ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c2ee:	601a      	str	r2, [r3, #0]
}
 800c2f0:	bf00      	nop
 800c2f2:	3714      	adds	r7, #20
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fa:	4770      	bx	lr
 800c2fc:	20001568 	.word	0x20001568
 800c300:	20005168 	.word	0x20005168
 800c304:	20005170 	.word	0x20005170
 800c308:	20005178 	.word	0x20005178
 800c30c:	20005174 	.word	0x20005174
 800c310:	20005184 	.word	0x20005184

0800c314 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c314:	b480      	push	{r7}
 800c316:	b085      	sub	sp, #20
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c31c:	4b28      	ldr	r3, [pc, #160]	@ (800c3c0 <prvInsertBlockIntoFreeList+0xac>)
 800c31e:	60fb      	str	r3, [r7, #12]
 800c320:	e002      	b.n	800c328 <prvInsertBlockIntoFreeList+0x14>
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	60fb      	str	r3, [r7, #12]
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	687a      	ldr	r2, [r7, #4]
 800c32e:	429a      	cmp	r2, r3
 800c330:	d8f7      	bhi.n	800c322 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	68ba      	ldr	r2, [r7, #8]
 800c33c:	4413      	add	r3, r2
 800c33e:	687a      	ldr	r2, [r7, #4]
 800c340:	429a      	cmp	r2, r3
 800c342:	d108      	bne.n	800c356 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	685a      	ldr	r2, [r3, #4]
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	685b      	ldr	r3, [r3, #4]
 800c34c:	441a      	add	r2, r3
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	685b      	ldr	r3, [r3, #4]
 800c35e:	68ba      	ldr	r2, [r7, #8]
 800c360:	441a      	add	r2, r3
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	429a      	cmp	r2, r3
 800c368:	d118      	bne.n	800c39c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	681a      	ldr	r2, [r3, #0]
 800c36e:	4b15      	ldr	r3, [pc, #84]	@ (800c3c4 <prvInsertBlockIntoFreeList+0xb0>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	429a      	cmp	r2, r3
 800c374:	d00d      	beq.n	800c392 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	685a      	ldr	r2, [r3, #4]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	441a      	add	r2, r3
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	681a      	ldr	r2, [r3, #0]
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	601a      	str	r2, [r3, #0]
 800c390:	e008      	b.n	800c3a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c392:	4b0c      	ldr	r3, [pc, #48]	@ (800c3c4 <prvInsertBlockIntoFreeList+0xb0>)
 800c394:	681a      	ldr	r2, [r3, #0]
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	601a      	str	r2, [r3, #0]
 800c39a:	e003      	b.n	800c3a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	681a      	ldr	r2, [r3, #0]
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c3a4:	68fa      	ldr	r2, [r7, #12]
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d002      	beq.n	800c3b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c3b2:	bf00      	nop
 800c3b4:	3714      	adds	r7, #20
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr
 800c3be:	bf00      	nop
 800c3c0:	20005168 	.word	0x20005168
 800c3c4:	20005170 	.word	0x20005170

0800c3c8 <__cvt>:
 800c3c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3cc:	ec57 6b10 	vmov	r6, r7, d0
 800c3d0:	2f00      	cmp	r7, #0
 800c3d2:	460c      	mov	r4, r1
 800c3d4:	4619      	mov	r1, r3
 800c3d6:	463b      	mov	r3, r7
 800c3d8:	bfbb      	ittet	lt
 800c3da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c3de:	461f      	movlt	r7, r3
 800c3e0:	2300      	movge	r3, #0
 800c3e2:	232d      	movlt	r3, #45	@ 0x2d
 800c3e4:	700b      	strb	r3, [r1, #0]
 800c3e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c3ec:	4691      	mov	r9, r2
 800c3ee:	f023 0820 	bic.w	r8, r3, #32
 800c3f2:	bfbc      	itt	lt
 800c3f4:	4632      	movlt	r2, r6
 800c3f6:	4616      	movlt	r6, r2
 800c3f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c3fc:	d005      	beq.n	800c40a <__cvt+0x42>
 800c3fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c402:	d100      	bne.n	800c406 <__cvt+0x3e>
 800c404:	3401      	adds	r4, #1
 800c406:	2102      	movs	r1, #2
 800c408:	e000      	b.n	800c40c <__cvt+0x44>
 800c40a:	2103      	movs	r1, #3
 800c40c:	ab03      	add	r3, sp, #12
 800c40e:	9301      	str	r3, [sp, #4]
 800c410:	ab02      	add	r3, sp, #8
 800c412:	9300      	str	r3, [sp, #0]
 800c414:	ec47 6b10 	vmov	d0, r6, r7
 800c418:	4653      	mov	r3, sl
 800c41a:	4622      	mov	r2, r4
 800c41c:	f000 ff8c 	bl	800d338 <_dtoa_r>
 800c420:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c424:	4605      	mov	r5, r0
 800c426:	d119      	bne.n	800c45c <__cvt+0x94>
 800c428:	f019 0f01 	tst.w	r9, #1
 800c42c:	d00e      	beq.n	800c44c <__cvt+0x84>
 800c42e:	eb00 0904 	add.w	r9, r0, r4
 800c432:	2200      	movs	r2, #0
 800c434:	2300      	movs	r3, #0
 800c436:	4630      	mov	r0, r6
 800c438:	4639      	mov	r1, r7
 800c43a:	f7f4 fb4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800c43e:	b108      	cbz	r0, 800c444 <__cvt+0x7c>
 800c440:	f8cd 900c 	str.w	r9, [sp, #12]
 800c444:	2230      	movs	r2, #48	@ 0x30
 800c446:	9b03      	ldr	r3, [sp, #12]
 800c448:	454b      	cmp	r3, r9
 800c44a:	d31e      	bcc.n	800c48a <__cvt+0xc2>
 800c44c:	9b03      	ldr	r3, [sp, #12]
 800c44e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c450:	1b5b      	subs	r3, r3, r5
 800c452:	4628      	mov	r0, r5
 800c454:	6013      	str	r3, [r2, #0]
 800c456:	b004      	add	sp, #16
 800c458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c45c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c460:	eb00 0904 	add.w	r9, r0, r4
 800c464:	d1e5      	bne.n	800c432 <__cvt+0x6a>
 800c466:	7803      	ldrb	r3, [r0, #0]
 800c468:	2b30      	cmp	r3, #48	@ 0x30
 800c46a:	d10a      	bne.n	800c482 <__cvt+0xba>
 800c46c:	2200      	movs	r2, #0
 800c46e:	2300      	movs	r3, #0
 800c470:	4630      	mov	r0, r6
 800c472:	4639      	mov	r1, r7
 800c474:	f7f4 fb30 	bl	8000ad8 <__aeabi_dcmpeq>
 800c478:	b918      	cbnz	r0, 800c482 <__cvt+0xba>
 800c47a:	f1c4 0401 	rsb	r4, r4, #1
 800c47e:	f8ca 4000 	str.w	r4, [sl]
 800c482:	f8da 3000 	ldr.w	r3, [sl]
 800c486:	4499      	add	r9, r3
 800c488:	e7d3      	b.n	800c432 <__cvt+0x6a>
 800c48a:	1c59      	adds	r1, r3, #1
 800c48c:	9103      	str	r1, [sp, #12]
 800c48e:	701a      	strb	r2, [r3, #0]
 800c490:	e7d9      	b.n	800c446 <__cvt+0x7e>

0800c492 <__exponent>:
 800c492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c494:	2900      	cmp	r1, #0
 800c496:	bfba      	itte	lt
 800c498:	4249      	neglt	r1, r1
 800c49a:	232d      	movlt	r3, #45	@ 0x2d
 800c49c:	232b      	movge	r3, #43	@ 0x2b
 800c49e:	2909      	cmp	r1, #9
 800c4a0:	7002      	strb	r2, [r0, #0]
 800c4a2:	7043      	strb	r3, [r0, #1]
 800c4a4:	dd29      	ble.n	800c4fa <__exponent+0x68>
 800c4a6:	f10d 0307 	add.w	r3, sp, #7
 800c4aa:	461d      	mov	r5, r3
 800c4ac:	270a      	movs	r7, #10
 800c4ae:	461a      	mov	r2, r3
 800c4b0:	fbb1 f6f7 	udiv	r6, r1, r7
 800c4b4:	fb07 1416 	mls	r4, r7, r6, r1
 800c4b8:	3430      	adds	r4, #48	@ 0x30
 800c4ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c4be:	460c      	mov	r4, r1
 800c4c0:	2c63      	cmp	r4, #99	@ 0x63
 800c4c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c4c6:	4631      	mov	r1, r6
 800c4c8:	dcf1      	bgt.n	800c4ae <__exponent+0x1c>
 800c4ca:	3130      	adds	r1, #48	@ 0x30
 800c4cc:	1e94      	subs	r4, r2, #2
 800c4ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c4d2:	1c41      	adds	r1, r0, #1
 800c4d4:	4623      	mov	r3, r4
 800c4d6:	42ab      	cmp	r3, r5
 800c4d8:	d30a      	bcc.n	800c4f0 <__exponent+0x5e>
 800c4da:	f10d 0309 	add.w	r3, sp, #9
 800c4de:	1a9b      	subs	r3, r3, r2
 800c4e0:	42ac      	cmp	r4, r5
 800c4e2:	bf88      	it	hi
 800c4e4:	2300      	movhi	r3, #0
 800c4e6:	3302      	adds	r3, #2
 800c4e8:	4403      	add	r3, r0
 800c4ea:	1a18      	subs	r0, r3, r0
 800c4ec:	b003      	add	sp, #12
 800c4ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c4f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c4f8:	e7ed      	b.n	800c4d6 <__exponent+0x44>
 800c4fa:	2330      	movs	r3, #48	@ 0x30
 800c4fc:	3130      	adds	r1, #48	@ 0x30
 800c4fe:	7083      	strb	r3, [r0, #2]
 800c500:	70c1      	strb	r1, [r0, #3]
 800c502:	1d03      	adds	r3, r0, #4
 800c504:	e7f1      	b.n	800c4ea <__exponent+0x58>
	...

0800c508 <_printf_float>:
 800c508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c50c:	b08d      	sub	sp, #52	@ 0x34
 800c50e:	460c      	mov	r4, r1
 800c510:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c514:	4616      	mov	r6, r2
 800c516:	461f      	mov	r7, r3
 800c518:	4605      	mov	r5, r0
 800c51a:	f000 fde1 	bl	800d0e0 <_localeconv_r>
 800c51e:	6803      	ldr	r3, [r0, #0]
 800c520:	9304      	str	r3, [sp, #16]
 800c522:	4618      	mov	r0, r3
 800c524:	f7f3 feac 	bl	8000280 <strlen>
 800c528:	2300      	movs	r3, #0
 800c52a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c52c:	f8d8 3000 	ldr.w	r3, [r8]
 800c530:	9005      	str	r0, [sp, #20]
 800c532:	3307      	adds	r3, #7
 800c534:	f023 0307 	bic.w	r3, r3, #7
 800c538:	f103 0208 	add.w	r2, r3, #8
 800c53c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c540:	f8d4 b000 	ldr.w	fp, [r4]
 800c544:	f8c8 2000 	str.w	r2, [r8]
 800c548:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c54c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c550:	9307      	str	r3, [sp, #28]
 800c552:	f8cd 8018 	str.w	r8, [sp, #24]
 800c556:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c55a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c55e:	4b9c      	ldr	r3, [pc, #624]	@ (800c7d0 <_printf_float+0x2c8>)
 800c560:	f04f 32ff 	mov.w	r2, #4294967295
 800c564:	f7f4 faea 	bl	8000b3c <__aeabi_dcmpun>
 800c568:	bb70      	cbnz	r0, 800c5c8 <_printf_float+0xc0>
 800c56a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c56e:	4b98      	ldr	r3, [pc, #608]	@ (800c7d0 <_printf_float+0x2c8>)
 800c570:	f04f 32ff 	mov.w	r2, #4294967295
 800c574:	f7f4 fac4 	bl	8000b00 <__aeabi_dcmple>
 800c578:	bb30      	cbnz	r0, 800c5c8 <_printf_float+0xc0>
 800c57a:	2200      	movs	r2, #0
 800c57c:	2300      	movs	r3, #0
 800c57e:	4640      	mov	r0, r8
 800c580:	4649      	mov	r1, r9
 800c582:	f7f4 fab3 	bl	8000aec <__aeabi_dcmplt>
 800c586:	b110      	cbz	r0, 800c58e <_printf_float+0x86>
 800c588:	232d      	movs	r3, #45	@ 0x2d
 800c58a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c58e:	4a91      	ldr	r2, [pc, #580]	@ (800c7d4 <_printf_float+0x2cc>)
 800c590:	4b91      	ldr	r3, [pc, #580]	@ (800c7d8 <_printf_float+0x2d0>)
 800c592:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c596:	bf8c      	ite	hi
 800c598:	4690      	movhi	r8, r2
 800c59a:	4698      	movls	r8, r3
 800c59c:	2303      	movs	r3, #3
 800c59e:	6123      	str	r3, [r4, #16]
 800c5a0:	f02b 0304 	bic.w	r3, fp, #4
 800c5a4:	6023      	str	r3, [r4, #0]
 800c5a6:	f04f 0900 	mov.w	r9, #0
 800c5aa:	9700      	str	r7, [sp, #0]
 800c5ac:	4633      	mov	r3, r6
 800c5ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c5b0:	4621      	mov	r1, r4
 800c5b2:	4628      	mov	r0, r5
 800c5b4:	f000 f9d2 	bl	800c95c <_printf_common>
 800c5b8:	3001      	adds	r0, #1
 800c5ba:	f040 808d 	bne.w	800c6d8 <_printf_float+0x1d0>
 800c5be:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c2:	b00d      	add	sp, #52	@ 0x34
 800c5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c8:	4642      	mov	r2, r8
 800c5ca:	464b      	mov	r3, r9
 800c5cc:	4640      	mov	r0, r8
 800c5ce:	4649      	mov	r1, r9
 800c5d0:	f7f4 fab4 	bl	8000b3c <__aeabi_dcmpun>
 800c5d4:	b140      	cbz	r0, 800c5e8 <_printf_float+0xe0>
 800c5d6:	464b      	mov	r3, r9
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	bfbc      	itt	lt
 800c5dc:	232d      	movlt	r3, #45	@ 0x2d
 800c5de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c5e2:	4a7e      	ldr	r2, [pc, #504]	@ (800c7dc <_printf_float+0x2d4>)
 800c5e4:	4b7e      	ldr	r3, [pc, #504]	@ (800c7e0 <_printf_float+0x2d8>)
 800c5e6:	e7d4      	b.n	800c592 <_printf_float+0x8a>
 800c5e8:	6863      	ldr	r3, [r4, #4]
 800c5ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c5ee:	9206      	str	r2, [sp, #24]
 800c5f0:	1c5a      	adds	r2, r3, #1
 800c5f2:	d13b      	bne.n	800c66c <_printf_float+0x164>
 800c5f4:	2306      	movs	r3, #6
 800c5f6:	6063      	str	r3, [r4, #4]
 800c5f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	6022      	str	r2, [r4, #0]
 800c600:	9303      	str	r3, [sp, #12]
 800c602:	ab0a      	add	r3, sp, #40	@ 0x28
 800c604:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c608:	ab09      	add	r3, sp, #36	@ 0x24
 800c60a:	9300      	str	r3, [sp, #0]
 800c60c:	6861      	ldr	r1, [r4, #4]
 800c60e:	ec49 8b10 	vmov	d0, r8, r9
 800c612:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c616:	4628      	mov	r0, r5
 800c618:	f7ff fed6 	bl	800c3c8 <__cvt>
 800c61c:	9b06      	ldr	r3, [sp, #24]
 800c61e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c620:	2b47      	cmp	r3, #71	@ 0x47
 800c622:	4680      	mov	r8, r0
 800c624:	d129      	bne.n	800c67a <_printf_float+0x172>
 800c626:	1cc8      	adds	r0, r1, #3
 800c628:	db02      	blt.n	800c630 <_printf_float+0x128>
 800c62a:	6863      	ldr	r3, [r4, #4]
 800c62c:	4299      	cmp	r1, r3
 800c62e:	dd41      	ble.n	800c6b4 <_printf_float+0x1ac>
 800c630:	f1aa 0a02 	sub.w	sl, sl, #2
 800c634:	fa5f fa8a 	uxtb.w	sl, sl
 800c638:	3901      	subs	r1, #1
 800c63a:	4652      	mov	r2, sl
 800c63c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c640:	9109      	str	r1, [sp, #36]	@ 0x24
 800c642:	f7ff ff26 	bl	800c492 <__exponent>
 800c646:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c648:	1813      	adds	r3, r2, r0
 800c64a:	2a01      	cmp	r2, #1
 800c64c:	4681      	mov	r9, r0
 800c64e:	6123      	str	r3, [r4, #16]
 800c650:	dc02      	bgt.n	800c658 <_printf_float+0x150>
 800c652:	6822      	ldr	r2, [r4, #0]
 800c654:	07d2      	lsls	r2, r2, #31
 800c656:	d501      	bpl.n	800c65c <_printf_float+0x154>
 800c658:	3301      	adds	r3, #1
 800c65a:	6123      	str	r3, [r4, #16]
 800c65c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c660:	2b00      	cmp	r3, #0
 800c662:	d0a2      	beq.n	800c5aa <_printf_float+0xa2>
 800c664:	232d      	movs	r3, #45	@ 0x2d
 800c666:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c66a:	e79e      	b.n	800c5aa <_printf_float+0xa2>
 800c66c:	9a06      	ldr	r2, [sp, #24]
 800c66e:	2a47      	cmp	r2, #71	@ 0x47
 800c670:	d1c2      	bne.n	800c5f8 <_printf_float+0xf0>
 800c672:	2b00      	cmp	r3, #0
 800c674:	d1c0      	bne.n	800c5f8 <_printf_float+0xf0>
 800c676:	2301      	movs	r3, #1
 800c678:	e7bd      	b.n	800c5f6 <_printf_float+0xee>
 800c67a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c67e:	d9db      	bls.n	800c638 <_printf_float+0x130>
 800c680:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c684:	d118      	bne.n	800c6b8 <_printf_float+0x1b0>
 800c686:	2900      	cmp	r1, #0
 800c688:	6863      	ldr	r3, [r4, #4]
 800c68a:	dd0b      	ble.n	800c6a4 <_printf_float+0x19c>
 800c68c:	6121      	str	r1, [r4, #16]
 800c68e:	b913      	cbnz	r3, 800c696 <_printf_float+0x18e>
 800c690:	6822      	ldr	r2, [r4, #0]
 800c692:	07d0      	lsls	r0, r2, #31
 800c694:	d502      	bpl.n	800c69c <_printf_float+0x194>
 800c696:	3301      	adds	r3, #1
 800c698:	440b      	add	r3, r1
 800c69a:	6123      	str	r3, [r4, #16]
 800c69c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c69e:	f04f 0900 	mov.w	r9, #0
 800c6a2:	e7db      	b.n	800c65c <_printf_float+0x154>
 800c6a4:	b913      	cbnz	r3, 800c6ac <_printf_float+0x1a4>
 800c6a6:	6822      	ldr	r2, [r4, #0]
 800c6a8:	07d2      	lsls	r2, r2, #31
 800c6aa:	d501      	bpl.n	800c6b0 <_printf_float+0x1a8>
 800c6ac:	3302      	adds	r3, #2
 800c6ae:	e7f4      	b.n	800c69a <_printf_float+0x192>
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e7f2      	b.n	800c69a <_printf_float+0x192>
 800c6b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c6b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6ba:	4299      	cmp	r1, r3
 800c6bc:	db05      	blt.n	800c6ca <_printf_float+0x1c2>
 800c6be:	6823      	ldr	r3, [r4, #0]
 800c6c0:	6121      	str	r1, [r4, #16]
 800c6c2:	07d8      	lsls	r0, r3, #31
 800c6c4:	d5ea      	bpl.n	800c69c <_printf_float+0x194>
 800c6c6:	1c4b      	adds	r3, r1, #1
 800c6c8:	e7e7      	b.n	800c69a <_printf_float+0x192>
 800c6ca:	2900      	cmp	r1, #0
 800c6cc:	bfd4      	ite	le
 800c6ce:	f1c1 0202 	rsble	r2, r1, #2
 800c6d2:	2201      	movgt	r2, #1
 800c6d4:	4413      	add	r3, r2
 800c6d6:	e7e0      	b.n	800c69a <_printf_float+0x192>
 800c6d8:	6823      	ldr	r3, [r4, #0]
 800c6da:	055a      	lsls	r2, r3, #21
 800c6dc:	d407      	bmi.n	800c6ee <_printf_float+0x1e6>
 800c6de:	6923      	ldr	r3, [r4, #16]
 800c6e0:	4642      	mov	r2, r8
 800c6e2:	4631      	mov	r1, r6
 800c6e4:	4628      	mov	r0, r5
 800c6e6:	47b8      	blx	r7
 800c6e8:	3001      	adds	r0, #1
 800c6ea:	d12b      	bne.n	800c744 <_printf_float+0x23c>
 800c6ec:	e767      	b.n	800c5be <_printf_float+0xb6>
 800c6ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c6f2:	f240 80dd 	bls.w	800c8b0 <_printf_float+0x3a8>
 800c6f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	f7f4 f9eb 	bl	8000ad8 <__aeabi_dcmpeq>
 800c702:	2800      	cmp	r0, #0
 800c704:	d033      	beq.n	800c76e <_printf_float+0x266>
 800c706:	4a37      	ldr	r2, [pc, #220]	@ (800c7e4 <_printf_float+0x2dc>)
 800c708:	2301      	movs	r3, #1
 800c70a:	4631      	mov	r1, r6
 800c70c:	4628      	mov	r0, r5
 800c70e:	47b8      	blx	r7
 800c710:	3001      	adds	r0, #1
 800c712:	f43f af54 	beq.w	800c5be <_printf_float+0xb6>
 800c716:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c71a:	4543      	cmp	r3, r8
 800c71c:	db02      	blt.n	800c724 <_printf_float+0x21c>
 800c71e:	6823      	ldr	r3, [r4, #0]
 800c720:	07d8      	lsls	r0, r3, #31
 800c722:	d50f      	bpl.n	800c744 <_printf_float+0x23c>
 800c724:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c728:	4631      	mov	r1, r6
 800c72a:	4628      	mov	r0, r5
 800c72c:	47b8      	blx	r7
 800c72e:	3001      	adds	r0, #1
 800c730:	f43f af45 	beq.w	800c5be <_printf_float+0xb6>
 800c734:	f04f 0900 	mov.w	r9, #0
 800c738:	f108 38ff 	add.w	r8, r8, #4294967295
 800c73c:	f104 0a1a 	add.w	sl, r4, #26
 800c740:	45c8      	cmp	r8, r9
 800c742:	dc09      	bgt.n	800c758 <_printf_float+0x250>
 800c744:	6823      	ldr	r3, [r4, #0]
 800c746:	079b      	lsls	r3, r3, #30
 800c748:	f100 8103 	bmi.w	800c952 <_printf_float+0x44a>
 800c74c:	68e0      	ldr	r0, [r4, #12]
 800c74e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c750:	4298      	cmp	r0, r3
 800c752:	bfb8      	it	lt
 800c754:	4618      	movlt	r0, r3
 800c756:	e734      	b.n	800c5c2 <_printf_float+0xba>
 800c758:	2301      	movs	r3, #1
 800c75a:	4652      	mov	r2, sl
 800c75c:	4631      	mov	r1, r6
 800c75e:	4628      	mov	r0, r5
 800c760:	47b8      	blx	r7
 800c762:	3001      	adds	r0, #1
 800c764:	f43f af2b 	beq.w	800c5be <_printf_float+0xb6>
 800c768:	f109 0901 	add.w	r9, r9, #1
 800c76c:	e7e8      	b.n	800c740 <_printf_float+0x238>
 800c76e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c770:	2b00      	cmp	r3, #0
 800c772:	dc39      	bgt.n	800c7e8 <_printf_float+0x2e0>
 800c774:	4a1b      	ldr	r2, [pc, #108]	@ (800c7e4 <_printf_float+0x2dc>)
 800c776:	2301      	movs	r3, #1
 800c778:	4631      	mov	r1, r6
 800c77a:	4628      	mov	r0, r5
 800c77c:	47b8      	blx	r7
 800c77e:	3001      	adds	r0, #1
 800c780:	f43f af1d 	beq.w	800c5be <_printf_float+0xb6>
 800c784:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c788:	ea59 0303 	orrs.w	r3, r9, r3
 800c78c:	d102      	bne.n	800c794 <_printf_float+0x28c>
 800c78e:	6823      	ldr	r3, [r4, #0]
 800c790:	07d9      	lsls	r1, r3, #31
 800c792:	d5d7      	bpl.n	800c744 <_printf_float+0x23c>
 800c794:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c798:	4631      	mov	r1, r6
 800c79a:	4628      	mov	r0, r5
 800c79c:	47b8      	blx	r7
 800c79e:	3001      	adds	r0, #1
 800c7a0:	f43f af0d 	beq.w	800c5be <_printf_float+0xb6>
 800c7a4:	f04f 0a00 	mov.w	sl, #0
 800c7a8:	f104 0b1a 	add.w	fp, r4, #26
 800c7ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7ae:	425b      	negs	r3, r3
 800c7b0:	4553      	cmp	r3, sl
 800c7b2:	dc01      	bgt.n	800c7b8 <_printf_float+0x2b0>
 800c7b4:	464b      	mov	r3, r9
 800c7b6:	e793      	b.n	800c6e0 <_printf_float+0x1d8>
 800c7b8:	2301      	movs	r3, #1
 800c7ba:	465a      	mov	r2, fp
 800c7bc:	4631      	mov	r1, r6
 800c7be:	4628      	mov	r0, r5
 800c7c0:	47b8      	blx	r7
 800c7c2:	3001      	adds	r0, #1
 800c7c4:	f43f aefb 	beq.w	800c5be <_printf_float+0xb6>
 800c7c8:	f10a 0a01 	add.w	sl, sl, #1
 800c7cc:	e7ee      	b.n	800c7ac <_printf_float+0x2a4>
 800c7ce:	bf00      	nop
 800c7d0:	7fefffff 	.word	0x7fefffff
 800c7d4:	0800f825 	.word	0x0800f825
 800c7d8:	0800f821 	.word	0x0800f821
 800c7dc:	0800f82d 	.word	0x0800f82d
 800c7e0:	0800f829 	.word	0x0800f829
 800c7e4:	0800f831 	.word	0x0800f831
 800c7e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c7ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c7ee:	4553      	cmp	r3, sl
 800c7f0:	bfa8      	it	ge
 800c7f2:	4653      	movge	r3, sl
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	4699      	mov	r9, r3
 800c7f8:	dc36      	bgt.n	800c868 <_printf_float+0x360>
 800c7fa:	f04f 0b00 	mov.w	fp, #0
 800c7fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c802:	f104 021a 	add.w	r2, r4, #26
 800c806:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c808:	9306      	str	r3, [sp, #24]
 800c80a:	eba3 0309 	sub.w	r3, r3, r9
 800c80e:	455b      	cmp	r3, fp
 800c810:	dc31      	bgt.n	800c876 <_printf_float+0x36e>
 800c812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c814:	459a      	cmp	sl, r3
 800c816:	dc3a      	bgt.n	800c88e <_printf_float+0x386>
 800c818:	6823      	ldr	r3, [r4, #0]
 800c81a:	07da      	lsls	r2, r3, #31
 800c81c:	d437      	bmi.n	800c88e <_printf_float+0x386>
 800c81e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c820:	ebaa 0903 	sub.w	r9, sl, r3
 800c824:	9b06      	ldr	r3, [sp, #24]
 800c826:	ebaa 0303 	sub.w	r3, sl, r3
 800c82a:	4599      	cmp	r9, r3
 800c82c:	bfa8      	it	ge
 800c82e:	4699      	movge	r9, r3
 800c830:	f1b9 0f00 	cmp.w	r9, #0
 800c834:	dc33      	bgt.n	800c89e <_printf_float+0x396>
 800c836:	f04f 0800 	mov.w	r8, #0
 800c83a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c83e:	f104 0b1a 	add.w	fp, r4, #26
 800c842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c844:	ebaa 0303 	sub.w	r3, sl, r3
 800c848:	eba3 0309 	sub.w	r3, r3, r9
 800c84c:	4543      	cmp	r3, r8
 800c84e:	f77f af79 	ble.w	800c744 <_printf_float+0x23c>
 800c852:	2301      	movs	r3, #1
 800c854:	465a      	mov	r2, fp
 800c856:	4631      	mov	r1, r6
 800c858:	4628      	mov	r0, r5
 800c85a:	47b8      	blx	r7
 800c85c:	3001      	adds	r0, #1
 800c85e:	f43f aeae 	beq.w	800c5be <_printf_float+0xb6>
 800c862:	f108 0801 	add.w	r8, r8, #1
 800c866:	e7ec      	b.n	800c842 <_printf_float+0x33a>
 800c868:	4642      	mov	r2, r8
 800c86a:	4631      	mov	r1, r6
 800c86c:	4628      	mov	r0, r5
 800c86e:	47b8      	blx	r7
 800c870:	3001      	adds	r0, #1
 800c872:	d1c2      	bne.n	800c7fa <_printf_float+0x2f2>
 800c874:	e6a3      	b.n	800c5be <_printf_float+0xb6>
 800c876:	2301      	movs	r3, #1
 800c878:	4631      	mov	r1, r6
 800c87a:	4628      	mov	r0, r5
 800c87c:	9206      	str	r2, [sp, #24]
 800c87e:	47b8      	blx	r7
 800c880:	3001      	adds	r0, #1
 800c882:	f43f ae9c 	beq.w	800c5be <_printf_float+0xb6>
 800c886:	9a06      	ldr	r2, [sp, #24]
 800c888:	f10b 0b01 	add.w	fp, fp, #1
 800c88c:	e7bb      	b.n	800c806 <_printf_float+0x2fe>
 800c88e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c892:	4631      	mov	r1, r6
 800c894:	4628      	mov	r0, r5
 800c896:	47b8      	blx	r7
 800c898:	3001      	adds	r0, #1
 800c89a:	d1c0      	bne.n	800c81e <_printf_float+0x316>
 800c89c:	e68f      	b.n	800c5be <_printf_float+0xb6>
 800c89e:	9a06      	ldr	r2, [sp, #24]
 800c8a0:	464b      	mov	r3, r9
 800c8a2:	4442      	add	r2, r8
 800c8a4:	4631      	mov	r1, r6
 800c8a6:	4628      	mov	r0, r5
 800c8a8:	47b8      	blx	r7
 800c8aa:	3001      	adds	r0, #1
 800c8ac:	d1c3      	bne.n	800c836 <_printf_float+0x32e>
 800c8ae:	e686      	b.n	800c5be <_printf_float+0xb6>
 800c8b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c8b4:	f1ba 0f01 	cmp.w	sl, #1
 800c8b8:	dc01      	bgt.n	800c8be <_printf_float+0x3b6>
 800c8ba:	07db      	lsls	r3, r3, #31
 800c8bc:	d536      	bpl.n	800c92c <_printf_float+0x424>
 800c8be:	2301      	movs	r3, #1
 800c8c0:	4642      	mov	r2, r8
 800c8c2:	4631      	mov	r1, r6
 800c8c4:	4628      	mov	r0, r5
 800c8c6:	47b8      	blx	r7
 800c8c8:	3001      	adds	r0, #1
 800c8ca:	f43f ae78 	beq.w	800c5be <_printf_float+0xb6>
 800c8ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8d2:	4631      	mov	r1, r6
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	47b8      	blx	r7
 800c8d8:	3001      	adds	r0, #1
 800c8da:	f43f ae70 	beq.w	800c5be <_printf_float+0xb6>
 800c8de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c8ea:	f7f4 f8f5 	bl	8000ad8 <__aeabi_dcmpeq>
 800c8ee:	b9c0      	cbnz	r0, 800c922 <_printf_float+0x41a>
 800c8f0:	4653      	mov	r3, sl
 800c8f2:	f108 0201 	add.w	r2, r8, #1
 800c8f6:	4631      	mov	r1, r6
 800c8f8:	4628      	mov	r0, r5
 800c8fa:	47b8      	blx	r7
 800c8fc:	3001      	adds	r0, #1
 800c8fe:	d10c      	bne.n	800c91a <_printf_float+0x412>
 800c900:	e65d      	b.n	800c5be <_printf_float+0xb6>
 800c902:	2301      	movs	r3, #1
 800c904:	465a      	mov	r2, fp
 800c906:	4631      	mov	r1, r6
 800c908:	4628      	mov	r0, r5
 800c90a:	47b8      	blx	r7
 800c90c:	3001      	adds	r0, #1
 800c90e:	f43f ae56 	beq.w	800c5be <_printf_float+0xb6>
 800c912:	f108 0801 	add.w	r8, r8, #1
 800c916:	45d0      	cmp	r8, sl
 800c918:	dbf3      	blt.n	800c902 <_printf_float+0x3fa>
 800c91a:	464b      	mov	r3, r9
 800c91c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c920:	e6df      	b.n	800c6e2 <_printf_float+0x1da>
 800c922:	f04f 0800 	mov.w	r8, #0
 800c926:	f104 0b1a 	add.w	fp, r4, #26
 800c92a:	e7f4      	b.n	800c916 <_printf_float+0x40e>
 800c92c:	2301      	movs	r3, #1
 800c92e:	4642      	mov	r2, r8
 800c930:	e7e1      	b.n	800c8f6 <_printf_float+0x3ee>
 800c932:	2301      	movs	r3, #1
 800c934:	464a      	mov	r2, r9
 800c936:	4631      	mov	r1, r6
 800c938:	4628      	mov	r0, r5
 800c93a:	47b8      	blx	r7
 800c93c:	3001      	adds	r0, #1
 800c93e:	f43f ae3e 	beq.w	800c5be <_printf_float+0xb6>
 800c942:	f108 0801 	add.w	r8, r8, #1
 800c946:	68e3      	ldr	r3, [r4, #12]
 800c948:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c94a:	1a5b      	subs	r3, r3, r1
 800c94c:	4543      	cmp	r3, r8
 800c94e:	dcf0      	bgt.n	800c932 <_printf_float+0x42a>
 800c950:	e6fc      	b.n	800c74c <_printf_float+0x244>
 800c952:	f04f 0800 	mov.w	r8, #0
 800c956:	f104 0919 	add.w	r9, r4, #25
 800c95a:	e7f4      	b.n	800c946 <_printf_float+0x43e>

0800c95c <_printf_common>:
 800c95c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c960:	4616      	mov	r6, r2
 800c962:	4698      	mov	r8, r3
 800c964:	688a      	ldr	r2, [r1, #8]
 800c966:	690b      	ldr	r3, [r1, #16]
 800c968:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c96c:	4293      	cmp	r3, r2
 800c96e:	bfb8      	it	lt
 800c970:	4613      	movlt	r3, r2
 800c972:	6033      	str	r3, [r6, #0]
 800c974:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c978:	4607      	mov	r7, r0
 800c97a:	460c      	mov	r4, r1
 800c97c:	b10a      	cbz	r2, 800c982 <_printf_common+0x26>
 800c97e:	3301      	adds	r3, #1
 800c980:	6033      	str	r3, [r6, #0]
 800c982:	6823      	ldr	r3, [r4, #0]
 800c984:	0699      	lsls	r1, r3, #26
 800c986:	bf42      	ittt	mi
 800c988:	6833      	ldrmi	r3, [r6, #0]
 800c98a:	3302      	addmi	r3, #2
 800c98c:	6033      	strmi	r3, [r6, #0]
 800c98e:	6825      	ldr	r5, [r4, #0]
 800c990:	f015 0506 	ands.w	r5, r5, #6
 800c994:	d106      	bne.n	800c9a4 <_printf_common+0x48>
 800c996:	f104 0a19 	add.w	sl, r4, #25
 800c99a:	68e3      	ldr	r3, [r4, #12]
 800c99c:	6832      	ldr	r2, [r6, #0]
 800c99e:	1a9b      	subs	r3, r3, r2
 800c9a0:	42ab      	cmp	r3, r5
 800c9a2:	dc26      	bgt.n	800c9f2 <_printf_common+0x96>
 800c9a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c9a8:	6822      	ldr	r2, [r4, #0]
 800c9aa:	3b00      	subs	r3, #0
 800c9ac:	bf18      	it	ne
 800c9ae:	2301      	movne	r3, #1
 800c9b0:	0692      	lsls	r2, r2, #26
 800c9b2:	d42b      	bmi.n	800ca0c <_printf_common+0xb0>
 800c9b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c9b8:	4641      	mov	r1, r8
 800c9ba:	4638      	mov	r0, r7
 800c9bc:	47c8      	blx	r9
 800c9be:	3001      	adds	r0, #1
 800c9c0:	d01e      	beq.n	800ca00 <_printf_common+0xa4>
 800c9c2:	6823      	ldr	r3, [r4, #0]
 800c9c4:	6922      	ldr	r2, [r4, #16]
 800c9c6:	f003 0306 	and.w	r3, r3, #6
 800c9ca:	2b04      	cmp	r3, #4
 800c9cc:	bf02      	ittt	eq
 800c9ce:	68e5      	ldreq	r5, [r4, #12]
 800c9d0:	6833      	ldreq	r3, [r6, #0]
 800c9d2:	1aed      	subeq	r5, r5, r3
 800c9d4:	68a3      	ldr	r3, [r4, #8]
 800c9d6:	bf0c      	ite	eq
 800c9d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c9dc:	2500      	movne	r5, #0
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	bfc4      	itt	gt
 800c9e2:	1a9b      	subgt	r3, r3, r2
 800c9e4:	18ed      	addgt	r5, r5, r3
 800c9e6:	2600      	movs	r6, #0
 800c9e8:	341a      	adds	r4, #26
 800c9ea:	42b5      	cmp	r5, r6
 800c9ec:	d11a      	bne.n	800ca24 <_printf_common+0xc8>
 800c9ee:	2000      	movs	r0, #0
 800c9f0:	e008      	b.n	800ca04 <_printf_common+0xa8>
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	4652      	mov	r2, sl
 800c9f6:	4641      	mov	r1, r8
 800c9f8:	4638      	mov	r0, r7
 800c9fa:	47c8      	blx	r9
 800c9fc:	3001      	adds	r0, #1
 800c9fe:	d103      	bne.n	800ca08 <_printf_common+0xac>
 800ca00:	f04f 30ff 	mov.w	r0, #4294967295
 800ca04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca08:	3501      	adds	r5, #1
 800ca0a:	e7c6      	b.n	800c99a <_printf_common+0x3e>
 800ca0c:	18e1      	adds	r1, r4, r3
 800ca0e:	1c5a      	adds	r2, r3, #1
 800ca10:	2030      	movs	r0, #48	@ 0x30
 800ca12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ca16:	4422      	add	r2, r4
 800ca18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ca1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ca20:	3302      	adds	r3, #2
 800ca22:	e7c7      	b.n	800c9b4 <_printf_common+0x58>
 800ca24:	2301      	movs	r3, #1
 800ca26:	4622      	mov	r2, r4
 800ca28:	4641      	mov	r1, r8
 800ca2a:	4638      	mov	r0, r7
 800ca2c:	47c8      	blx	r9
 800ca2e:	3001      	adds	r0, #1
 800ca30:	d0e6      	beq.n	800ca00 <_printf_common+0xa4>
 800ca32:	3601      	adds	r6, #1
 800ca34:	e7d9      	b.n	800c9ea <_printf_common+0x8e>
	...

0800ca38 <_printf_i>:
 800ca38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca3c:	7e0f      	ldrb	r7, [r1, #24]
 800ca3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ca40:	2f78      	cmp	r7, #120	@ 0x78
 800ca42:	4691      	mov	r9, r2
 800ca44:	4680      	mov	r8, r0
 800ca46:	460c      	mov	r4, r1
 800ca48:	469a      	mov	sl, r3
 800ca4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ca4e:	d807      	bhi.n	800ca60 <_printf_i+0x28>
 800ca50:	2f62      	cmp	r7, #98	@ 0x62
 800ca52:	d80a      	bhi.n	800ca6a <_printf_i+0x32>
 800ca54:	2f00      	cmp	r7, #0
 800ca56:	f000 80d1 	beq.w	800cbfc <_printf_i+0x1c4>
 800ca5a:	2f58      	cmp	r7, #88	@ 0x58
 800ca5c:	f000 80b8 	beq.w	800cbd0 <_printf_i+0x198>
 800ca60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ca68:	e03a      	b.n	800cae0 <_printf_i+0xa8>
 800ca6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ca6e:	2b15      	cmp	r3, #21
 800ca70:	d8f6      	bhi.n	800ca60 <_printf_i+0x28>
 800ca72:	a101      	add	r1, pc, #4	@ (adr r1, 800ca78 <_printf_i+0x40>)
 800ca74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ca78:	0800cad1 	.word	0x0800cad1
 800ca7c:	0800cae5 	.word	0x0800cae5
 800ca80:	0800ca61 	.word	0x0800ca61
 800ca84:	0800ca61 	.word	0x0800ca61
 800ca88:	0800ca61 	.word	0x0800ca61
 800ca8c:	0800ca61 	.word	0x0800ca61
 800ca90:	0800cae5 	.word	0x0800cae5
 800ca94:	0800ca61 	.word	0x0800ca61
 800ca98:	0800ca61 	.word	0x0800ca61
 800ca9c:	0800ca61 	.word	0x0800ca61
 800caa0:	0800ca61 	.word	0x0800ca61
 800caa4:	0800cbe3 	.word	0x0800cbe3
 800caa8:	0800cb0f 	.word	0x0800cb0f
 800caac:	0800cb9d 	.word	0x0800cb9d
 800cab0:	0800ca61 	.word	0x0800ca61
 800cab4:	0800ca61 	.word	0x0800ca61
 800cab8:	0800cc05 	.word	0x0800cc05
 800cabc:	0800ca61 	.word	0x0800ca61
 800cac0:	0800cb0f 	.word	0x0800cb0f
 800cac4:	0800ca61 	.word	0x0800ca61
 800cac8:	0800ca61 	.word	0x0800ca61
 800cacc:	0800cba5 	.word	0x0800cba5
 800cad0:	6833      	ldr	r3, [r6, #0]
 800cad2:	1d1a      	adds	r2, r3, #4
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	6032      	str	r2, [r6, #0]
 800cad8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cadc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cae0:	2301      	movs	r3, #1
 800cae2:	e09c      	b.n	800cc1e <_printf_i+0x1e6>
 800cae4:	6833      	ldr	r3, [r6, #0]
 800cae6:	6820      	ldr	r0, [r4, #0]
 800cae8:	1d19      	adds	r1, r3, #4
 800caea:	6031      	str	r1, [r6, #0]
 800caec:	0606      	lsls	r6, r0, #24
 800caee:	d501      	bpl.n	800caf4 <_printf_i+0xbc>
 800caf0:	681d      	ldr	r5, [r3, #0]
 800caf2:	e003      	b.n	800cafc <_printf_i+0xc4>
 800caf4:	0645      	lsls	r5, r0, #25
 800caf6:	d5fb      	bpl.n	800caf0 <_printf_i+0xb8>
 800caf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cafc:	2d00      	cmp	r5, #0
 800cafe:	da03      	bge.n	800cb08 <_printf_i+0xd0>
 800cb00:	232d      	movs	r3, #45	@ 0x2d
 800cb02:	426d      	negs	r5, r5
 800cb04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb08:	4858      	ldr	r0, [pc, #352]	@ (800cc6c <_printf_i+0x234>)
 800cb0a:	230a      	movs	r3, #10
 800cb0c:	e011      	b.n	800cb32 <_printf_i+0xfa>
 800cb0e:	6821      	ldr	r1, [r4, #0]
 800cb10:	6833      	ldr	r3, [r6, #0]
 800cb12:	0608      	lsls	r0, r1, #24
 800cb14:	f853 5b04 	ldr.w	r5, [r3], #4
 800cb18:	d402      	bmi.n	800cb20 <_printf_i+0xe8>
 800cb1a:	0649      	lsls	r1, r1, #25
 800cb1c:	bf48      	it	mi
 800cb1e:	b2ad      	uxthmi	r5, r5
 800cb20:	2f6f      	cmp	r7, #111	@ 0x6f
 800cb22:	4852      	ldr	r0, [pc, #328]	@ (800cc6c <_printf_i+0x234>)
 800cb24:	6033      	str	r3, [r6, #0]
 800cb26:	bf14      	ite	ne
 800cb28:	230a      	movne	r3, #10
 800cb2a:	2308      	moveq	r3, #8
 800cb2c:	2100      	movs	r1, #0
 800cb2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cb32:	6866      	ldr	r6, [r4, #4]
 800cb34:	60a6      	str	r6, [r4, #8]
 800cb36:	2e00      	cmp	r6, #0
 800cb38:	db05      	blt.n	800cb46 <_printf_i+0x10e>
 800cb3a:	6821      	ldr	r1, [r4, #0]
 800cb3c:	432e      	orrs	r6, r5
 800cb3e:	f021 0104 	bic.w	r1, r1, #4
 800cb42:	6021      	str	r1, [r4, #0]
 800cb44:	d04b      	beq.n	800cbde <_printf_i+0x1a6>
 800cb46:	4616      	mov	r6, r2
 800cb48:	fbb5 f1f3 	udiv	r1, r5, r3
 800cb4c:	fb03 5711 	mls	r7, r3, r1, r5
 800cb50:	5dc7      	ldrb	r7, [r0, r7]
 800cb52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cb56:	462f      	mov	r7, r5
 800cb58:	42bb      	cmp	r3, r7
 800cb5a:	460d      	mov	r5, r1
 800cb5c:	d9f4      	bls.n	800cb48 <_printf_i+0x110>
 800cb5e:	2b08      	cmp	r3, #8
 800cb60:	d10b      	bne.n	800cb7a <_printf_i+0x142>
 800cb62:	6823      	ldr	r3, [r4, #0]
 800cb64:	07df      	lsls	r7, r3, #31
 800cb66:	d508      	bpl.n	800cb7a <_printf_i+0x142>
 800cb68:	6923      	ldr	r3, [r4, #16]
 800cb6a:	6861      	ldr	r1, [r4, #4]
 800cb6c:	4299      	cmp	r1, r3
 800cb6e:	bfde      	ittt	le
 800cb70:	2330      	movle	r3, #48	@ 0x30
 800cb72:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cb76:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cb7a:	1b92      	subs	r2, r2, r6
 800cb7c:	6122      	str	r2, [r4, #16]
 800cb7e:	f8cd a000 	str.w	sl, [sp]
 800cb82:	464b      	mov	r3, r9
 800cb84:	aa03      	add	r2, sp, #12
 800cb86:	4621      	mov	r1, r4
 800cb88:	4640      	mov	r0, r8
 800cb8a:	f7ff fee7 	bl	800c95c <_printf_common>
 800cb8e:	3001      	adds	r0, #1
 800cb90:	d14a      	bne.n	800cc28 <_printf_i+0x1f0>
 800cb92:	f04f 30ff 	mov.w	r0, #4294967295
 800cb96:	b004      	add	sp, #16
 800cb98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb9c:	6823      	ldr	r3, [r4, #0]
 800cb9e:	f043 0320 	orr.w	r3, r3, #32
 800cba2:	6023      	str	r3, [r4, #0]
 800cba4:	4832      	ldr	r0, [pc, #200]	@ (800cc70 <_printf_i+0x238>)
 800cba6:	2778      	movs	r7, #120	@ 0x78
 800cba8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cbac:	6823      	ldr	r3, [r4, #0]
 800cbae:	6831      	ldr	r1, [r6, #0]
 800cbb0:	061f      	lsls	r7, r3, #24
 800cbb2:	f851 5b04 	ldr.w	r5, [r1], #4
 800cbb6:	d402      	bmi.n	800cbbe <_printf_i+0x186>
 800cbb8:	065f      	lsls	r7, r3, #25
 800cbba:	bf48      	it	mi
 800cbbc:	b2ad      	uxthmi	r5, r5
 800cbbe:	6031      	str	r1, [r6, #0]
 800cbc0:	07d9      	lsls	r1, r3, #31
 800cbc2:	bf44      	itt	mi
 800cbc4:	f043 0320 	orrmi.w	r3, r3, #32
 800cbc8:	6023      	strmi	r3, [r4, #0]
 800cbca:	b11d      	cbz	r5, 800cbd4 <_printf_i+0x19c>
 800cbcc:	2310      	movs	r3, #16
 800cbce:	e7ad      	b.n	800cb2c <_printf_i+0xf4>
 800cbd0:	4826      	ldr	r0, [pc, #152]	@ (800cc6c <_printf_i+0x234>)
 800cbd2:	e7e9      	b.n	800cba8 <_printf_i+0x170>
 800cbd4:	6823      	ldr	r3, [r4, #0]
 800cbd6:	f023 0320 	bic.w	r3, r3, #32
 800cbda:	6023      	str	r3, [r4, #0]
 800cbdc:	e7f6      	b.n	800cbcc <_printf_i+0x194>
 800cbde:	4616      	mov	r6, r2
 800cbe0:	e7bd      	b.n	800cb5e <_printf_i+0x126>
 800cbe2:	6833      	ldr	r3, [r6, #0]
 800cbe4:	6825      	ldr	r5, [r4, #0]
 800cbe6:	6961      	ldr	r1, [r4, #20]
 800cbe8:	1d18      	adds	r0, r3, #4
 800cbea:	6030      	str	r0, [r6, #0]
 800cbec:	062e      	lsls	r6, r5, #24
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	d501      	bpl.n	800cbf6 <_printf_i+0x1be>
 800cbf2:	6019      	str	r1, [r3, #0]
 800cbf4:	e002      	b.n	800cbfc <_printf_i+0x1c4>
 800cbf6:	0668      	lsls	r0, r5, #25
 800cbf8:	d5fb      	bpl.n	800cbf2 <_printf_i+0x1ba>
 800cbfa:	8019      	strh	r1, [r3, #0]
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	6123      	str	r3, [r4, #16]
 800cc00:	4616      	mov	r6, r2
 800cc02:	e7bc      	b.n	800cb7e <_printf_i+0x146>
 800cc04:	6833      	ldr	r3, [r6, #0]
 800cc06:	1d1a      	adds	r2, r3, #4
 800cc08:	6032      	str	r2, [r6, #0]
 800cc0a:	681e      	ldr	r6, [r3, #0]
 800cc0c:	6862      	ldr	r2, [r4, #4]
 800cc0e:	2100      	movs	r1, #0
 800cc10:	4630      	mov	r0, r6
 800cc12:	f7f3 fae5 	bl	80001e0 <memchr>
 800cc16:	b108      	cbz	r0, 800cc1c <_printf_i+0x1e4>
 800cc18:	1b80      	subs	r0, r0, r6
 800cc1a:	6060      	str	r0, [r4, #4]
 800cc1c:	6863      	ldr	r3, [r4, #4]
 800cc1e:	6123      	str	r3, [r4, #16]
 800cc20:	2300      	movs	r3, #0
 800cc22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc26:	e7aa      	b.n	800cb7e <_printf_i+0x146>
 800cc28:	6923      	ldr	r3, [r4, #16]
 800cc2a:	4632      	mov	r2, r6
 800cc2c:	4649      	mov	r1, r9
 800cc2e:	4640      	mov	r0, r8
 800cc30:	47d0      	blx	sl
 800cc32:	3001      	adds	r0, #1
 800cc34:	d0ad      	beq.n	800cb92 <_printf_i+0x15a>
 800cc36:	6823      	ldr	r3, [r4, #0]
 800cc38:	079b      	lsls	r3, r3, #30
 800cc3a:	d413      	bmi.n	800cc64 <_printf_i+0x22c>
 800cc3c:	68e0      	ldr	r0, [r4, #12]
 800cc3e:	9b03      	ldr	r3, [sp, #12]
 800cc40:	4298      	cmp	r0, r3
 800cc42:	bfb8      	it	lt
 800cc44:	4618      	movlt	r0, r3
 800cc46:	e7a6      	b.n	800cb96 <_printf_i+0x15e>
 800cc48:	2301      	movs	r3, #1
 800cc4a:	4632      	mov	r2, r6
 800cc4c:	4649      	mov	r1, r9
 800cc4e:	4640      	mov	r0, r8
 800cc50:	47d0      	blx	sl
 800cc52:	3001      	adds	r0, #1
 800cc54:	d09d      	beq.n	800cb92 <_printf_i+0x15a>
 800cc56:	3501      	adds	r5, #1
 800cc58:	68e3      	ldr	r3, [r4, #12]
 800cc5a:	9903      	ldr	r1, [sp, #12]
 800cc5c:	1a5b      	subs	r3, r3, r1
 800cc5e:	42ab      	cmp	r3, r5
 800cc60:	dcf2      	bgt.n	800cc48 <_printf_i+0x210>
 800cc62:	e7eb      	b.n	800cc3c <_printf_i+0x204>
 800cc64:	2500      	movs	r5, #0
 800cc66:	f104 0619 	add.w	r6, r4, #25
 800cc6a:	e7f5      	b.n	800cc58 <_printf_i+0x220>
 800cc6c:	0800f833 	.word	0x0800f833
 800cc70:	0800f844 	.word	0x0800f844

0800cc74 <std>:
 800cc74:	2300      	movs	r3, #0
 800cc76:	b510      	push	{r4, lr}
 800cc78:	4604      	mov	r4, r0
 800cc7a:	e9c0 3300 	strd	r3, r3, [r0]
 800cc7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc82:	6083      	str	r3, [r0, #8]
 800cc84:	8181      	strh	r1, [r0, #12]
 800cc86:	6643      	str	r3, [r0, #100]	@ 0x64
 800cc88:	81c2      	strh	r2, [r0, #14]
 800cc8a:	6183      	str	r3, [r0, #24]
 800cc8c:	4619      	mov	r1, r3
 800cc8e:	2208      	movs	r2, #8
 800cc90:	305c      	adds	r0, #92	@ 0x5c
 800cc92:	f000 fa1d 	bl	800d0d0 <memset>
 800cc96:	4b0d      	ldr	r3, [pc, #52]	@ (800cccc <std+0x58>)
 800cc98:	6263      	str	r3, [r4, #36]	@ 0x24
 800cc9a:	4b0d      	ldr	r3, [pc, #52]	@ (800ccd0 <std+0x5c>)
 800cc9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cc9e:	4b0d      	ldr	r3, [pc, #52]	@ (800ccd4 <std+0x60>)
 800cca0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cca2:	4b0d      	ldr	r3, [pc, #52]	@ (800ccd8 <std+0x64>)
 800cca4:	6323      	str	r3, [r4, #48]	@ 0x30
 800cca6:	4b0d      	ldr	r3, [pc, #52]	@ (800ccdc <std+0x68>)
 800cca8:	6224      	str	r4, [r4, #32]
 800ccaa:	429c      	cmp	r4, r3
 800ccac:	d006      	beq.n	800ccbc <std+0x48>
 800ccae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ccb2:	4294      	cmp	r4, r2
 800ccb4:	d002      	beq.n	800ccbc <std+0x48>
 800ccb6:	33d0      	adds	r3, #208	@ 0xd0
 800ccb8:	429c      	cmp	r4, r3
 800ccba:	d105      	bne.n	800ccc8 <std+0x54>
 800ccbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ccc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ccc4:	f000 ba80 	b.w	800d1c8 <__retarget_lock_init_recursive>
 800ccc8:	bd10      	pop	{r4, pc}
 800ccca:	bf00      	nop
 800cccc:	0800cf21 	.word	0x0800cf21
 800ccd0:	0800cf43 	.word	0x0800cf43
 800ccd4:	0800cf7b 	.word	0x0800cf7b
 800ccd8:	0800cf9f 	.word	0x0800cf9f
 800ccdc:	20005188 	.word	0x20005188

0800cce0 <stdio_exit_handler>:
 800cce0:	4a02      	ldr	r2, [pc, #8]	@ (800ccec <stdio_exit_handler+0xc>)
 800cce2:	4903      	ldr	r1, [pc, #12]	@ (800ccf0 <stdio_exit_handler+0x10>)
 800cce4:	4803      	ldr	r0, [pc, #12]	@ (800ccf4 <stdio_exit_handler+0x14>)
 800cce6:	f000 b869 	b.w	800cdbc <_fwalk_sglue>
 800ccea:	bf00      	nop
 800ccec:	20000010 	.word	0x20000010
 800ccf0:	0800ee09 	.word	0x0800ee09
 800ccf4:	20000020 	.word	0x20000020

0800ccf8 <cleanup_stdio>:
 800ccf8:	6841      	ldr	r1, [r0, #4]
 800ccfa:	4b0c      	ldr	r3, [pc, #48]	@ (800cd2c <cleanup_stdio+0x34>)
 800ccfc:	4299      	cmp	r1, r3
 800ccfe:	b510      	push	{r4, lr}
 800cd00:	4604      	mov	r4, r0
 800cd02:	d001      	beq.n	800cd08 <cleanup_stdio+0x10>
 800cd04:	f002 f880 	bl	800ee08 <_fflush_r>
 800cd08:	68a1      	ldr	r1, [r4, #8]
 800cd0a:	4b09      	ldr	r3, [pc, #36]	@ (800cd30 <cleanup_stdio+0x38>)
 800cd0c:	4299      	cmp	r1, r3
 800cd0e:	d002      	beq.n	800cd16 <cleanup_stdio+0x1e>
 800cd10:	4620      	mov	r0, r4
 800cd12:	f002 f879 	bl	800ee08 <_fflush_r>
 800cd16:	68e1      	ldr	r1, [r4, #12]
 800cd18:	4b06      	ldr	r3, [pc, #24]	@ (800cd34 <cleanup_stdio+0x3c>)
 800cd1a:	4299      	cmp	r1, r3
 800cd1c:	d004      	beq.n	800cd28 <cleanup_stdio+0x30>
 800cd1e:	4620      	mov	r0, r4
 800cd20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd24:	f002 b870 	b.w	800ee08 <_fflush_r>
 800cd28:	bd10      	pop	{r4, pc}
 800cd2a:	bf00      	nop
 800cd2c:	20005188 	.word	0x20005188
 800cd30:	200051f0 	.word	0x200051f0
 800cd34:	20005258 	.word	0x20005258

0800cd38 <global_stdio_init.part.0>:
 800cd38:	b510      	push	{r4, lr}
 800cd3a:	4b0b      	ldr	r3, [pc, #44]	@ (800cd68 <global_stdio_init.part.0+0x30>)
 800cd3c:	4c0b      	ldr	r4, [pc, #44]	@ (800cd6c <global_stdio_init.part.0+0x34>)
 800cd3e:	4a0c      	ldr	r2, [pc, #48]	@ (800cd70 <global_stdio_init.part.0+0x38>)
 800cd40:	601a      	str	r2, [r3, #0]
 800cd42:	4620      	mov	r0, r4
 800cd44:	2200      	movs	r2, #0
 800cd46:	2104      	movs	r1, #4
 800cd48:	f7ff ff94 	bl	800cc74 <std>
 800cd4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cd50:	2201      	movs	r2, #1
 800cd52:	2109      	movs	r1, #9
 800cd54:	f7ff ff8e 	bl	800cc74 <std>
 800cd58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cd5c:	2202      	movs	r2, #2
 800cd5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd62:	2112      	movs	r1, #18
 800cd64:	f7ff bf86 	b.w	800cc74 <std>
 800cd68:	200052c0 	.word	0x200052c0
 800cd6c:	20005188 	.word	0x20005188
 800cd70:	0800cce1 	.word	0x0800cce1

0800cd74 <__sfp_lock_acquire>:
 800cd74:	4801      	ldr	r0, [pc, #4]	@ (800cd7c <__sfp_lock_acquire+0x8>)
 800cd76:	f000 ba28 	b.w	800d1ca <__retarget_lock_acquire_recursive>
 800cd7a:	bf00      	nop
 800cd7c:	200052c9 	.word	0x200052c9

0800cd80 <__sfp_lock_release>:
 800cd80:	4801      	ldr	r0, [pc, #4]	@ (800cd88 <__sfp_lock_release+0x8>)
 800cd82:	f000 ba23 	b.w	800d1cc <__retarget_lock_release_recursive>
 800cd86:	bf00      	nop
 800cd88:	200052c9 	.word	0x200052c9

0800cd8c <__sinit>:
 800cd8c:	b510      	push	{r4, lr}
 800cd8e:	4604      	mov	r4, r0
 800cd90:	f7ff fff0 	bl	800cd74 <__sfp_lock_acquire>
 800cd94:	6a23      	ldr	r3, [r4, #32]
 800cd96:	b11b      	cbz	r3, 800cda0 <__sinit+0x14>
 800cd98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd9c:	f7ff bff0 	b.w	800cd80 <__sfp_lock_release>
 800cda0:	4b04      	ldr	r3, [pc, #16]	@ (800cdb4 <__sinit+0x28>)
 800cda2:	6223      	str	r3, [r4, #32]
 800cda4:	4b04      	ldr	r3, [pc, #16]	@ (800cdb8 <__sinit+0x2c>)
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d1f5      	bne.n	800cd98 <__sinit+0xc>
 800cdac:	f7ff ffc4 	bl	800cd38 <global_stdio_init.part.0>
 800cdb0:	e7f2      	b.n	800cd98 <__sinit+0xc>
 800cdb2:	bf00      	nop
 800cdb4:	0800ccf9 	.word	0x0800ccf9
 800cdb8:	200052c0 	.word	0x200052c0

0800cdbc <_fwalk_sglue>:
 800cdbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdc0:	4607      	mov	r7, r0
 800cdc2:	4688      	mov	r8, r1
 800cdc4:	4614      	mov	r4, r2
 800cdc6:	2600      	movs	r6, #0
 800cdc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cdcc:	f1b9 0901 	subs.w	r9, r9, #1
 800cdd0:	d505      	bpl.n	800cdde <_fwalk_sglue+0x22>
 800cdd2:	6824      	ldr	r4, [r4, #0]
 800cdd4:	2c00      	cmp	r4, #0
 800cdd6:	d1f7      	bne.n	800cdc8 <_fwalk_sglue+0xc>
 800cdd8:	4630      	mov	r0, r6
 800cdda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdde:	89ab      	ldrh	r3, [r5, #12]
 800cde0:	2b01      	cmp	r3, #1
 800cde2:	d907      	bls.n	800cdf4 <_fwalk_sglue+0x38>
 800cde4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cde8:	3301      	adds	r3, #1
 800cdea:	d003      	beq.n	800cdf4 <_fwalk_sglue+0x38>
 800cdec:	4629      	mov	r1, r5
 800cdee:	4638      	mov	r0, r7
 800cdf0:	47c0      	blx	r8
 800cdf2:	4306      	orrs	r6, r0
 800cdf4:	3568      	adds	r5, #104	@ 0x68
 800cdf6:	e7e9      	b.n	800cdcc <_fwalk_sglue+0x10>

0800cdf8 <_puts_r>:
 800cdf8:	6a03      	ldr	r3, [r0, #32]
 800cdfa:	b570      	push	{r4, r5, r6, lr}
 800cdfc:	6884      	ldr	r4, [r0, #8]
 800cdfe:	4605      	mov	r5, r0
 800ce00:	460e      	mov	r6, r1
 800ce02:	b90b      	cbnz	r3, 800ce08 <_puts_r+0x10>
 800ce04:	f7ff ffc2 	bl	800cd8c <__sinit>
 800ce08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce0a:	07db      	lsls	r3, r3, #31
 800ce0c:	d405      	bmi.n	800ce1a <_puts_r+0x22>
 800ce0e:	89a3      	ldrh	r3, [r4, #12]
 800ce10:	0598      	lsls	r0, r3, #22
 800ce12:	d402      	bmi.n	800ce1a <_puts_r+0x22>
 800ce14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce16:	f000 f9d8 	bl	800d1ca <__retarget_lock_acquire_recursive>
 800ce1a:	89a3      	ldrh	r3, [r4, #12]
 800ce1c:	0719      	lsls	r1, r3, #28
 800ce1e:	d502      	bpl.n	800ce26 <_puts_r+0x2e>
 800ce20:	6923      	ldr	r3, [r4, #16]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d135      	bne.n	800ce92 <_puts_r+0x9a>
 800ce26:	4621      	mov	r1, r4
 800ce28:	4628      	mov	r0, r5
 800ce2a:	f000 f8fb 	bl	800d024 <__swsetup_r>
 800ce2e:	b380      	cbz	r0, 800ce92 <_puts_r+0x9a>
 800ce30:	f04f 35ff 	mov.w	r5, #4294967295
 800ce34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce36:	07da      	lsls	r2, r3, #31
 800ce38:	d405      	bmi.n	800ce46 <_puts_r+0x4e>
 800ce3a:	89a3      	ldrh	r3, [r4, #12]
 800ce3c:	059b      	lsls	r3, r3, #22
 800ce3e:	d402      	bmi.n	800ce46 <_puts_r+0x4e>
 800ce40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce42:	f000 f9c3 	bl	800d1cc <__retarget_lock_release_recursive>
 800ce46:	4628      	mov	r0, r5
 800ce48:	bd70      	pop	{r4, r5, r6, pc}
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	da04      	bge.n	800ce58 <_puts_r+0x60>
 800ce4e:	69a2      	ldr	r2, [r4, #24]
 800ce50:	429a      	cmp	r2, r3
 800ce52:	dc17      	bgt.n	800ce84 <_puts_r+0x8c>
 800ce54:	290a      	cmp	r1, #10
 800ce56:	d015      	beq.n	800ce84 <_puts_r+0x8c>
 800ce58:	6823      	ldr	r3, [r4, #0]
 800ce5a:	1c5a      	adds	r2, r3, #1
 800ce5c:	6022      	str	r2, [r4, #0]
 800ce5e:	7019      	strb	r1, [r3, #0]
 800ce60:	68a3      	ldr	r3, [r4, #8]
 800ce62:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ce66:	3b01      	subs	r3, #1
 800ce68:	60a3      	str	r3, [r4, #8]
 800ce6a:	2900      	cmp	r1, #0
 800ce6c:	d1ed      	bne.n	800ce4a <_puts_r+0x52>
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	da11      	bge.n	800ce96 <_puts_r+0x9e>
 800ce72:	4622      	mov	r2, r4
 800ce74:	210a      	movs	r1, #10
 800ce76:	4628      	mov	r0, r5
 800ce78:	f000 f895 	bl	800cfa6 <__swbuf_r>
 800ce7c:	3001      	adds	r0, #1
 800ce7e:	d0d7      	beq.n	800ce30 <_puts_r+0x38>
 800ce80:	250a      	movs	r5, #10
 800ce82:	e7d7      	b.n	800ce34 <_puts_r+0x3c>
 800ce84:	4622      	mov	r2, r4
 800ce86:	4628      	mov	r0, r5
 800ce88:	f000 f88d 	bl	800cfa6 <__swbuf_r>
 800ce8c:	3001      	adds	r0, #1
 800ce8e:	d1e7      	bne.n	800ce60 <_puts_r+0x68>
 800ce90:	e7ce      	b.n	800ce30 <_puts_r+0x38>
 800ce92:	3e01      	subs	r6, #1
 800ce94:	e7e4      	b.n	800ce60 <_puts_r+0x68>
 800ce96:	6823      	ldr	r3, [r4, #0]
 800ce98:	1c5a      	adds	r2, r3, #1
 800ce9a:	6022      	str	r2, [r4, #0]
 800ce9c:	220a      	movs	r2, #10
 800ce9e:	701a      	strb	r2, [r3, #0]
 800cea0:	e7ee      	b.n	800ce80 <_puts_r+0x88>
	...

0800cea4 <puts>:
 800cea4:	4b02      	ldr	r3, [pc, #8]	@ (800ceb0 <puts+0xc>)
 800cea6:	4601      	mov	r1, r0
 800cea8:	6818      	ldr	r0, [r3, #0]
 800ceaa:	f7ff bfa5 	b.w	800cdf8 <_puts_r>
 800ceae:	bf00      	nop
 800ceb0:	2000001c 	.word	0x2000001c

0800ceb4 <sniprintf>:
 800ceb4:	b40c      	push	{r2, r3}
 800ceb6:	b530      	push	{r4, r5, lr}
 800ceb8:	4b18      	ldr	r3, [pc, #96]	@ (800cf1c <sniprintf+0x68>)
 800ceba:	1e0c      	subs	r4, r1, #0
 800cebc:	681d      	ldr	r5, [r3, #0]
 800cebe:	b09d      	sub	sp, #116	@ 0x74
 800cec0:	da08      	bge.n	800ced4 <sniprintf+0x20>
 800cec2:	238b      	movs	r3, #139	@ 0x8b
 800cec4:	602b      	str	r3, [r5, #0]
 800cec6:	f04f 30ff 	mov.w	r0, #4294967295
 800ceca:	b01d      	add	sp, #116	@ 0x74
 800cecc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ced0:	b002      	add	sp, #8
 800ced2:	4770      	bx	lr
 800ced4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ced8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cedc:	f04f 0300 	mov.w	r3, #0
 800cee0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800cee2:	bf14      	ite	ne
 800cee4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cee8:	4623      	moveq	r3, r4
 800ceea:	9304      	str	r3, [sp, #16]
 800ceec:	9307      	str	r3, [sp, #28]
 800ceee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cef2:	9002      	str	r0, [sp, #8]
 800cef4:	9006      	str	r0, [sp, #24]
 800cef6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cefa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cefc:	ab21      	add	r3, sp, #132	@ 0x84
 800cefe:	a902      	add	r1, sp, #8
 800cf00:	4628      	mov	r0, r5
 800cf02:	9301      	str	r3, [sp, #4]
 800cf04:	f001 fcbe 	bl	800e884 <_svfiprintf_r>
 800cf08:	1c43      	adds	r3, r0, #1
 800cf0a:	bfbc      	itt	lt
 800cf0c:	238b      	movlt	r3, #139	@ 0x8b
 800cf0e:	602b      	strlt	r3, [r5, #0]
 800cf10:	2c00      	cmp	r4, #0
 800cf12:	d0da      	beq.n	800ceca <sniprintf+0x16>
 800cf14:	9b02      	ldr	r3, [sp, #8]
 800cf16:	2200      	movs	r2, #0
 800cf18:	701a      	strb	r2, [r3, #0]
 800cf1a:	e7d6      	b.n	800ceca <sniprintf+0x16>
 800cf1c:	2000001c 	.word	0x2000001c

0800cf20 <__sread>:
 800cf20:	b510      	push	{r4, lr}
 800cf22:	460c      	mov	r4, r1
 800cf24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf28:	f000 f900 	bl	800d12c <_read_r>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	bfab      	itete	ge
 800cf30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cf32:	89a3      	ldrhlt	r3, [r4, #12]
 800cf34:	181b      	addge	r3, r3, r0
 800cf36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf3a:	bfac      	ite	ge
 800cf3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf3e:	81a3      	strhlt	r3, [r4, #12]
 800cf40:	bd10      	pop	{r4, pc}

0800cf42 <__swrite>:
 800cf42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf46:	461f      	mov	r7, r3
 800cf48:	898b      	ldrh	r3, [r1, #12]
 800cf4a:	05db      	lsls	r3, r3, #23
 800cf4c:	4605      	mov	r5, r0
 800cf4e:	460c      	mov	r4, r1
 800cf50:	4616      	mov	r6, r2
 800cf52:	d505      	bpl.n	800cf60 <__swrite+0x1e>
 800cf54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf58:	2302      	movs	r3, #2
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	f000 f8d4 	bl	800d108 <_lseek_r>
 800cf60:	89a3      	ldrh	r3, [r4, #12]
 800cf62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf6a:	81a3      	strh	r3, [r4, #12]
 800cf6c:	4632      	mov	r2, r6
 800cf6e:	463b      	mov	r3, r7
 800cf70:	4628      	mov	r0, r5
 800cf72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf76:	f000 b8eb 	b.w	800d150 <_write_r>

0800cf7a <__sseek>:
 800cf7a:	b510      	push	{r4, lr}
 800cf7c:	460c      	mov	r4, r1
 800cf7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf82:	f000 f8c1 	bl	800d108 <_lseek_r>
 800cf86:	1c43      	adds	r3, r0, #1
 800cf88:	89a3      	ldrh	r3, [r4, #12]
 800cf8a:	bf15      	itete	ne
 800cf8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf96:	81a3      	strheq	r3, [r4, #12]
 800cf98:	bf18      	it	ne
 800cf9a:	81a3      	strhne	r3, [r4, #12]
 800cf9c:	bd10      	pop	{r4, pc}

0800cf9e <__sclose>:
 800cf9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfa2:	f000 b8a1 	b.w	800d0e8 <_close_r>

0800cfa6 <__swbuf_r>:
 800cfa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfa8:	460e      	mov	r6, r1
 800cfaa:	4614      	mov	r4, r2
 800cfac:	4605      	mov	r5, r0
 800cfae:	b118      	cbz	r0, 800cfb8 <__swbuf_r+0x12>
 800cfb0:	6a03      	ldr	r3, [r0, #32]
 800cfb2:	b90b      	cbnz	r3, 800cfb8 <__swbuf_r+0x12>
 800cfb4:	f7ff feea 	bl	800cd8c <__sinit>
 800cfb8:	69a3      	ldr	r3, [r4, #24]
 800cfba:	60a3      	str	r3, [r4, #8]
 800cfbc:	89a3      	ldrh	r3, [r4, #12]
 800cfbe:	071a      	lsls	r2, r3, #28
 800cfc0:	d501      	bpl.n	800cfc6 <__swbuf_r+0x20>
 800cfc2:	6923      	ldr	r3, [r4, #16]
 800cfc4:	b943      	cbnz	r3, 800cfd8 <__swbuf_r+0x32>
 800cfc6:	4621      	mov	r1, r4
 800cfc8:	4628      	mov	r0, r5
 800cfca:	f000 f82b 	bl	800d024 <__swsetup_r>
 800cfce:	b118      	cbz	r0, 800cfd8 <__swbuf_r+0x32>
 800cfd0:	f04f 37ff 	mov.w	r7, #4294967295
 800cfd4:	4638      	mov	r0, r7
 800cfd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfd8:	6823      	ldr	r3, [r4, #0]
 800cfda:	6922      	ldr	r2, [r4, #16]
 800cfdc:	1a98      	subs	r0, r3, r2
 800cfde:	6963      	ldr	r3, [r4, #20]
 800cfe0:	b2f6      	uxtb	r6, r6
 800cfe2:	4283      	cmp	r3, r0
 800cfe4:	4637      	mov	r7, r6
 800cfe6:	dc05      	bgt.n	800cff4 <__swbuf_r+0x4e>
 800cfe8:	4621      	mov	r1, r4
 800cfea:	4628      	mov	r0, r5
 800cfec:	f001 ff0c 	bl	800ee08 <_fflush_r>
 800cff0:	2800      	cmp	r0, #0
 800cff2:	d1ed      	bne.n	800cfd0 <__swbuf_r+0x2a>
 800cff4:	68a3      	ldr	r3, [r4, #8]
 800cff6:	3b01      	subs	r3, #1
 800cff8:	60a3      	str	r3, [r4, #8]
 800cffa:	6823      	ldr	r3, [r4, #0]
 800cffc:	1c5a      	adds	r2, r3, #1
 800cffe:	6022      	str	r2, [r4, #0]
 800d000:	701e      	strb	r6, [r3, #0]
 800d002:	6962      	ldr	r2, [r4, #20]
 800d004:	1c43      	adds	r3, r0, #1
 800d006:	429a      	cmp	r2, r3
 800d008:	d004      	beq.n	800d014 <__swbuf_r+0x6e>
 800d00a:	89a3      	ldrh	r3, [r4, #12]
 800d00c:	07db      	lsls	r3, r3, #31
 800d00e:	d5e1      	bpl.n	800cfd4 <__swbuf_r+0x2e>
 800d010:	2e0a      	cmp	r6, #10
 800d012:	d1df      	bne.n	800cfd4 <__swbuf_r+0x2e>
 800d014:	4621      	mov	r1, r4
 800d016:	4628      	mov	r0, r5
 800d018:	f001 fef6 	bl	800ee08 <_fflush_r>
 800d01c:	2800      	cmp	r0, #0
 800d01e:	d0d9      	beq.n	800cfd4 <__swbuf_r+0x2e>
 800d020:	e7d6      	b.n	800cfd0 <__swbuf_r+0x2a>
	...

0800d024 <__swsetup_r>:
 800d024:	b538      	push	{r3, r4, r5, lr}
 800d026:	4b29      	ldr	r3, [pc, #164]	@ (800d0cc <__swsetup_r+0xa8>)
 800d028:	4605      	mov	r5, r0
 800d02a:	6818      	ldr	r0, [r3, #0]
 800d02c:	460c      	mov	r4, r1
 800d02e:	b118      	cbz	r0, 800d038 <__swsetup_r+0x14>
 800d030:	6a03      	ldr	r3, [r0, #32]
 800d032:	b90b      	cbnz	r3, 800d038 <__swsetup_r+0x14>
 800d034:	f7ff feaa 	bl	800cd8c <__sinit>
 800d038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d03c:	0719      	lsls	r1, r3, #28
 800d03e:	d422      	bmi.n	800d086 <__swsetup_r+0x62>
 800d040:	06da      	lsls	r2, r3, #27
 800d042:	d407      	bmi.n	800d054 <__swsetup_r+0x30>
 800d044:	2209      	movs	r2, #9
 800d046:	602a      	str	r2, [r5, #0]
 800d048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d04c:	81a3      	strh	r3, [r4, #12]
 800d04e:	f04f 30ff 	mov.w	r0, #4294967295
 800d052:	e033      	b.n	800d0bc <__swsetup_r+0x98>
 800d054:	0758      	lsls	r0, r3, #29
 800d056:	d512      	bpl.n	800d07e <__swsetup_r+0x5a>
 800d058:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d05a:	b141      	cbz	r1, 800d06e <__swsetup_r+0x4a>
 800d05c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d060:	4299      	cmp	r1, r3
 800d062:	d002      	beq.n	800d06a <__swsetup_r+0x46>
 800d064:	4628      	mov	r0, r5
 800d066:	f000 ff37 	bl	800ded8 <_free_r>
 800d06a:	2300      	movs	r3, #0
 800d06c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d06e:	89a3      	ldrh	r3, [r4, #12]
 800d070:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d074:	81a3      	strh	r3, [r4, #12]
 800d076:	2300      	movs	r3, #0
 800d078:	6063      	str	r3, [r4, #4]
 800d07a:	6923      	ldr	r3, [r4, #16]
 800d07c:	6023      	str	r3, [r4, #0]
 800d07e:	89a3      	ldrh	r3, [r4, #12]
 800d080:	f043 0308 	orr.w	r3, r3, #8
 800d084:	81a3      	strh	r3, [r4, #12]
 800d086:	6923      	ldr	r3, [r4, #16]
 800d088:	b94b      	cbnz	r3, 800d09e <__swsetup_r+0x7a>
 800d08a:	89a3      	ldrh	r3, [r4, #12]
 800d08c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d090:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d094:	d003      	beq.n	800d09e <__swsetup_r+0x7a>
 800d096:	4621      	mov	r1, r4
 800d098:	4628      	mov	r0, r5
 800d09a:	f001 ff15 	bl	800eec8 <__smakebuf_r>
 800d09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0a2:	f013 0201 	ands.w	r2, r3, #1
 800d0a6:	d00a      	beq.n	800d0be <__swsetup_r+0x9a>
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	60a2      	str	r2, [r4, #8]
 800d0ac:	6962      	ldr	r2, [r4, #20]
 800d0ae:	4252      	negs	r2, r2
 800d0b0:	61a2      	str	r2, [r4, #24]
 800d0b2:	6922      	ldr	r2, [r4, #16]
 800d0b4:	b942      	cbnz	r2, 800d0c8 <__swsetup_r+0xa4>
 800d0b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d0ba:	d1c5      	bne.n	800d048 <__swsetup_r+0x24>
 800d0bc:	bd38      	pop	{r3, r4, r5, pc}
 800d0be:	0799      	lsls	r1, r3, #30
 800d0c0:	bf58      	it	pl
 800d0c2:	6962      	ldrpl	r2, [r4, #20]
 800d0c4:	60a2      	str	r2, [r4, #8]
 800d0c6:	e7f4      	b.n	800d0b2 <__swsetup_r+0x8e>
 800d0c8:	2000      	movs	r0, #0
 800d0ca:	e7f7      	b.n	800d0bc <__swsetup_r+0x98>
 800d0cc:	2000001c 	.word	0x2000001c

0800d0d0 <memset>:
 800d0d0:	4402      	add	r2, r0
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	d100      	bne.n	800d0da <memset+0xa>
 800d0d8:	4770      	bx	lr
 800d0da:	f803 1b01 	strb.w	r1, [r3], #1
 800d0de:	e7f9      	b.n	800d0d4 <memset+0x4>

0800d0e0 <_localeconv_r>:
 800d0e0:	4800      	ldr	r0, [pc, #0]	@ (800d0e4 <_localeconv_r+0x4>)
 800d0e2:	4770      	bx	lr
 800d0e4:	2000015c 	.word	0x2000015c

0800d0e8 <_close_r>:
 800d0e8:	b538      	push	{r3, r4, r5, lr}
 800d0ea:	4d06      	ldr	r5, [pc, #24]	@ (800d104 <_close_r+0x1c>)
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	4604      	mov	r4, r0
 800d0f0:	4608      	mov	r0, r1
 800d0f2:	602b      	str	r3, [r5, #0]
 800d0f4:	f7f5 f81c 	bl	8002130 <_close>
 800d0f8:	1c43      	adds	r3, r0, #1
 800d0fa:	d102      	bne.n	800d102 <_close_r+0x1a>
 800d0fc:	682b      	ldr	r3, [r5, #0]
 800d0fe:	b103      	cbz	r3, 800d102 <_close_r+0x1a>
 800d100:	6023      	str	r3, [r4, #0]
 800d102:	bd38      	pop	{r3, r4, r5, pc}
 800d104:	200052c4 	.word	0x200052c4

0800d108 <_lseek_r>:
 800d108:	b538      	push	{r3, r4, r5, lr}
 800d10a:	4d07      	ldr	r5, [pc, #28]	@ (800d128 <_lseek_r+0x20>)
 800d10c:	4604      	mov	r4, r0
 800d10e:	4608      	mov	r0, r1
 800d110:	4611      	mov	r1, r2
 800d112:	2200      	movs	r2, #0
 800d114:	602a      	str	r2, [r5, #0]
 800d116:	461a      	mov	r2, r3
 800d118:	f7f5 f831 	bl	800217e <_lseek>
 800d11c:	1c43      	adds	r3, r0, #1
 800d11e:	d102      	bne.n	800d126 <_lseek_r+0x1e>
 800d120:	682b      	ldr	r3, [r5, #0]
 800d122:	b103      	cbz	r3, 800d126 <_lseek_r+0x1e>
 800d124:	6023      	str	r3, [r4, #0]
 800d126:	bd38      	pop	{r3, r4, r5, pc}
 800d128:	200052c4 	.word	0x200052c4

0800d12c <_read_r>:
 800d12c:	b538      	push	{r3, r4, r5, lr}
 800d12e:	4d07      	ldr	r5, [pc, #28]	@ (800d14c <_read_r+0x20>)
 800d130:	4604      	mov	r4, r0
 800d132:	4608      	mov	r0, r1
 800d134:	4611      	mov	r1, r2
 800d136:	2200      	movs	r2, #0
 800d138:	602a      	str	r2, [r5, #0]
 800d13a:	461a      	mov	r2, r3
 800d13c:	f7f4 ffdb 	bl	80020f6 <_read>
 800d140:	1c43      	adds	r3, r0, #1
 800d142:	d102      	bne.n	800d14a <_read_r+0x1e>
 800d144:	682b      	ldr	r3, [r5, #0]
 800d146:	b103      	cbz	r3, 800d14a <_read_r+0x1e>
 800d148:	6023      	str	r3, [r4, #0]
 800d14a:	bd38      	pop	{r3, r4, r5, pc}
 800d14c:	200052c4 	.word	0x200052c4

0800d150 <_write_r>:
 800d150:	b538      	push	{r3, r4, r5, lr}
 800d152:	4d07      	ldr	r5, [pc, #28]	@ (800d170 <_write_r+0x20>)
 800d154:	4604      	mov	r4, r0
 800d156:	4608      	mov	r0, r1
 800d158:	4611      	mov	r1, r2
 800d15a:	2200      	movs	r2, #0
 800d15c:	602a      	str	r2, [r5, #0]
 800d15e:	461a      	mov	r2, r3
 800d160:	f7f3 fee8 	bl	8000f34 <_write>
 800d164:	1c43      	adds	r3, r0, #1
 800d166:	d102      	bne.n	800d16e <_write_r+0x1e>
 800d168:	682b      	ldr	r3, [r5, #0]
 800d16a:	b103      	cbz	r3, 800d16e <_write_r+0x1e>
 800d16c:	6023      	str	r3, [r4, #0]
 800d16e:	bd38      	pop	{r3, r4, r5, pc}
 800d170:	200052c4 	.word	0x200052c4

0800d174 <__errno>:
 800d174:	4b01      	ldr	r3, [pc, #4]	@ (800d17c <__errno+0x8>)
 800d176:	6818      	ldr	r0, [r3, #0]
 800d178:	4770      	bx	lr
 800d17a:	bf00      	nop
 800d17c:	2000001c 	.word	0x2000001c

0800d180 <__libc_init_array>:
 800d180:	b570      	push	{r4, r5, r6, lr}
 800d182:	4d0d      	ldr	r5, [pc, #52]	@ (800d1b8 <__libc_init_array+0x38>)
 800d184:	4c0d      	ldr	r4, [pc, #52]	@ (800d1bc <__libc_init_array+0x3c>)
 800d186:	1b64      	subs	r4, r4, r5
 800d188:	10a4      	asrs	r4, r4, #2
 800d18a:	2600      	movs	r6, #0
 800d18c:	42a6      	cmp	r6, r4
 800d18e:	d109      	bne.n	800d1a4 <__libc_init_array+0x24>
 800d190:	4d0b      	ldr	r5, [pc, #44]	@ (800d1c0 <__libc_init_array+0x40>)
 800d192:	4c0c      	ldr	r4, [pc, #48]	@ (800d1c4 <__libc_init_array+0x44>)
 800d194:	f001 ffd4 	bl	800f140 <_init>
 800d198:	1b64      	subs	r4, r4, r5
 800d19a:	10a4      	asrs	r4, r4, #2
 800d19c:	2600      	movs	r6, #0
 800d19e:	42a6      	cmp	r6, r4
 800d1a0:	d105      	bne.n	800d1ae <__libc_init_array+0x2e>
 800d1a2:	bd70      	pop	{r4, r5, r6, pc}
 800d1a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1a8:	4798      	blx	r3
 800d1aa:	3601      	adds	r6, #1
 800d1ac:	e7ee      	b.n	800d18c <__libc_init_array+0xc>
 800d1ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1b2:	4798      	blx	r3
 800d1b4:	3601      	adds	r6, #1
 800d1b6:	e7f2      	b.n	800d19e <__libc_init_array+0x1e>
 800d1b8:	0800fa98 	.word	0x0800fa98
 800d1bc:	0800fa98 	.word	0x0800fa98
 800d1c0:	0800fa98 	.word	0x0800fa98
 800d1c4:	0800fa9c 	.word	0x0800fa9c

0800d1c8 <__retarget_lock_init_recursive>:
 800d1c8:	4770      	bx	lr

0800d1ca <__retarget_lock_acquire_recursive>:
 800d1ca:	4770      	bx	lr

0800d1cc <__retarget_lock_release_recursive>:
 800d1cc:	4770      	bx	lr

0800d1ce <memcpy>:
 800d1ce:	440a      	add	r2, r1
 800d1d0:	4291      	cmp	r1, r2
 800d1d2:	f100 33ff 	add.w	r3, r0, #4294967295
 800d1d6:	d100      	bne.n	800d1da <memcpy+0xc>
 800d1d8:	4770      	bx	lr
 800d1da:	b510      	push	{r4, lr}
 800d1dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d1e4:	4291      	cmp	r1, r2
 800d1e6:	d1f9      	bne.n	800d1dc <memcpy+0xe>
 800d1e8:	bd10      	pop	{r4, pc}
	...

0800d1ec <__assert_func>:
 800d1ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d1ee:	4614      	mov	r4, r2
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	4b09      	ldr	r3, [pc, #36]	@ (800d218 <__assert_func+0x2c>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	4605      	mov	r5, r0
 800d1f8:	68d8      	ldr	r0, [r3, #12]
 800d1fa:	b14c      	cbz	r4, 800d210 <__assert_func+0x24>
 800d1fc:	4b07      	ldr	r3, [pc, #28]	@ (800d21c <__assert_func+0x30>)
 800d1fe:	9100      	str	r1, [sp, #0]
 800d200:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d204:	4906      	ldr	r1, [pc, #24]	@ (800d220 <__assert_func+0x34>)
 800d206:	462b      	mov	r3, r5
 800d208:	f001 fe26 	bl	800ee58 <fiprintf>
 800d20c:	f001 fee4 	bl	800efd8 <abort>
 800d210:	4b04      	ldr	r3, [pc, #16]	@ (800d224 <__assert_func+0x38>)
 800d212:	461c      	mov	r4, r3
 800d214:	e7f3      	b.n	800d1fe <__assert_func+0x12>
 800d216:	bf00      	nop
 800d218:	2000001c 	.word	0x2000001c
 800d21c:	0800f855 	.word	0x0800f855
 800d220:	0800f862 	.word	0x0800f862
 800d224:	0800f890 	.word	0x0800f890

0800d228 <quorem>:
 800d228:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d22c:	6903      	ldr	r3, [r0, #16]
 800d22e:	690c      	ldr	r4, [r1, #16]
 800d230:	42a3      	cmp	r3, r4
 800d232:	4607      	mov	r7, r0
 800d234:	db7e      	blt.n	800d334 <quorem+0x10c>
 800d236:	3c01      	subs	r4, #1
 800d238:	f101 0814 	add.w	r8, r1, #20
 800d23c:	00a3      	lsls	r3, r4, #2
 800d23e:	f100 0514 	add.w	r5, r0, #20
 800d242:	9300      	str	r3, [sp, #0]
 800d244:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d248:	9301      	str	r3, [sp, #4]
 800d24a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d24e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d252:	3301      	adds	r3, #1
 800d254:	429a      	cmp	r2, r3
 800d256:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d25a:	fbb2 f6f3 	udiv	r6, r2, r3
 800d25e:	d32e      	bcc.n	800d2be <quorem+0x96>
 800d260:	f04f 0a00 	mov.w	sl, #0
 800d264:	46c4      	mov	ip, r8
 800d266:	46ae      	mov	lr, r5
 800d268:	46d3      	mov	fp, sl
 800d26a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d26e:	b298      	uxth	r0, r3
 800d270:	fb06 a000 	mla	r0, r6, r0, sl
 800d274:	0c02      	lsrs	r2, r0, #16
 800d276:	0c1b      	lsrs	r3, r3, #16
 800d278:	fb06 2303 	mla	r3, r6, r3, r2
 800d27c:	f8de 2000 	ldr.w	r2, [lr]
 800d280:	b280      	uxth	r0, r0
 800d282:	b292      	uxth	r2, r2
 800d284:	1a12      	subs	r2, r2, r0
 800d286:	445a      	add	r2, fp
 800d288:	f8de 0000 	ldr.w	r0, [lr]
 800d28c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d290:	b29b      	uxth	r3, r3
 800d292:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d296:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d29a:	b292      	uxth	r2, r2
 800d29c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d2a0:	45e1      	cmp	r9, ip
 800d2a2:	f84e 2b04 	str.w	r2, [lr], #4
 800d2a6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d2aa:	d2de      	bcs.n	800d26a <quorem+0x42>
 800d2ac:	9b00      	ldr	r3, [sp, #0]
 800d2ae:	58eb      	ldr	r3, [r5, r3]
 800d2b0:	b92b      	cbnz	r3, 800d2be <quorem+0x96>
 800d2b2:	9b01      	ldr	r3, [sp, #4]
 800d2b4:	3b04      	subs	r3, #4
 800d2b6:	429d      	cmp	r5, r3
 800d2b8:	461a      	mov	r2, r3
 800d2ba:	d32f      	bcc.n	800d31c <quorem+0xf4>
 800d2bc:	613c      	str	r4, [r7, #16]
 800d2be:	4638      	mov	r0, r7
 800d2c0:	f001 f97c 	bl	800e5bc <__mcmp>
 800d2c4:	2800      	cmp	r0, #0
 800d2c6:	db25      	blt.n	800d314 <quorem+0xec>
 800d2c8:	4629      	mov	r1, r5
 800d2ca:	2000      	movs	r0, #0
 800d2cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800d2d0:	f8d1 c000 	ldr.w	ip, [r1]
 800d2d4:	fa1f fe82 	uxth.w	lr, r2
 800d2d8:	fa1f f38c 	uxth.w	r3, ip
 800d2dc:	eba3 030e 	sub.w	r3, r3, lr
 800d2e0:	4403      	add	r3, r0
 800d2e2:	0c12      	lsrs	r2, r2, #16
 800d2e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d2e8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2f2:	45c1      	cmp	r9, r8
 800d2f4:	f841 3b04 	str.w	r3, [r1], #4
 800d2f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d2fc:	d2e6      	bcs.n	800d2cc <quorem+0xa4>
 800d2fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d302:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d306:	b922      	cbnz	r2, 800d312 <quorem+0xea>
 800d308:	3b04      	subs	r3, #4
 800d30a:	429d      	cmp	r5, r3
 800d30c:	461a      	mov	r2, r3
 800d30e:	d30b      	bcc.n	800d328 <quorem+0x100>
 800d310:	613c      	str	r4, [r7, #16]
 800d312:	3601      	adds	r6, #1
 800d314:	4630      	mov	r0, r6
 800d316:	b003      	add	sp, #12
 800d318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d31c:	6812      	ldr	r2, [r2, #0]
 800d31e:	3b04      	subs	r3, #4
 800d320:	2a00      	cmp	r2, #0
 800d322:	d1cb      	bne.n	800d2bc <quorem+0x94>
 800d324:	3c01      	subs	r4, #1
 800d326:	e7c6      	b.n	800d2b6 <quorem+0x8e>
 800d328:	6812      	ldr	r2, [r2, #0]
 800d32a:	3b04      	subs	r3, #4
 800d32c:	2a00      	cmp	r2, #0
 800d32e:	d1ef      	bne.n	800d310 <quorem+0xe8>
 800d330:	3c01      	subs	r4, #1
 800d332:	e7ea      	b.n	800d30a <quorem+0xe2>
 800d334:	2000      	movs	r0, #0
 800d336:	e7ee      	b.n	800d316 <quorem+0xee>

0800d338 <_dtoa_r>:
 800d338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d33c:	69c7      	ldr	r7, [r0, #28]
 800d33e:	b097      	sub	sp, #92	@ 0x5c
 800d340:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d344:	ec55 4b10 	vmov	r4, r5, d0
 800d348:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d34a:	9107      	str	r1, [sp, #28]
 800d34c:	4681      	mov	r9, r0
 800d34e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d350:	9311      	str	r3, [sp, #68]	@ 0x44
 800d352:	b97f      	cbnz	r7, 800d374 <_dtoa_r+0x3c>
 800d354:	2010      	movs	r0, #16
 800d356:	f000 fe09 	bl	800df6c <malloc>
 800d35a:	4602      	mov	r2, r0
 800d35c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d360:	b920      	cbnz	r0, 800d36c <_dtoa_r+0x34>
 800d362:	4ba9      	ldr	r3, [pc, #676]	@ (800d608 <_dtoa_r+0x2d0>)
 800d364:	21ef      	movs	r1, #239	@ 0xef
 800d366:	48a9      	ldr	r0, [pc, #676]	@ (800d60c <_dtoa_r+0x2d4>)
 800d368:	f7ff ff40 	bl	800d1ec <__assert_func>
 800d36c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d370:	6007      	str	r7, [r0, #0]
 800d372:	60c7      	str	r7, [r0, #12]
 800d374:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d378:	6819      	ldr	r1, [r3, #0]
 800d37a:	b159      	cbz	r1, 800d394 <_dtoa_r+0x5c>
 800d37c:	685a      	ldr	r2, [r3, #4]
 800d37e:	604a      	str	r2, [r1, #4]
 800d380:	2301      	movs	r3, #1
 800d382:	4093      	lsls	r3, r2
 800d384:	608b      	str	r3, [r1, #8]
 800d386:	4648      	mov	r0, r9
 800d388:	f000 fee6 	bl	800e158 <_Bfree>
 800d38c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d390:	2200      	movs	r2, #0
 800d392:	601a      	str	r2, [r3, #0]
 800d394:	1e2b      	subs	r3, r5, #0
 800d396:	bfb9      	ittee	lt
 800d398:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d39c:	9305      	strlt	r3, [sp, #20]
 800d39e:	2300      	movge	r3, #0
 800d3a0:	6033      	strge	r3, [r6, #0]
 800d3a2:	9f05      	ldr	r7, [sp, #20]
 800d3a4:	4b9a      	ldr	r3, [pc, #616]	@ (800d610 <_dtoa_r+0x2d8>)
 800d3a6:	bfbc      	itt	lt
 800d3a8:	2201      	movlt	r2, #1
 800d3aa:	6032      	strlt	r2, [r6, #0]
 800d3ac:	43bb      	bics	r3, r7
 800d3ae:	d112      	bne.n	800d3d6 <_dtoa_r+0x9e>
 800d3b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d3b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d3b6:	6013      	str	r3, [r2, #0]
 800d3b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d3bc:	4323      	orrs	r3, r4
 800d3be:	f000 855a 	beq.w	800de76 <_dtoa_r+0xb3e>
 800d3c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d3c4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d624 <_dtoa_r+0x2ec>
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	f000 855c 	beq.w	800de86 <_dtoa_r+0xb4e>
 800d3ce:	f10a 0303 	add.w	r3, sl, #3
 800d3d2:	f000 bd56 	b.w	800de82 <_dtoa_r+0xb4a>
 800d3d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	ec51 0b17 	vmov	r0, r1, d7
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d3e6:	f7f3 fb77 	bl	8000ad8 <__aeabi_dcmpeq>
 800d3ea:	4680      	mov	r8, r0
 800d3ec:	b158      	cbz	r0, 800d406 <_dtoa_r+0xce>
 800d3ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d3f0:	2301      	movs	r3, #1
 800d3f2:	6013      	str	r3, [r2, #0]
 800d3f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d3f6:	b113      	cbz	r3, 800d3fe <_dtoa_r+0xc6>
 800d3f8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d3fa:	4b86      	ldr	r3, [pc, #536]	@ (800d614 <_dtoa_r+0x2dc>)
 800d3fc:	6013      	str	r3, [r2, #0]
 800d3fe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d628 <_dtoa_r+0x2f0>
 800d402:	f000 bd40 	b.w	800de86 <_dtoa_r+0xb4e>
 800d406:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d40a:	aa14      	add	r2, sp, #80	@ 0x50
 800d40c:	a915      	add	r1, sp, #84	@ 0x54
 800d40e:	4648      	mov	r0, r9
 800d410:	f001 f984 	bl	800e71c <__d2b>
 800d414:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d418:	9002      	str	r0, [sp, #8]
 800d41a:	2e00      	cmp	r6, #0
 800d41c:	d078      	beq.n	800d510 <_dtoa_r+0x1d8>
 800d41e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d420:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d424:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d428:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d42c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d430:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d434:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d438:	4619      	mov	r1, r3
 800d43a:	2200      	movs	r2, #0
 800d43c:	4b76      	ldr	r3, [pc, #472]	@ (800d618 <_dtoa_r+0x2e0>)
 800d43e:	f7f2 ff2b 	bl	8000298 <__aeabi_dsub>
 800d442:	a36b      	add	r3, pc, #428	@ (adr r3, 800d5f0 <_dtoa_r+0x2b8>)
 800d444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d448:	f7f3 f8de 	bl	8000608 <__aeabi_dmul>
 800d44c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d5f8 <_dtoa_r+0x2c0>)
 800d44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d452:	f7f2 ff23 	bl	800029c <__adddf3>
 800d456:	4604      	mov	r4, r0
 800d458:	4630      	mov	r0, r6
 800d45a:	460d      	mov	r5, r1
 800d45c:	f7f3 f86a 	bl	8000534 <__aeabi_i2d>
 800d460:	a367      	add	r3, pc, #412	@ (adr r3, 800d600 <_dtoa_r+0x2c8>)
 800d462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d466:	f7f3 f8cf 	bl	8000608 <__aeabi_dmul>
 800d46a:	4602      	mov	r2, r0
 800d46c:	460b      	mov	r3, r1
 800d46e:	4620      	mov	r0, r4
 800d470:	4629      	mov	r1, r5
 800d472:	f7f2 ff13 	bl	800029c <__adddf3>
 800d476:	4604      	mov	r4, r0
 800d478:	460d      	mov	r5, r1
 800d47a:	f7f3 fb75 	bl	8000b68 <__aeabi_d2iz>
 800d47e:	2200      	movs	r2, #0
 800d480:	4607      	mov	r7, r0
 800d482:	2300      	movs	r3, #0
 800d484:	4620      	mov	r0, r4
 800d486:	4629      	mov	r1, r5
 800d488:	f7f3 fb30 	bl	8000aec <__aeabi_dcmplt>
 800d48c:	b140      	cbz	r0, 800d4a0 <_dtoa_r+0x168>
 800d48e:	4638      	mov	r0, r7
 800d490:	f7f3 f850 	bl	8000534 <__aeabi_i2d>
 800d494:	4622      	mov	r2, r4
 800d496:	462b      	mov	r3, r5
 800d498:	f7f3 fb1e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d49c:	b900      	cbnz	r0, 800d4a0 <_dtoa_r+0x168>
 800d49e:	3f01      	subs	r7, #1
 800d4a0:	2f16      	cmp	r7, #22
 800d4a2:	d852      	bhi.n	800d54a <_dtoa_r+0x212>
 800d4a4:	4b5d      	ldr	r3, [pc, #372]	@ (800d61c <_dtoa_r+0x2e4>)
 800d4a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d4b2:	f7f3 fb1b 	bl	8000aec <__aeabi_dcmplt>
 800d4b6:	2800      	cmp	r0, #0
 800d4b8:	d049      	beq.n	800d54e <_dtoa_r+0x216>
 800d4ba:	3f01      	subs	r7, #1
 800d4bc:	2300      	movs	r3, #0
 800d4be:	9310      	str	r3, [sp, #64]	@ 0x40
 800d4c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d4c2:	1b9b      	subs	r3, r3, r6
 800d4c4:	1e5a      	subs	r2, r3, #1
 800d4c6:	bf45      	ittet	mi
 800d4c8:	f1c3 0301 	rsbmi	r3, r3, #1
 800d4cc:	9300      	strmi	r3, [sp, #0]
 800d4ce:	2300      	movpl	r3, #0
 800d4d0:	2300      	movmi	r3, #0
 800d4d2:	9206      	str	r2, [sp, #24]
 800d4d4:	bf54      	ite	pl
 800d4d6:	9300      	strpl	r3, [sp, #0]
 800d4d8:	9306      	strmi	r3, [sp, #24]
 800d4da:	2f00      	cmp	r7, #0
 800d4dc:	db39      	blt.n	800d552 <_dtoa_r+0x21a>
 800d4de:	9b06      	ldr	r3, [sp, #24]
 800d4e0:	970d      	str	r7, [sp, #52]	@ 0x34
 800d4e2:	443b      	add	r3, r7
 800d4e4:	9306      	str	r3, [sp, #24]
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	9308      	str	r3, [sp, #32]
 800d4ea:	9b07      	ldr	r3, [sp, #28]
 800d4ec:	2b09      	cmp	r3, #9
 800d4ee:	d863      	bhi.n	800d5b8 <_dtoa_r+0x280>
 800d4f0:	2b05      	cmp	r3, #5
 800d4f2:	bfc4      	itt	gt
 800d4f4:	3b04      	subgt	r3, #4
 800d4f6:	9307      	strgt	r3, [sp, #28]
 800d4f8:	9b07      	ldr	r3, [sp, #28]
 800d4fa:	f1a3 0302 	sub.w	r3, r3, #2
 800d4fe:	bfcc      	ite	gt
 800d500:	2400      	movgt	r4, #0
 800d502:	2401      	movle	r4, #1
 800d504:	2b03      	cmp	r3, #3
 800d506:	d863      	bhi.n	800d5d0 <_dtoa_r+0x298>
 800d508:	e8df f003 	tbb	[pc, r3]
 800d50c:	2b375452 	.word	0x2b375452
 800d510:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d514:	441e      	add	r6, r3
 800d516:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d51a:	2b20      	cmp	r3, #32
 800d51c:	bfc1      	itttt	gt
 800d51e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d522:	409f      	lslgt	r7, r3
 800d524:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d528:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d52c:	bfd6      	itet	le
 800d52e:	f1c3 0320 	rsble	r3, r3, #32
 800d532:	ea47 0003 	orrgt.w	r0, r7, r3
 800d536:	fa04 f003 	lslle.w	r0, r4, r3
 800d53a:	f7f2 ffeb 	bl	8000514 <__aeabi_ui2d>
 800d53e:	2201      	movs	r2, #1
 800d540:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d544:	3e01      	subs	r6, #1
 800d546:	9212      	str	r2, [sp, #72]	@ 0x48
 800d548:	e776      	b.n	800d438 <_dtoa_r+0x100>
 800d54a:	2301      	movs	r3, #1
 800d54c:	e7b7      	b.n	800d4be <_dtoa_r+0x186>
 800d54e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d550:	e7b6      	b.n	800d4c0 <_dtoa_r+0x188>
 800d552:	9b00      	ldr	r3, [sp, #0]
 800d554:	1bdb      	subs	r3, r3, r7
 800d556:	9300      	str	r3, [sp, #0]
 800d558:	427b      	negs	r3, r7
 800d55a:	9308      	str	r3, [sp, #32]
 800d55c:	2300      	movs	r3, #0
 800d55e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d560:	e7c3      	b.n	800d4ea <_dtoa_r+0x1b2>
 800d562:	2301      	movs	r3, #1
 800d564:	9309      	str	r3, [sp, #36]	@ 0x24
 800d566:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d568:	eb07 0b03 	add.w	fp, r7, r3
 800d56c:	f10b 0301 	add.w	r3, fp, #1
 800d570:	2b01      	cmp	r3, #1
 800d572:	9303      	str	r3, [sp, #12]
 800d574:	bfb8      	it	lt
 800d576:	2301      	movlt	r3, #1
 800d578:	e006      	b.n	800d588 <_dtoa_r+0x250>
 800d57a:	2301      	movs	r3, #1
 800d57c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d57e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d580:	2b00      	cmp	r3, #0
 800d582:	dd28      	ble.n	800d5d6 <_dtoa_r+0x29e>
 800d584:	469b      	mov	fp, r3
 800d586:	9303      	str	r3, [sp, #12]
 800d588:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d58c:	2100      	movs	r1, #0
 800d58e:	2204      	movs	r2, #4
 800d590:	f102 0514 	add.w	r5, r2, #20
 800d594:	429d      	cmp	r5, r3
 800d596:	d926      	bls.n	800d5e6 <_dtoa_r+0x2ae>
 800d598:	6041      	str	r1, [r0, #4]
 800d59a:	4648      	mov	r0, r9
 800d59c:	f000 fd9c 	bl	800e0d8 <_Balloc>
 800d5a0:	4682      	mov	sl, r0
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	d142      	bne.n	800d62c <_dtoa_r+0x2f4>
 800d5a6:	4b1e      	ldr	r3, [pc, #120]	@ (800d620 <_dtoa_r+0x2e8>)
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	f240 11af 	movw	r1, #431	@ 0x1af
 800d5ae:	e6da      	b.n	800d366 <_dtoa_r+0x2e>
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	e7e3      	b.n	800d57c <_dtoa_r+0x244>
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	e7d5      	b.n	800d564 <_dtoa_r+0x22c>
 800d5b8:	2401      	movs	r4, #1
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	9307      	str	r3, [sp, #28]
 800d5be:	9409      	str	r4, [sp, #36]	@ 0x24
 800d5c0:	f04f 3bff 	mov.w	fp, #4294967295
 800d5c4:	2200      	movs	r2, #0
 800d5c6:	f8cd b00c 	str.w	fp, [sp, #12]
 800d5ca:	2312      	movs	r3, #18
 800d5cc:	920c      	str	r2, [sp, #48]	@ 0x30
 800d5ce:	e7db      	b.n	800d588 <_dtoa_r+0x250>
 800d5d0:	2301      	movs	r3, #1
 800d5d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5d4:	e7f4      	b.n	800d5c0 <_dtoa_r+0x288>
 800d5d6:	f04f 0b01 	mov.w	fp, #1
 800d5da:	f8cd b00c 	str.w	fp, [sp, #12]
 800d5de:	465b      	mov	r3, fp
 800d5e0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d5e4:	e7d0      	b.n	800d588 <_dtoa_r+0x250>
 800d5e6:	3101      	adds	r1, #1
 800d5e8:	0052      	lsls	r2, r2, #1
 800d5ea:	e7d1      	b.n	800d590 <_dtoa_r+0x258>
 800d5ec:	f3af 8000 	nop.w
 800d5f0:	636f4361 	.word	0x636f4361
 800d5f4:	3fd287a7 	.word	0x3fd287a7
 800d5f8:	8b60c8b3 	.word	0x8b60c8b3
 800d5fc:	3fc68a28 	.word	0x3fc68a28
 800d600:	509f79fb 	.word	0x509f79fb
 800d604:	3fd34413 	.word	0x3fd34413
 800d608:	0800f89e 	.word	0x0800f89e
 800d60c:	0800f8b5 	.word	0x0800f8b5
 800d610:	7ff00000 	.word	0x7ff00000
 800d614:	0800f832 	.word	0x0800f832
 800d618:	3ff80000 	.word	0x3ff80000
 800d61c:	0800f9c8 	.word	0x0800f9c8
 800d620:	0800f90d 	.word	0x0800f90d
 800d624:	0800f89a 	.word	0x0800f89a
 800d628:	0800f831 	.word	0x0800f831
 800d62c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d630:	6018      	str	r0, [r3, #0]
 800d632:	9b03      	ldr	r3, [sp, #12]
 800d634:	2b0e      	cmp	r3, #14
 800d636:	f200 80a1 	bhi.w	800d77c <_dtoa_r+0x444>
 800d63a:	2c00      	cmp	r4, #0
 800d63c:	f000 809e 	beq.w	800d77c <_dtoa_r+0x444>
 800d640:	2f00      	cmp	r7, #0
 800d642:	dd33      	ble.n	800d6ac <_dtoa_r+0x374>
 800d644:	4b9c      	ldr	r3, [pc, #624]	@ (800d8b8 <_dtoa_r+0x580>)
 800d646:	f007 020f 	and.w	r2, r7, #15
 800d64a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d64e:	ed93 7b00 	vldr	d7, [r3]
 800d652:	05f8      	lsls	r0, r7, #23
 800d654:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d658:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d65c:	d516      	bpl.n	800d68c <_dtoa_r+0x354>
 800d65e:	4b97      	ldr	r3, [pc, #604]	@ (800d8bc <_dtoa_r+0x584>)
 800d660:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d664:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d668:	f7f3 f8f8 	bl	800085c <__aeabi_ddiv>
 800d66c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d670:	f004 040f 	and.w	r4, r4, #15
 800d674:	2603      	movs	r6, #3
 800d676:	4d91      	ldr	r5, [pc, #580]	@ (800d8bc <_dtoa_r+0x584>)
 800d678:	b954      	cbnz	r4, 800d690 <_dtoa_r+0x358>
 800d67a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d67e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d682:	f7f3 f8eb 	bl	800085c <__aeabi_ddiv>
 800d686:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d68a:	e028      	b.n	800d6de <_dtoa_r+0x3a6>
 800d68c:	2602      	movs	r6, #2
 800d68e:	e7f2      	b.n	800d676 <_dtoa_r+0x33e>
 800d690:	07e1      	lsls	r1, r4, #31
 800d692:	d508      	bpl.n	800d6a6 <_dtoa_r+0x36e>
 800d694:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d698:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d69c:	f7f2 ffb4 	bl	8000608 <__aeabi_dmul>
 800d6a0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d6a4:	3601      	adds	r6, #1
 800d6a6:	1064      	asrs	r4, r4, #1
 800d6a8:	3508      	adds	r5, #8
 800d6aa:	e7e5      	b.n	800d678 <_dtoa_r+0x340>
 800d6ac:	f000 80af 	beq.w	800d80e <_dtoa_r+0x4d6>
 800d6b0:	427c      	negs	r4, r7
 800d6b2:	4b81      	ldr	r3, [pc, #516]	@ (800d8b8 <_dtoa_r+0x580>)
 800d6b4:	4d81      	ldr	r5, [pc, #516]	@ (800d8bc <_dtoa_r+0x584>)
 800d6b6:	f004 020f 	and.w	r2, r4, #15
 800d6ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d6be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d6c6:	f7f2 ff9f 	bl	8000608 <__aeabi_dmul>
 800d6ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d6ce:	1124      	asrs	r4, r4, #4
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	2602      	movs	r6, #2
 800d6d4:	2c00      	cmp	r4, #0
 800d6d6:	f040 808f 	bne.w	800d7f8 <_dtoa_r+0x4c0>
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d1d3      	bne.n	800d686 <_dtoa_r+0x34e>
 800d6de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d6e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	f000 8094 	beq.w	800d812 <_dtoa_r+0x4da>
 800d6ea:	4b75      	ldr	r3, [pc, #468]	@ (800d8c0 <_dtoa_r+0x588>)
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	4620      	mov	r0, r4
 800d6f0:	4629      	mov	r1, r5
 800d6f2:	f7f3 f9fb 	bl	8000aec <__aeabi_dcmplt>
 800d6f6:	2800      	cmp	r0, #0
 800d6f8:	f000 808b 	beq.w	800d812 <_dtoa_r+0x4da>
 800d6fc:	9b03      	ldr	r3, [sp, #12]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	f000 8087 	beq.w	800d812 <_dtoa_r+0x4da>
 800d704:	f1bb 0f00 	cmp.w	fp, #0
 800d708:	dd34      	ble.n	800d774 <_dtoa_r+0x43c>
 800d70a:	4620      	mov	r0, r4
 800d70c:	4b6d      	ldr	r3, [pc, #436]	@ (800d8c4 <_dtoa_r+0x58c>)
 800d70e:	2200      	movs	r2, #0
 800d710:	4629      	mov	r1, r5
 800d712:	f7f2 ff79 	bl	8000608 <__aeabi_dmul>
 800d716:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d71a:	f107 38ff 	add.w	r8, r7, #4294967295
 800d71e:	3601      	adds	r6, #1
 800d720:	465c      	mov	r4, fp
 800d722:	4630      	mov	r0, r6
 800d724:	f7f2 ff06 	bl	8000534 <__aeabi_i2d>
 800d728:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d72c:	f7f2 ff6c 	bl	8000608 <__aeabi_dmul>
 800d730:	4b65      	ldr	r3, [pc, #404]	@ (800d8c8 <_dtoa_r+0x590>)
 800d732:	2200      	movs	r2, #0
 800d734:	f7f2 fdb2 	bl	800029c <__adddf3>
 800d738:	4605      	mov	r5, r0
 800d73a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d73e:	2c00      	cmp	r4, #0
 800d740:	d16a      	bne.n	800d818 <_dtoa_r+0x4e0>
 800d742:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d746:	4b61      	ldr	r3, [pc, #388]	@ (800d8cc <_dtoa_r+0x594>)
 800d748:	2200      	movs	r2, #0
 800d74a:	f7f2 fda5 	bl	8000298 <__aeabi_dsub>
 800d74e:	4602      	mov	r2, r0
 800d750:	460b      	mov	r3, r1
 800d752:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d756:	462a      	mov	r2, r5
 800d758:	4633      	mov	r3, r6
 800d75a:	f7f3 f9e5 	bl	8000b28 <__aeabi_dcmpgt>
 800d75e:	2800      	cmp	r0, #0
 800d760:	f040 8298 	bne.w	800dc94 <_dtoa_r+0x95c>
 800d764:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d768:	462a      	mov	r2, r5
 800d76a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d76e:	f7f3 f9bd 	bl	8000aec <__aeabi_dcmplt>
 800d772:	bb38      	cbnz	r0, 800d7c4 <_dtoa_r+0x48c>
 800d774:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d778:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d77c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d77e:	2b00      	cmp	r3, #0
 800d780:	f2c0 8157 	blt.w	800da32 <_dtoa_r+0x6fa>
 800d784:	2f0e      	cmp	r7, #14
 800d786:	f300 8154 	bgt.w	800da32 <_dtoa_r+0x6fa>
 800d78a:	4b4b      	ldr	r3, [pc, #300]	@ (800d8b8 <_dtoa_r+0x580>)
 800d78c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d790:	ed93 7b00 	vldr	d7, [r3]
 800d794:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d796:	2b00      	cmp	r3, #0
 800d798:	ed8d 7b00 	vstr	d7, [sp]
 800d79c:	f280 80e5 	bge.w	800d96a <_dtoa_r+0x632>
 800d7a0:	9b03      	ldr	r3, [sp, #12]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	f300 80e1 	bgt.w	800d96a <_dtoa_r+0x632>
 800d7a8:	d10c      	bne.n	800d7c4 <_dtoa_r+0x48c>
 800d7aa:	4b48      	ldr	r3, [pc, #288]	@ (800d8cc <_dtoa_r+0x594>)
 800d7ac:	2200      	movs	r2, #0
 800d7ae:	ec51 0b17 	vmov	r0, r1, d7
 800d7b2:	f7f2 ff29 	bl	8000608 <__aeabi_dmul>
 800d7b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d7ba:	f7f3 f9ab 	bl	8000b14 <__aeabi_dcmpge>
 800d7be:	2800      	cmp	r0, #0
 800d7c0:	f000 8266 	beq.w	800dc90 <_dtoa_r+0x958>
 800d7c4:	2400      	movs	r4, #0
 800d7c6:	4625      	mov	r5, r4
 800d7c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d7ca:	4656      	mov	r6, sl
 800d7cc:	ea6f 0803 	mvn.w	r8, r3
 800d7d0:	2700      	movs	r7, #0
 800d7d2:	4621      	mov	r1, r4
 800d7d4:	4648      	mov	r0, r9
 800d7d6:	f000 fcbf 	bl	800e158 <_Bfree>
 800d7da:	2d00      	cmp	r5, #0
 800d7dc:	f000 80bd 	beq.w	800d95a <_dtoa_r+0x622>
 800d7e0:	b12f      	cbz	r7, 800d7ee <_dtoa_r+0x4b6>
 800d7e2:	42af      	cmp	r7, r5
 800d7e4:	d003      	beq.n	800d7ee <_dtoa_r+0x4b6>
 800d7e6:	4639      	mov	r1, r7
 800d7e8:	4648      	mov	r0, r9
 800d7ea:	f000 fcb5 	bl	800e158 <_Bfree>
 800d7ee:	4629      	mov	r1, r5
 800d7f0:	4648      	mov	r0, r9
 800d7f2:	f000 fcb1 	bl	800e158 <_Bfree>
 800d7f6:	e0b0      	b.n	800d95a <_dtoa_r+0x622>
 800d7f8:	07e2      	lsls	r2, r4, #31
 800d7fa:	d505      	bpl.n	800d808 <_dtoa_r+0x4d0>
 800d7fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d800:	f7f2 ff02 	bl	8000608 <__aeabi_dmul>
 800d804:	3601      	adds	r6, #1
 800d806:	2301      	movs	r3, #1
 800d808:	1064      	asrs	r4, r4, #1
 800d80a:	3508      	adds	r5, #8
 800d80c:	e762      	b.n	800d6d4 <_dtoa_r+0x39c>
 800d80e:	2602      	movs	r6, #2
 800d810:	e765      	b.n	800d6de <_dtoa_r+0x3a6>
 800d812:	9c03      	ldr	r4, [sp, #12]
 800d814:	46b8      	mov	r8, r7
 800d816:	e784      	b.n	800d722 <_dtoa_r+0x3ea>
 800d818:	4b27      	ldr	r3, [pc, #156]	@ (800d8b8 <_dtoa_r+0x580>)
 800d81a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d81c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d820:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d824:	4454      	add	r4, sl
 800d826:	2900      	cmp	r1, #0
 800d828:	d054      	beq.n	800d8d4 <_dtoa_r+0x59c>
 800d82a:	4929      	ldr	r1, [pc, #164]	@ (800d8d0 <_dtoa_r+0x598>)
 800d82c:	2000      	movs	r0, #0
 800d82e:	f7f3 f815 	bl	800085c <__aeabi_ddiv>
 800d832:	4633      	mov	r3, r6
 800d834:	462a      	mov	r2, r5
 800d836:	f7f2 fd2f 	bl	8000298 <__aeabi_dsub>
 800d83a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d83e:	4656      	mov	r6, sl
 800d840:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d844:	f7f3 f990 	bl	8000b68 <__aeabi_d2iz>
 800d848:	4605      	mov	r5, r0
 800d84a:	f7f2 fe73 	bl	8000534 <__aeabi_i2d>
 800d84e:	4602      	mov	r2, r0
 800d850:	460b      	mov	r3, r1
 800d852:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d856:	f7f2 fd1f 	bl	8000298 <__aeabi_dsub>
 800d85a:	3530      	adds	r5, #48	@ 0x30
 800d85c:	4602      	mov	r2, r0
 800d85e:	460b      	mov	r3, r1
 800d860:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d864:	f806 5b01 	strb.w	r5, [r6], #1
 800d868:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d86c:	f7f3 f93e 	bl	8000aec <__aeabi_dcmplt>
 800d870:	2800      	cmp	r0, #0
 800d872:	d172      	bne.n	800d95a <_dtoa_r+0x622>
 800d874:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d878:	4911      	ldr	r1, [pc, #68]	@ (800d8c0 <_dtoa_r+0x588>)
 800d87a:	2000      	movs	r0, #0
 800d87c:	f7f2 fd0c 	bl	8000298 <__aeabi_dsub>
 800d880:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d884:	f7f3 f932 	bl	8000aec <__aeabi_dcmplt>
 800d888:	2800      	cmp	r0, #0
 800d88a:	f040 80b4 	bne.w	800d9f6 <_dtoa_r+0x6be>
 800d88e:	42a6      	cmp	r6, r4
 800d890:	f43f af70 	beq.w	800d774 <_dtoa_r+0x43c>
 800d894:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d898:	4b0a      	ldr	r3, [pc, #40]	@ (800d8c4 <_dtoa_r+0x58c>)
 800d89a:	2200      	movs	r2, #0
 800d89c:	f7f2 feb4 	bl	8000608 <__aeabi_dmul>
 800d8a0:	4b08      	ldr	r3, [pc, #32]	@ (800d8c4 <_dtoa_r+0x58c>)
 800d8a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8ac:	f7f2 feac 	bl	8000608 <__aeabi_dmul>
 800d8b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8b4:	e7c4      	b.n	800d840 <_dtoa_r+0x508>
 800d8b6:	bf00      	nop
 800d8b8:	0800f9c8 	.word	0x0800f9c8
 800d8bc:	0800f9a0 	.word	0x0800f9a0
 800d8c0:	3ff00000 	.word	0x3ff00000
 800d8c4:	40240000 	.word	0x40240000
 800d8c8:	401c0000 	.word	0x401c0000
 800d8cc:	40140000 	.word	0x40140000
 800d8d0:	3fe00000 	.word	0x3fe00000
 800d8d4:	4631      	mov	r1, r6
 800d8d6:	4628      	mov	r0, r5
 800d8d8:	f7f2 fe96 	bl	8000608 <__aeabi_dmul>
 800d8dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d8e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d8e2:	4656      	mov	r6, sl
 800d8e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8e8:	f7f3 f93e 	bl	8000b68 <__aeabi_d2iz>
 800d8ec:	4605      	mov	r5, r0
 800d8ee:	f7f2 fe21 	bl	8000534 <__aeabi_i2d>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	460b      	mov	r3, r1
 800d8f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8fa:	f7f2 fccd 	bl	8000298 <__aeabi_dsub>
 800d8fe:	3530      	adds	r5, #48	@ 0x30
 800d900:	f806 5b01 	strb.w	r5, [r6], #1
 800d904:	4602      	mov	r2, r0
 800d906:	460b      	mov	r3, r1
 800d908:	42a6      	cmp	r6, r4
 800d90a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d90e:	f04f 0200 	mov.w	r2, #0
 800d912:	d124      	bne.n	800d95e <_dtoa_r+0x626>
 800d914:	4baf      	ldr	r3, [pc, #700]	@ (800dbd4 <_dtoa_r+0x89c>)
 800d916:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d91a:	f7f2 fcbf 	bl	800029c <__adddf3>
 800d91e:	4602      	mov	r2, r0
 800d920:	460b      	mov	r3, r1
 800d922:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d926:	f7f3 f8ff 	bl	8000b28 <__aeabi_dcmpgt>
 800d92a:	2800      	cmp	r0, #0
 800d92c:	d163      	bne.n	800d9f6 <_dtoa_r+0x6be>
 800d92e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d932:	49a8      	ldr	r1, [pc, #672]	@ (800dbd4 <_dtoa_r+0x89c>)
 800d934:	2000      	movs	r0, #0
 800d936:	f7f2 fcaf 	bl	8000298 <__aeabi_dsub>
 800d93a:	4602      	mov	r2, r0
 800d93c:	460b      	mov	r3, r1
 800d93e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d942:	f7f3 f8d3 	bl	8000aec <__aeabi_dcmplt>
 800d946:	2800      	cmp	r0, #0
 800d948:	f43f af14 	beq.w	800d774 <_dtoa_r+0x43c>
 800d94c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d94e:	1e73      	subs	r3, r6, #1
 800d950:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d952:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d956:	2b30      	cmp	r3, #48	@ 0x30
 800d958:	d0f8      	beq.n	800d94c <_dtoa_r+0x614>
 800d95a:	4647      	mov	r7, r8
 800d95c:	e03b      	b.n	800d9d6 <_dtoa_r+0x69e>
 800d95e:	4b9e      	ldr	r3, [pc, #632]	@ (800dbd8 <_dtoa_r+0x8a0>)
 800d960:	f7f2 fe52 	bl	8000608 <__aeabi_dmul>
 800d964:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d968:	e7bc      	b.n	800d8e4 <_dtoa_r+0x5ac>
 800d96a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d96e:	4656      	mov	r6, sl
 800d970:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d974:	4620      	mov	r0, r4
 800d976:	4629      	mov	r1, r5
 800d978:	f7f2 ff70 	bl	800085c <__aeabi_ddiv>
 800d97c:	f7f3 f8f4 	bl	8000b68 <__aeabi_d2iz>
 800d980:	4680      	mov	r8, r0
 800d982:	f7f2 fdd7 	bl	8000534 <__aeabi_i2d>
 800d986:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d98a:	f7f2 fe3d 	bl	8000608 <__aeabi_dmul>
 800d98e:	4602      	mov	r2, r0
 800d990:	460b      	mov	r3, r1
 800d992:	4620      	mov	r0, r4
 800d994:	4629      	mov	r1, r5
 800d996:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d99a:	f7f2 fc7d 	bl	8000298 <__aeabi_dsub>
 800d99e:	f806 4b01 	strb.w	r4, [r6], #1
 800d9a2:	9d03      	ldr	r5, [sp, #12]
 800d9a4:	eba6 040a 	sub.w	r4, r6, sl
 800d9a8:	42a5      	cmp	r5, r4
 800d9aa:	4602      	mov	r2, r0
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	d133      	bne.n	800da18 <_dtoa_r+0x6e0>
 800d9b0:	f7f2 fc74 	bl	800029c <__adddf3>
 800d9b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9b8:	4604      	mov	r4, r0
 800d9ba:	460d      	mov	r5, r1
 800d9bc:	f7f3 f8b4 	bl	8000b28 <__aeabi_dcmpgt>
 800d9c0:	b9c0      	cbnz	r0, 800d9f4 <_dtoa_r+0x6bc>
 800d9c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9c6:	4620      	mov	r0, r4
 800d9c8:	4629      	mov	r1, r5
 800d9ca:	f7f3 f885 	bl	8000ad8 <__aeabi_dcmpeq>
 800d9ce:	b110      	cbz	r0, 800d9d6 <_dtoa_r+0x69e>
 800d9d0:	f018 0f01 	tst.w	r8, #1
 800d9d4:	d10e      	bne.n	800d9f4 <_dtoa_r+0x6bc>
 800d9d6:	9902      	ldr	r1, [sp, #8]
 800d9d8:	4648      	mov	r0, r9
 800d9da:	f000 fbbd 	bl	800e158 <_Bfree>
 800d9de:	2300      	movs	r3, #0
 800d9e0:	7033      	strb	r3, [r6, #0]
 800d9e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d9e4:	3701      	adds	r7, #1
 800d9e6:	601f      	str	r7, [r3, #0]
 800d9e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	f000 824b 	beq.w	800de86 <_dtoa_r+0xb4e>
 800d9f0:	601e      	str	r6, [r3, #0]
 800d9f2:	e248      	b.n	800de86 <_dtoa_r+0xb4e>
 800d9f4:	46b8      	mov	r8, r7
 800d9f6:	4633      	mov	r3, r6
 800d9f8:	461e      	mov	r6, r3
 800d9fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9fe:	2a39      	cmp	r2, #57	@ 0x39
 800da00:	d106      	bne.n	800da10 <_dtoa_r+0x6d8>
 800da02:	459a      	cmp	sl, r3
 800da04:	d1f8      	bne.n	800d9f8 <_dtoa_r+0x6c0>
 800da06:	2230      	movs	r2, #48	@ 0x30
 800da08:	f108 0801 	add.w	r8, r8, #1
 800da0c:	f88a 2000 	strb.w	r2, [sl]
 800da10:	781a      	ldrb	r2, [r3, #0]
 800da12:	3201      	adds	r2, #1
 800da14:	701a      	strb	r2, [r3, #0]
 800da16:	e7a0      	b.n	800d95a <_dtoa_r+0x622>
 800da18:	4b6f      	ldr	r3, [pc, #444]	@ (800dbd8 <_dtoa_r+0x8a0>)
 800da1a:	2200      	movs	r2, #0
 800da1c:	f7f2 fdf4 	bl	8000608 <__aeabi_dmul>
 800da20:	2200      	movs	r2, #0
 800da22:	2300      	movs	r3, #0
 800da24:	4604      	mov	r4, r0
 800da26:	460d      	mov	r5, r1
 800da28:	f7f3 f856 	bl	8000ad8 <__aeabi_dcmpeq>
 800da2c:	2800      	cmp	r0, #0
 800da2e:	d09f      	beq.n	800d970 <_dtoa_r+0x638>
 800da30:	e7d1      	b.n	800d9d6 <_dtoa_r+0x69e>
 800da32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da34:	2a00      	cmp	r2, #0
 800da36:	f000 80ea 	beq.w	800dc0e <_dtoa_r+0x8d6>
 800da3a:	9a07      	ldr	r2, [sp, #28]
 800da3c:	2a01      	cmp	r2, #1
 800da3e:	f300 80cd 	bgt.w	800dbdc <_dtoa_r+0x8a4>
 800da42:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800da44:	2a00      	cmp	r2, #0
 800da46:	f000 80c1 	beq.w	800dbcc <_dtoa_r+0x894>
 800da4a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800da4e:	9c08      	ldr	r4, [sp, #32]
 800da50:	9e00      	ldr	r6, [sp, #0]
 800da52:	9a00      	ldr	r2, [sp, #0]
 800da54:	441a      	add	r2, r3
 800da56:	9200      	str	r2, [sp, #0]
 800da58:	9a06      	ldr	r2, [sp, #24]
 800da5a:	2101      	movs	r1, #1
 800da5c:	441a      	add	r2, r3
 800da5e:	4648      	mov	r0, r9
 800da60:	9206      	str	r2, [sp, #24]
 800da62:	f000 fc2d 	bl	800e2c0 <__i2b>
 800da66:	4605      	mov	r5, r0
 800da68:	b166      	cbz	r6, 800da84 <_dtoa_r+0x74c>
 800da6a:	9b06      	ldr	r3, [sp, #24]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	dd09      	ble.n	800da84 <_dtoa_r+0x74c>
 800da70:	42b3      	cmp	r3, r6
 800da72:	9a00      	ldr	r2, [sp, #0]
 800da74:	bfa8      	it	ge
 800da76:	4633      	movge	r3, r6
 800da78:	1ad2      	subs	r2, r2, r3
 800da7a:	9200      	str	r2, [sp, #0]
 800da7c:	9a06      	ldr	r2, [sp, #24]
 800da7e:	1af6      	subs	r6, r6, r3
 800da80:	1ad3      	subs	r3, r2, r3
 800da82:	9306      	str	r3, [sp, #24]
 800da84:	9b08      	ldr	r3, [sp, #32]
 800da86:	b30b      	cbz	r3, 800dacc <_dtoa_r+0x794>
 800da88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	f000 80c6 	beq.w	800dc1c <_dtoa_r+0x8e4>
 800da90:	2c00      	cmp	r4, #0
 800da92:	f000 80c0 	beq.w	800dc16 <_dtoa_r+0x8de>
 800da96:	4629      	mov	r1, r5
 800da98:	4622      	mov	r2, r4
 800da9a:	4648      	mov	r0, r9
 800da9c:	f000 fcc8 	bl	800e430 <__pow5mult>
 800daa0:	9a02      	ldr	r2, [sp, #8]
 800daa2:	4601      	mov	r1, r0
 800daa4:	4605      	mov	r5, r0
 800daa6:	4648      	mov	r0, r9
 800daa8:	f000 fc20 	bl	800e2ec <__multiply>
 800daac:	9902      	ldr	r1, [sp, #8]
 800daae:	4680      	mov	r8, r0
 800dab0:	4648      	mov	r0, r9
 800dab2:	f000 fb51 	bl	800e158 <_Bfree>
 800dab6:	9b08      	ldr	r3, [sp, #32]
 800dab8:	1b1b      	subs	r3, r3, r4
 800daba:	9308      	str	r3, [sp, #32]
 800dabc:	f000 80b1 	beq.w	800dc22 <_dtoa_r+0x8ea>
 800dac0:	9a08      	ldr	r2, [sp, #32]
 800dac2:	4641      	mov	r1, r8
 800dac4:	4648      	mov	r0, r9
 800dac6:	f000 fcb3 	bl	800e430 <__pow5mult>
 800daca:	9002      	str	r0, [sp, #8]
 800dacc:	2101      	movs	r1, #1
 800dace:	4648      	mov	r0, r9
 800dad0:	f000 fbf6 	bl	800e2c0 <__i2b>
 800dad4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dad6:	4604      	mov	r4, r0
 800dad8:	2b00      	cmp	r3, #0
 800dada:	f000 81d8 	beq.w	800de8e <_dtoa_r+0xb56>
 800dade:	461a      	mov	r2, r3
 800dae0:	4601      	mov	r1, r0
 800dae2:	4648      	mov	r0, r9
 800dae4:	f000 fca4 	bl	800e430 <__pow5mult>
 800dae8:	9b07      	ldr	r3, [sp, #28]
 800daea:	2b01      	cmp	r3, #1
 800daec:	4604      	mov	r4, r0
 800daee:	f300 809f 	bgt.w	800dc30 <_dtoa_r+0x8f8>
 800daf2:	9b04      	ldr	r3, [sp, #16]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	f040 8097 	bne.w	800dc28 <_dtoa_r+0x8f0>
 800dafa:	9b05      	ldr	r3, [sp, #20]
 800dafc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db00:	2b00      	cmp	r3, #0
 800db02:	f040 8093 	bne.w	800dc2c <_dtoa_r+0x8f4>
 800db06:	9b05      	ldr	r3, [sp, #20]
 800db08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800db0c:	0d1b      	lsrs	r3, r3, #20
 800db0e:	051b      	lsls	r3, r3, #20
 800db10:	b133      	cbz	r3, 800db20 <_dtoa_r+0x7e8>
 800db12:	9b00      	ldr	r3, [sp, #0]
 800db14:	3301      	adds	r3, #1
 800db16:	9300      	str	r3, [sp, #0]
 800db18:	9b06      	ldr	r3, [sp, #24]
 800db1a:	3301      	adds	r3, #1
 800db1c:	9306      	str	r3, [sp, #24]
 800db1e:	2301      	movs	r3, #1
 800db20:	9308      	str	r3, [sp, #32]
 800db22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db24:	2b00      	cmp	r3, #0
 800db26:	f000 81b8 	beq.w	800de9a <_dtoa_r+0xb62>
 800db2a:	6923      	ldr	r3, [r4, #16]
 800db2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800db30:	6918      	ldr	r0, [r3, #16]
 800db32:	f000 fb79 	bl	800e228 <__hi0bits>
 800db36:	f1c0 0020 	rsb	r0, r0, #32
 800db3a:	9b06      	ldr	r3, [sp, #24]
 800db3c:	4418      	add	r0, r3
 800db3e:	f010 001f 	ands.w	r0, r0, #31
 800db42:	f000 8082 	beq.w	800dc4a <_dtoa_r+0x912>
 800db46:	f1c0 0320 	rsb	r3, r0, #32
 800db4a:	2b04      	cmp	r3, #4
 800db4c:	dd73      	ble.n	800dc36 <_dtoa_r+0x8fe>
 800db4e:	9b00      	ldr	r3, [sp, #0]
 800db50:	f1c0 001c 	rsb	r0, r0, #28
 800db54:	4403      	add	r3, r0
 800db56:	9300      	str	r3, [sp, #0]
 800db58:	9b06      	ldr	r3, [sp, #24]
 800db5a:	4403      	add	r3, r0
 800db5c:	4406      	add	r6, r0
 800db5e:	9306      	str	r3, [sp, #24]
 800db60:	9b00      	ldr	r3, [sp, #0]
 800db62:	2b00      	cmp	r3, #0
 800db64:	dd05      	ble.n	800db72 <_dtoa_r+0x83a>
 800db66:	9902      	ldr	r1, [sp, #8]
 800db68:	461a      	mov	r2, r3
 800db6a:	4648      	mov	r0, r9
 800db6c:	f000 fcba 	bl	800e4e4 <__lshift>
 800db70:	9002      	str	r0, [sp, #8]
 800db72:	9b06      	ldr	r3, [sp, #24]
 800db74:	2b00      	cmp	r3, #0
 800db76:	dd05      	ble.n	800db84 <_dtoa_r+0x84c>
 800db78:	4621      	mov	r1, r4
 800db7a:	461a      	mov	r2, r3
 800db7c:	4648      	mov	r0, r9
 800db7e:	f000 fcb1 	bl	800e4e4 <__lshift>
 800db82:	4604      	mov	r4, r0
 800db84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800db86:	2b00      	cmp	r3, #0
 800db88:	d061      	beq.n	800dc4e <_dtoa_r+0x916>
 800db8a:	9802      	ldr	r0, [sp, #8]
 800db8c:	4621      	mov	r1, r4
 800db8e:	f000 fd15 	bl	800e5bc <__mcmp>
 800db92:	2800      	cmp	r0, #0
 800db94:	da5b      	bge.n	800dc4e <_dtoa_r+0x916>
 800db96:	2300      	movs	r3, #0
 800db98:	9902      	ldr	r1, [sp, #8]
 800db9a:	220a      	movs	r2, #10
 800db9c:	4648      	mov	r0, r9
 800db9e:	f000 fafd 	bl	800e19c <__multadd>
 800dba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dba4:	9002      	str	r0, [sp, #8]
 800dba6:	f107 38ff 	add.w	r8, r7, #4294967295
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	f000 8177 	beq.w	800de9e <_dtoa_r+0xb66>
 800dbb0:	4629      	mov	r1, r5
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	220a      	movs	r2, #10
 800dbb6:	4648      	mov	r0, r9
 800dbb8:	f000 faf0 	bl	800e19c <__multadd>
 800dbbc:	f1bb 0f00 	cmp.w	fp, #0
 800dbc0:	4605      	mov	r5, r0
 800dbc2:	dc6f      	bgt.n	800dca4 <_dtoa_r+0x96c>
 800dbc4:	9b07      	ldr	r3, [sp, #28]
 800dbc6:	2b02      	cmp	r3, #2
 800dbc8:	dc49      	bgt.n	800dc5e <_dtoa_r+0x926>
 800dbca:	e06b      	b.n	800dca4 <_dtoa_r+0x96c>
 800dbcc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dbce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dbd2:	e73c      	b.n	800da4e <_dtoa_r+0x716>
 800dbd4:	3fe00000 	.word	0x3fe00000
 800dbd8:	40240000 	.word	0x40240000
 800dbdc:	9b03      	ldr	r3, [sp, #12]
 800dbde:	1e5c      	subs	r4, r3, #1
 800dbe0:	9b08      	ldr	r3, [sp, #32]
 800dbe2:	42a3      	cmp	r3, r4
 800dbe4:	db09      	blt.n	800dbfa <_dtoa_r+0x8c2>
 800dbe6:	1b1c      	subs	r4, r3, r4
 800dbe8:	9b03      	ldr	r3, [sp, #12]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	f6bf af30 	bge.w	800da50 <_dtoa_r+0x718>
 800dbf0:	9b00      	ldr	r3, [sp, #0]
 800dbf2:	9a03      	ldr	r2, [sp, #12]
 800dbf4:	1a9e      	subs	r6, r3, r2
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	e72b      	b.n	800da52 <_dtoa_r+0x71a>
 800dbfa:	9b08      	ldr	r3, [sp, #32]
 800dbfc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dbfe:	9408      	str	r4, [sp, #32]
 800dc00:	1ae3      	subs	r3, r4, r3
 800dc02:	441a      	add	r2, r3
 800dc04:	9e00      	ldr	r6, [sp, #0]
 800dc06:	9b03      	ldr	r3, [sp, #12]
 800dc08:	920d      	str	r2, [sp, #52]	@ 0x34
 800dc0a:	2400      	movs	r4, #0
 800dc0c:	e721      	b.n	800da52 <_dtoa_r+0x71a>
 800dc0e:	9c08      	ldr	r4, [sp, #32]
 800dc10:	9e00      	ldr	r6, [sp, #0]
 800dc12:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800dc14:	e728      	b.n	800da68 <_dtoa_r+0x730>
 800dc16:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800dc1a:	e751      	b.n	800dac0 <_dtoa_r+0x788>
 800dc1c:	9a08      	ldr	r2, [sp, #32]
 800dc1e:	9902      	ldr	r1, [sp, #8]
 800dc20:	e750      	b.n	800dac4 <_dtoa_r+0x78c>
 800dc22:	f8cd 8008 	str.w	r8, [sp, #8]
 800dc26:	e751      	b.n	800dacc <_dtoa_r+0x794>
 800dc28:	2300      	movs	r3, #0
 800dc2a:	e779      	b.n	800db20 <_dtoa_r+0x7e8>
 800dc2c:	9b04      	ldr	r3, [sp, #16]
 800dc2e:	e777      	b.n	800db20 <_dtoa_r+0x7e8>
 800dc30:	2300      	movs	r3, #0
 800dc32:	9308      	str	r3, [sp, #32]
 800dc34:	e779      	b.n	800db2a <_dtoa_r+0x7f2>
 800dc36:	d093      	beq.n	800db60 <_dtoa_r+0x828>
 800dc38:	9a00      	ldr	r2, [sp, #0]
 800dc3a:	331c      	adds	r3, #28
 800dc3c:	441a      	add	r2, r3
 800dc3e:	9200      	str	r2, [sp, #0]
 800dc40:	9a06      	ldr	r2, [sp, #24]
 800dc42:	441a      	add	r2, r3
 800dc44:	441e      	add	r6, r3
 800dc46:	9206      	str	r2, [sp, #24]
 800dc48:	e78a      	b.n	800db60 <_dtoa_r+0x828>
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	e7f4      	b.n	800dc38 <_dtoa_r+0x900>
 800dc4e:	9b03      	ldr	r3, [sp, #12]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	46b8      	mov	r8, r7
 800dc54:	dc20      	bgt.n	800dc98 <_dtoa_r+0x960>
 800dc56:	469b      	mov	fp, r3
 800dc58:	9b07      	ldr	r3, [sp, #28]
 800dc5a:	2b02      	cmp	r3, #2
 800dc5c:	dd1e      	ble.n	800dc9c <_dtoa_r+0x964>
 800dc5e:	f1bb 0f00 	cmp.w	fp, #0
 800dc62:	f47f adb1 	bne.w	800d7c8 <_dtoa_r+0x490>
 800dc66:	4621      	mov	r1, r4
 800dc68:	465b      	mov	r3, fp
 800dc6a:	2205      	movs	r2, #5
 800dc6c:	4648      	mov	r0, r9
 800dc6e:	f000 fa95 	bl	800e19c <__multadd>
 800dc72:	4601      	mov	r1, r0
 800dc74:	4604      	mov	r4, r0
 800dc76:	9802      	ldr	r0, [sp, #8]
 800dc78:	f000 fca0 	bl	800e5bc <__mcmp>
 800dc7c:	2800      	cmp	r0, #0
 800dc7e:	f77f ada3 	ble.w	800d7c8 <_dtoa_r+0x490>
 800dc82:	4656      	mov	r6, sl
 800dc84:	2331      	movs	r3, #49	@ 0x31
 800dc86:	f806 3b01 	strb.w	r3, [r6], #1
 800dc8a:	f108 0801 	add.w	r8, r8, #1
 800dc8e:	e59f      	b.n	800d7d0 <_dtoa_r+0x498>
 800dc90:	9c03      	ldr	r4, [sp, #12]
 800dc92:	46b8      	mov	r8, r7
 800dc94:	4625      	mov	r5, r4
 800dc96:	e7f4      	b.n	800dc82 <_dtoa_r+0x94a>
 800dc98:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800dc9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	f000 8101 	beq.w	800dea6 <_dtoa_r+0xb6e>
 800dca4:	2e00      	cmp	r6, #0
 800dca6:	dd05      	ble.n	800dcb4 <_dtoa_r+0x97c>
 800dca8:	4629      	mov	r1, r5
 800dcaa:	4632      	mov	r2, r6
 800dcac:	4648      	mov	r0, r9
 800dcae:	f000 fc19 	bl	800e4e4 <__lshift>
 800dcb2:	4605      	mov	r5, r0
 800dcb4:	9b08      	ldr	r3, [sp, #32]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d05c      	beq.n	800dd74 <_dtoa_r+0xa3c>
 800dcba:	6869      	ldr	r1, [r5, #4]
 800dcbc:	4648      	mov	r0, r9
 800dcbe:	f000 fa0b 	bl	800e0d8 <_Balloc>
 800dcc2:	4606      	mov	r6, r0
 800dcc4:	b928      	cbnz	r0, 800dcd2 <_dtoa_r+0x99a>
 800dcc6:	4b82      	ldr	r3, [pc, #520]	@ (800ded0 <_dtoa_r+0xb98>)
 800dcc8:	4602      	mov	r2, r0
 800dcca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dcce:	f7ff bb4a 	b.w	800d366 <_dtoa_r+0x2e>
 800dcd2:	692a      	ldr	r2, [r5, #16]
 800dcd4:	3202      	adds	r2, #2
 800dcd6:	0092      	lsls	r2, r2, #2
 800dcd8:	f105 010c 	add.w	r1, r5, #12
 800dcdc:	300c      	adds	r0, #12
 800dcde:	f7ff fa76 	bl	800d1ce <memcpy>
 800dce2:	2201      	movs	r2, #1
 800dce4:	4631      	mov	r1, r6
 800dce6:	4648      	mov	r0, r9
 800dce8:	f000 fbfc 	bl	800e4e4 <__lshift>
 800dcec:	f10a 0301 	add.w	r3, sl, #1
 800dcf0:	9300      	str	r3, [sp, #0]
 800dcf2:	eb0a 030b 	add.w	r3, sl, fp
 800dcf6:	9308      	str	r3, [sp, #32]
 800dcf8:	9b04      	ldr	r3, [sp, #16]
 800dcfa:	f003 0301 	and.w	r3, r3, #1
 800dcfe:	462f      	mov	r7, r5
 800dd00:	9306      	str	r3, [sp, #24]
 800dd02:	4605      	mov	r5, r0
 800dd04:	9b00      	ldr	r3, [sp, #0]
 800dd06:	9802      	ldr	r0, [sp, #8]
 800dd08:	4621      	mov	r1, r4
 800dd0a:	f103 3bff 	add.w	fp, r3, #4294967295
 800dd0e:	f7ff fa8b 	bl	800d228 <quorem>
 800dd12:	4603      	mov	r3, r0
 800dd14:	3330      	adds	r3, #48	@ 0x30
 800dd16:	9003      	str	r0, [sp, #12]
 800dd18:	4639      	mov	r1, r7
 800dd1a:	9802      	ldr	r0, [sp, #8]
 800dd1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd1e:	f000 fc4d 	bl	800e5bc <__mcmp>
 800dd22:	462a      	mov	r2, r5
 800dd24:	9004      	str	r0, [sp, #16]
 800dd26:	4621      	mov	r1, r4
 800dd28:	4648      	mov	r0, r9
 800dd2a:	f000 fc63 	bl	800e5f4 <__mdiff>
 800dd2e:	68c2      	ldr	r2, [r0, #12]
 800dd30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd32:	4606      	mov	r6, r0
 800dd34:	bb02      	cbnz	r2, 800dd78 <_dtoa_r+0xa40>
 800dd36:	4601      	mov	r1, r0
 800dd38:	9802      	ldr	r0, [sp, #8]
 800dd3a:	f000 fc3f 	bl	800e5bc <__mcmp>
 800dd3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd40:	4602      	mov	r2, r0
 800dd42:	4631      	mov	r1, r6
 800dd44:	4648      	mov	r0, r9
 800dd46:	920c      	str	r2, [sp, #48]	@ 0x30
 800dd48:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd4a:	f000 fa05 	bl	800e158 <_Bfree>
 800dd4e:	9b07      	ldr	r3, [sp, #28]
 800dd50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dd52:	9e00      	ldr	r6, [sp, #0]
 800dd54:	ea42 0103 	orr.w	r1, r2, r3
 800dd58:	9b06      	ldr	r3, [sp, #24]
 800dd5a:	4319      	orrs	r1, r3
 800dd5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd5e:	d10d      	bne.n	800dd7c <_dtoa_r+0xa44>
 800dd60:	2b39      	cmp	r3, #57	@ 0x39
 800dd62:	d027      	beq.n	800ddb4 <_dtoa_r+0xa7c>
 800dd64:	9a04      	ldr	r2, [sp, #16]
 800dd66:	2a00      	cmp	r2, #0
 800dd68:	dd01      	ble.n	800dd6e <_dtoa_r+0xa36>
 800dd6a:	9b03      	ldr	r3, [sp, #12]
 800dd6c:	3331      	adds	r3, #49	@ 0x31
 800dd6e:	f88b 3000 	strb.w	r3, [fp]
 800dd72:	e52e      	b.n	800d7d2 <_dtoa_r+0x49a>
 800dd74:	4628      	mov	r0, r5
 800dd76:	e7b9      	b.n	800dcec <_dtoa_r+0x9b4>
 800dd78:	2201      	movs	r2, #1
 800dd7a:	e7e2      	b.n	800dd42 <_dtoa_r+0xa0a>
 800dd7c:	9904      	ldr	r1, [sp, #16]
 800dd7e:	2900      	cmp	r1, #0
 800dd80:	db04      	blt.n	800dd8c <_dtoa_r+0xa54>
 800dd82:	9807      	ldr	r0, [sp, #28]
 800dd84:	4301      	orrs	r1, r0
 800dd86:	9806      	ldr	r0, [sp, #24]
 800dd88:	4301      	orrs	r1, r0
 800dd8a:	d120      	bne.n	800ddce <_dtoa_r+0xa96>
 800dd8c:	2a00      	cmp	r2, #0
 800dd8e:	ddee      	ble.n	800dd6e <_dtoa_r+0xa36>
 800dd90:	9902      	ldr	r1, [sp, #8]
 800dd92:	9300      	str	r3, [sp, #0]
 800dd94:	2201      	movs	r2, #1
 800dd96:	4648      	mov	r0, r9
 800dd98:	f000 fba4 	bl	800e4e4 <__lshift>
 800dd9c:	4621      	mov	r1, r4
 800dd9e:	9002      	str	r0, [sp, #8]
 800dda0:	f000 fc0c 	bl	800e5bc <__mcmp>
 800dda4:	2800      	cmp	r0, #0
 800dda6:	9b00      	ldr	r3, [sp, #0]
 800dda8:	dc02      	bgt.n	800ddb0 <_dtoa_r+0xa78>
 800ddaa:	d1e0      	bne.n	800dd6e <_dtoa_r+0xa36>
 800ddac:	07da      	lsls	r2, r3, #31
 800ddae:	d5de      	bpl.n	800dd6e <_dtoa_r+0xa36>
 800ddb0:	2b39      	cmp	r3, #57	@ 0x39
 800ddb2:	d1da      	bne.n	800dd6a <_dtoa_r+0xa32>
 800ddb4:	2339      	movs	r3, #57	@ 0x39
 800ddb6:	f88b 3000 	strb.w	r3, [fp]
 800ddba:	4633      	mov	r3, r6
 800ddbc:	461e      	mov	r6, r3
 800ddbe:	3b01      	subs	r3, #1
 800ddc0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ddc4:	2a39      	cmp	r2, #57	@ 0x39
 800ddc6:	d04e      	beq.n	800de66 <_dtoa_r+0xb2e>
 800ddc8:	3201      	adds	r2, #1
 800ddca:	701a      	strb	r2, [r3, #0]
 800ddcc:	e501      	b.n	800d7d2 <_dtoa_r+0x49a>
 800ddce:	2a00      	cmp	r2, #0
 800ddd0:	dd03      	ble.n	800ddda <_dtoa_r+0xaa2>
 800ddd2:	2b39      	cmp	r3, #57	@ 0x39
 800ddd4:	d0ee      	beq.n	800ddb4 <_dtoa_r+0xa7c>
 800ddd6:	3301      	adds	r3, #1
 800ddd8:	e7c9      	b.n	800dd6e <_dtoa_r+0xa36>
 800ddda:	9a00      	ldr	r2, [sp, #0]
 800dddc:	9908      	ldr	r1, [sp, #32]
 800ddde:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dde2:	428a      	cmp	r2, r1
 800dde4:	d028      	beq.n	800de38 <_dtoa_r+0xb00>
 800dde6:	9902      	ldr	r1, [sp, #8]
 800dde8:	2300      	movs	r3, #0
 800ddea:	220a      	movs	r2, #10
 800ddec:	4648      	mov	r0, r9
 800ddee:	f000 f9d5 	bl	800e19c <__multadd>
 800ddf2:	42af      	cmp	r7, r5
 800ddf4:	9002      	str	r0, [sp, #8]
 800ddf6:	f04f 0300 	mov.w	r3, #0
 800ddfa:	f04f 020a 	mov.w	r2, #10
 800ddfe:	4639      	mov	r1, r7
 800de00:	4648      	mov	r0, r9
 800de02:	d107      	bne.n	800de14 <_dtoa_r+0xadc>
 800de04:	f000 f9ca 	bl	800e19c <__multadd>
 800de08:	4607      	mov	r7, r0
 800de0a:	4605      	mov	r5, r0
 800de0c:	9b00      	ldr	r3, [sp, #0]
 800de0e:	3301      	adds	r3, #1
 800de10:	9300      	str	r3, [sp, #0]
 800de12:	e777      	b.n	800dd04 <_dtoa_r+0x9cc>
 800de14:	f000 f9c2 	bl	800e19c <__multadd>
 800de18:	4629      	mov	r1, r5
 800de1a:	4607      	mov	r7, r0
 800de1c:	2300      	movs	r3, #0
 800de1e:	220a      	movs	r2, #10
 800de20:	4648      	mov	r0, r9
 800de22:	f000 f9bb 	bl	800e19c <__multadd>
 800de26:	4605      	mov	r5, r0
 800de28:	e7f0      	b.n	800de0c <_dtoa_r+0xad4>
 800de2a:	f1bb 0f00 	cmp.w	fp, #0
 800de2e:	bfcc      	ite	gt
 800de30:	465e      	movgt	r6, fp
 800de32:	2601      	movle	r6, #1
 800de34:	4456      	add	r6, sl
 800de36:	2700      	movs	r7, #0
 800de38:	9902      	ldr	r1, [sp, #8]
 800de3a:	9300      	str	r3, [sp, #0]
 800de3c:	2201      	movs	r2, #1
 800de3e:	4648      	mov	r0, r9
 800de40:	f000 fb50 	bl	800e4e4 <__lshift>
 800de44:	4621      	mov	r1, r4
 800de46:	9002      	str	r0, [sp, #8]
 800de48:	f000 fbb8 	bl	800e5bc <__mcmp>
 800de4c:	2800      	cmp	r0, #0
 800de4e:	dcb4      	bgt.n	800ddba <_dtoa_r+0xa82>
 800de50:	d102      	bne.n	800de58 <_dtoa_r+0xb20>
 800de52:	9b00      	ldr	r3, [sp, #0]
 800de54:	07db      	lsls	r3, r3, #31
 800de56:	d4b0      	bmi.n	800ddba <_dtoa_r+0xa82>
 800de58:	4633      	mov	r3, r6
 800de5a:	461e      	mov	r6, r3
 800de5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de60:	2a30      	cmp	r2, #48	@ 0x30
 800de62:	d0fa      	beq.n	800de5a <_dtoa_r+0xb22>
 800de64:	e4b5      	b.n	800d7d2 <_dtoa_r+0x49a>
 800de66:	459a      	cmp	sl, r3
 800de68:	d1a8      	bne.n	800ddbc <_dtoa_r+0xa84>
 800de6a:	2331      	movs	r3, #49	@ 0x31
 800de6c:	f108 0801 	add.w	r8, r8, #1
 800de70:	f88a 3000 	strb.w	r3, [sl]
 800de74:	e4ad      	b.n	800d7d2 <_dtoa_r+0x49a>
 800de76:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de78:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ded4 <_dtoa_r+0xb9c>
 800de7c:	b11b      	cbz	r3, 800de86 <_dtoa_r+0xb4e>
 800de7e:	f10a 0308 	add.w	r3, sl, #8
 800de82:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800de84:	6013      	str	r3, [r2, #0]
 800de86:	4650      	mov	r0, sl
 800de88:	b017      	add	sp, #92	@ 0x5c
 800de8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de8e:	9b07      	ldr	r3, [sp, #28]
 800de90:	2b01      	cmp	r3, #1
 800de92:	f77f ae2e 	ble.w	800daf2 <_dtoa_r+0x7ba>
 800de96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800de98:	9308      	str	r3, [sp, #32]
 800de9a:	2001      	movs	r0, #1
 800de9c:	e64d      	b.n	800db3a <_dtoa_r+0x802>
 800de9e:	f1bb 0f00 	cmp.w	fp, #0
 800dea2:	f77f aed9 	ble.w	800dc58 <_dtoa_r+0x920>
 800dea6:	4656      	mov	r6, sl
 800dea8:	9802      	ldr	r0, [sp, #8]
 800deaa:	4621      	mov	r1, r4
 800deac:	f7ff f9bc 	bl	800d228 <quorem>
 800deb0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800deb4:	f806 3b01 	strb.w	r3, [r6], #1
 800deb8:	eba6 020a 	sub.w	r2, r6, sl
 800debc:	4593      	cmp	fp, r2
 800debe:	ddb4      	ble.n	800de2a <_dtoa_r+0xaf2>
 800dec0:	9902      	ldr	r1, [sp, #8]
 800dec2:	2300      	movs	r3, #0
 800dec4:	220a      	movs	r2, #10
 800dec6:	4648      	mov	r0, r9
 800dec8:	f000 f968 	bl	800e19c <__multadd>
 800decc:	9002      	str	r0, [sp, #8]
 800dece:	e7eb      	b.n	800dea8 <_dtoa_r+0xb70>
 800ded0:	0800f90d 	.word	0x0800f90d
 800ded4:	0800f891 	.word	0x0800f891

0800ded8 <_free_r>:
 800ded8:	b538      	push	{r3, r4, r5, lr}
 800deda:	4605      	mov	r5, r0
 800dedc:	2900      	cmp	r1, #0
 800dede:	d041      	beq.n	800df64 <_free_r+0x8c>
 800dee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dee4:	1f0c      	subs	r4, r1, #4
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	bfb8      	it	lt
 800deea:	18e4      	addlt	r4, r4, r3
 800deec:	f000 f8e8 	bl	800e0c0 <__malloc_lock>
 800def0:	4a1d      	ldr	r2, [pc, #116]	@ (800df68 <_free_r+0x90>)
 800def2:	6813      	ldr	r3, [r2, #0]
 800def4:	b933      	cbnz	r3, 800df04 <_free_r+0x2c>
 800def6:	6063      	str	r3, [r4, #4]
 800def8:	6014      	str	r4, [r2, #0]
 800defa:	4628      	mov	r0, r5
 800defc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df00:	f000 b8e4 	b.w	800e0cc <__malloc_unlock>
 800df04:	42a3      	cmp	r3, r4
 800df06:	d908      	bls.n	800df1a <_free_r+0x42>
 800df08:	6820      	ldr	r0, [r4, #0]
 800df0a:	1821      	adds	r1, r4, r0
 800df0c:	428b      	cmp	r3, r1
 800df0e:	bf01      	itttt	eq
 800df10:	6819      	ldreq	r1, [r3, #0]
 800df12:	685b      	ldreq	r3, [r3, #4]
 800df14:	1809      	addeq	r1, r1, r0
 800df16:	6021      	streq	r1, [r4, #0]
 800df18:	e7ed      	b.n	800def6 <_free_r+0x1e>
 800df1a:	461a      	mov	r2, r3
 800df1c:	685b      	ldr	r3, [r3, #4]
 800df1e:	b10b      	cbz	r3, 800df24 <_free_r+0x4c>
 800df20:	42a3      	cmp	r3, r4
 800df22:	d9fa      	bls.n	800df1a <_free_r+0x42>
 800df24:	6811      	ldr	r1, [r2, #0]
 800df26:	1850      	adds	r0, r2, r1
 800df28:	42a0      	cmp	r0, r4
 800df2a:	d10b      	bne.n	800df44 <_free_r+0x6c>
 800df2c:	6820      	ldr	r0, [r4, #0]
 800df2e:	4401      	add	r1, r0
 800df30:	1850      	adds	r0, r2, r1
 800df32:	4283      	cmp	r3, r0
 800df34:	6011      	str	r1, [r2, #0]
 800df36:	d1e0      	bne.n	800defa <_free_r+0x22>
 800df38:	6818      	ldr	r0, [r3, #0]
 800df3a:	685b      	ldr	r3, [r3, #4]
 800df3c:	6053      	str	r3, [r2, #4]
 800df3e:	4408      	add	r0, r1
 800df40:	6010      	str	r0, [r2, #0]
 800df42:	e7da      	b.n	800defa <_free_r+0x22>
 800df44:	d902      	bls.n	800df4c <_free_r+0x74>
 800df46:	230c      	movs	r3, #12
 800df48:	602b      	str	r3, [r5, #0]
 800df4a:	e7d6      	b.n	800defa <_free_r+0x22>
 800df4c:	6820      	ldr	r0, [r4, #0]
 800df4e:	1821      	adds	r1, r4, r0
 800df50:	428b      	cmp	r3, r1
 800df52:	bf04      	itt	eq
 800df54:	6819      	ldreq	r1, [r3, #0]
 800df56:	685b      	ldreq	r3, [r3, #4]
 800df58:	6063      	str	r3, [r4, #4]
 800df5a:	bf04      	itt	eq
 800df5c:	1809      	addeq	r1, r1, r0
 800df5e:	6021      	streq	r1, [r4, #0]
 800df60:	6054      	str	r4, [r2, #4]
 800df62:	e7ca      	b.n	800defa <_free_r+0x22>
 800df64:	bd38      	pop	{r3, r4, r5, pc}
 800df66:	bf00      	nop
 800df68:	200052d0 	.word	0x200052d0

0800df6c <malloc>:
 800df6c:	4b02      	ldr	r3, [pc, #8]	@ (800df78 <malloc+0xc>)
 800df6e:	4601      	mov	r1, r0
 800df70:	6818      	ldr	r0, [r3, #0]
 800df72:	f000 b825 	b.w	800dfc0 <_malloc_r>
 800df76:	bf00      	nop
 800df78:	2000001c 	.word	0x2000001c

0800df7c <sbrk_aligned>:
 800df7c:	b570      	push	{r4, r5, r6, lr}
 800df7e:	4e0f      	ldr	r6, [pc, #60]	@ (800dfbc <sbrk_aligned+0x40>)
 800df80:	460c      	mov	r4, r1
 800df82:	6831      	ldr	r1, [r6, #0]
 800df84:	4605      	mov	r5, r0
 800df86:	b911      	cbnz	r1, 800df8e <sbrk_aligned+0x12>
 800df88:	f001 f816 	bl	800efb8 <_sbrk_r>
 800df8c:	6030      	str	r0, [r6, #0]
 800df8e:	4621      	mov	r1, r4
 800df90:	4628      	mov	r0, r5
 800df92:	f001 f811 	bl	800efb8 <_sbrk_r>
 800df96:	1c43      	adds	r3, r0, #1
 800df98:	d103      	bne.n	800dfa2 <sbrk_aligned+0x26>
 800df9a:	f04f 34ff 	mov.w	r4, #4294967295
 800df9e:	4620      	mov	r0, r4
 800dfa0:	bd70      	pop	{r4, r5, r6, pc}
 800dfa2:	1cc4      	adds	r4, r0, #3
 800dfa4:	f024 0403 	bic.w	r4, r4, #3
 800dfa8:	42a0      	cmp	r0, r4
 800dfaa:	d0f8      	beq.n	800df9e <sbrk_aligned+0x22>
 800dfac:	1a21      	subs	r1, r4, r0
 800dfae:	4628      	mov	r0, r5
 800dfb0:	f001 f802 	bl	800efb8 <_sbrk_r>
 800dfb4:	3001      	adds	r0, #1
 800dfb6:	d1f2      	bne.n	800df9e <sbrk_aligned+0x22>
 800dfb8:	e7ef      	b.n	800df9a <sbrk_aligned+0x1e>
 800dfba:	bf00      	nop
 800dfbc:	200052cc 	.word	0x200052cc

0800dfc0 <_malloc_r>:
 800dfc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfc4:	1ccd      	adds	r5, r1, #3
 800dfc6:	f025 0503 	bic.w	r5, r5, #3
 800dfca:	3508      	adds	r5, #8
 800dfcc:	2d0c      	cmp	r5, #12
 800dfce:	bf38      	it	cc
 800dfd0:	250c      	movcc	r5, #12
 800dfd2:	2d00      	cmp	r5, #0
 800dfd4:	4606      	mov	r6, r0
 800dfd6:	db01      	blt.n	800dfdc <_malloc_r+0x1c>
 800dfd8:	42a9      	cmp	r1, r5
 800dfda:	d904      	bls.n	800dfe6 <_malloc_r+0x26>
 800dfdc:	230c      	movs	r3, #12
 800dfde:	6033      	str	r3, [r6, #0]
 800dfe0:	2000      	movs	r0, #0
 800dfe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfe6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e0bc <_malloc_r+0xfc>
 800dfea:	f000 f869 	bl	800e0c0 <__malloc_lock>
 800dfee:	f8d8 3000 	ldr.w	r3, [r8]
 800dff2:	461c      	mov	r4, r3
 800dff4:	bb44      	cbnz	r4, 800e048 <_malloc_r+0x88>
 800dff6:	4629      	mov	r1, r5
 800dff8:	4630      	mov	r0, r6
 800dffa:	f7ff ffbf 	bl	800df7c <sbrk_aligned>
 800dffe:	1c43      	adds	r3, r0, #1
 800e000:	4604      	mov	r4, r0
 800e002:	d158      	bne.n	800e0b6 <_malloc_r+0xf6>
 800e004:	f8d8 4000 	ldr.w	r4, [r8]
 800e008:	4627      	mov	r7, r4
 800e00a:	2f00      	cmp	r7, #0
 800e00c:	d143      	bne.n	800e096 <_malloc_r+0xd6>
 800e00e:	2c00      	cmp	r4, #0
 800e010:	d04b      	beq.n	800e0aa <_malloc_r+0xea>
 800e012:	6823      	ldr	r3, [r4, #0]
 800e014:	4639      	mov	r1, r7
 800e016:	4630      	mov	r0, r6
 800e018:	eb04 0903 	add.w	r9, r4, r3
 800e01c:	f000 ffcc 	bl	800efb8 <_sbrk_r>
 800e020:	4581      	cmp	r9, r0
 800e022:	d142      	bne.n	800e0aa <_malloc_r+0xea>
 800e024:	6821      	ldr	r1, [r4, #0]
 800e026:	1a6d      	subs	r5, r5, r1
 800e028:	4629      	mov	r1, r5
 800e02a:	4630      	mov	r0, r6
 800e02c:	f7ff ffa6 	bl	800df7c <sbrk_aligned>
 800e030:	3001      	adds	r0, #1
 800e032:	d03a      	beq.n	800e0aa <_malloc_r+0xea>
 800e034:	6823      	ldr	r3, [r4, #0]
 800e036:	442b      	add	r3, r5
 800e038:	6023      	str	r3, [r4, #0]
 800e03a:	f8d8 3000 	ldr.w	r3, [r8]
 800e03e:	685a      	ldr	r2, [r3, #4]
 800e040:	bb62      	cbnz	r2, 800e09c <_malloc_r+0xdc>
 800e042:	f8c8 7000 	str.w	r7, [r8]
 800e046:	e00f      	b.n	800e068 <_malloc_r+0xa8>
 800e048:	6822      	ldr	r2, [r4, #0]
 800e04a:	1b52      	subs	r2, r2, r5
 800e04c:	d420      	bmi.n	800e090 <_malloc_r+0xd0>
 800e04e:	2a0b      	cmp	r2, #11
 800e050:	d917      	bls.n	800e082 <_malloc_r+0xc2>
 800e052:	1961      	adds	r1, r4, r5
 800e054:	42a3      	cmp	r3, r4
 800e056:	6025      	str	r5, [r4, #0]
 800e058:	bf18      	it	ne
 800e05a:	6059      	strne	r1, [r3, #4]
 800e05c:	6863      	ldr	r3, [r4, #4]
 800e05e:	bf08      	it	eq
 800e060:	f8c8 1000 	streq.w	r1, [r8]
 800e064:	5162      	str	r2, [r4, r5]
 800e066:	604b      	str	r3, [r1, #4]
 800e068:	4630      	mov	r0, r6
 800e06a:	f000 f82f 	bl	800e0cc <__malloc_unlock>
 800e06e:	f104 000b 	add.w	r0, r4, #11
 800e072:	1d23      	adds	r3, r4, #4
 800e074:	f020 0007 	bic.w	r0, r0, #7
 800e078:	1ac2      	subs	r2, r0, r3
 800e07a:	bf1c      	itt	ne
 800e07c:	1a1b      	subne	r3, r3, r0
 800e07e:	50a3      	strne	r3, [r4, r2]
 800e080:	e7af      	b.n	800dfe2 <_malloc_r+0x22>
 800e082:	6862      	ldr	r2, [r4, #4]
 800e084:	42a3      	cmp	r3, r4
 800e086:	bf0c      	ite	eq
 800e088:	f8c8 2000 	streq.w	r2, [r8]
 800e08c:	605a      	strne	r2, [r3, #4]
 800e08e:	e7eb      	b.n	800e068 <_malloc_r+0xa8>
 800e090:	4623      	mov	r3, r4
 800e092:	6864      	ldr	r4, [r4, #4]
 800e094:	e7ae      	b.n	800dff4 <_malloc_r+0x34>
 800e096:	463c      	mov	r4, r7
 800e098:	687f      	ldr	r7, [r7, #4]
 800e09a:	e7b6      	b.n	800e00a <_malloc_r+0x4a>
 800e09c:	461a      	mov	r2, r3
 800e09e:	685b      	ldr	r3, [r3, #4]
 800e0a0:	42a3      	cmp	r3, r4
 800e0a2:	d1fb      	bne.n	800e09c <_malloc_r+0xdc>
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	6053      	str	r3, [r2, #4]
 800e0a8:	e7de      	b.n	800e068 <_malloc_r+0xa8>
 800e0aa:	230c      	movs	r3, #12
 800e0ac:	6033      	str	r3, [r6, #0]
 800e0ae:	4630      	mov	r0, r6
 800e0b0:	f000 f80c 	bl	800e0cc <__malloc_unlock>
 800e0b4:	e794      	b.n	800dfe0 <_malloc_r+0x20>
 800e0b6:	6005      	str	r5, [r0, #0]
 800e0b8:	e7d6      	b.n	800e068 <_malloc_r+0xa8>
 800e0ba:	bf00      	nop
 800e0bc:	200052d0 	.word	0x200052d0

0800e0c0 <__malloc_lock>:
 800e0c0:	4801      	ldr	r0, [pc, #4]	@ (800e0c8 <__malloc_lock+0x8>)
 800e0c2:	f7ff b882 	b.w	800d1ca <__retarget_lock_acquire_recursive>
 800e0c6:	bf00      	nop
 800e0c8:	200052c8 	.word	0x200052c8

0800e0cc <__malloc_unlock>:
 800e0cc:	4801      	ldr	r0, [pc, #4]	@ (800e0d4 <__malloc_unlock+0x8>)
 800e0ce:	f7ff b87d 	b.w	800d1cc <__retarget_lock_release_recursive>
 800e0d2:	bf00      	nop
 800e0d4:	200052c8 	.word	0x200052c8

0800e0d8 <_Balloc>:
 800e0d8:	b570      	push	{r4, r5, r6, lr}
 800e0da:	69c6      	ldr	r6, [r0, #28]
 800e0dc:	4604      	mov	r4, r0
 800e0de:	460d      	mov	r5, r1
 800e0e0:	b976      	cbnz	r6, 800e100 <_Balloc+0x28>
 800e0e2:	2010      	movs	r0, #16
 800e0e4:	f7ff ff42 	bl	800df6c <malloc>
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	61e0      	str	r0, [r4, #28]
 800e0ec:	b920      	cbnz	r0, 800e0f8 <_Balloc+0x20>
 800e0ee:	4b18      	ldr	r3, [pc, #96]	@ (800e150 <_Balloc+0x78>)
 800e0f0:	4818      	ldr	r0, [pc, #96]	@ (800e154 <_Balloc+0x7c>)
 800e0f2:	216b      	movs	r1, #107	@ 0x6b
 800e0f4:	f7ff f87a 	bl	800d1ec <__assert_func>
 800e0f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0fc:	6006      	str	r6, [r0, #0]
 800e0fe:	60c6      	str	r6, [r0, #12]
 800e100:	69e6      	ldr	r6, [r4, #28]
 800e102:	68f3      	ldr	r3, [r6, #12]
 800e104:	b183      	cbz	r3, 800e128 <_Balloc+0x50>
 800e106:	69e3      	ldr	r3, [r4, #28]
 800e108:	68db      	ldr	r3, [r3, #12]
 800e10a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e10e:	b9b8      	cbnz	r0, 800e140 <_Balloc+0x68>
 800e110:	2101      	movs	r1, #1
 800e112:	fa01 f605 	lsl.w	r6, r1, r5
 800e116:	1d72      	adds	r2, r6, #5
 800e118:	0092      	lsls	r2, r2, #2
 800e11a:	4620      	mov	r0, r4
 800e11c:	f000 ff63 	bl	800efe6 <_calloc_r>
 800e120:	b160      	cbz	r0, 800e13c <_Balloc+0x64>
 800e122:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e126:	e00e      	b.n	800e146 <_Balloc+0x6e>
 800e128:	2221      	movs	r2, #33	@ 0x21
 800e12a:	2104      	movs	r1, #4
 800e12c:	4620      	mov	r0, r4
 800e12e:	f000 ff5a 	bl	800efe6 <_calloc_r>
 800e132:	69e3      	ldr	r3, [r4, #28]
 800e134:	60f0      	str	r0, [r6, #12]
 800e136:	68db      	ldr	r3, [r3, #12]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d1e4      	bne.n	800e106 <_Balloc+0x2e>
 800e13c:	2000      	movs	r0, #0
 800e13e:	bd70      	pop	{r4, r5, r6, pc}
 800e140:	6802      	ldr	r2, [r0, #0]
 800e142:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e146:	2300      	movs	r3, #0
 800e148:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e14c:	e7f7      	b.n	800e13e <_Balloc+0x66>
 800e14e:	bf00      	nop
 800e150:	0800f89e 	.word	0x0800f89e
 800e154:	0800f91e 	.word	0x0800f91e

0800e158 <_Bfree>:
 800e158:	b570      	push	{r4, r5, r6, lr}
 800e15a:	69c6      	ldr	r6, [r0, #28]
 800e15c:	4605      	mov	r5, r0
 800e15e:	460c      	mov	r4, r1
 800e160:	b976      	cbnz	r6, 800e180 <_Bfree+0x28>
 800e162:	2010      	movs	r0, #16
 800e164:	f7ff ff02 	bl	800df6c <malloc>
 800e168:	4602      	mov	r2, r0
 800e16a:	61e8      	str	r0, [r5, #28]
 800e16c:	b920      	cbnz	r0, 800e178 <_Bfree+0x20>
 800e16e:	4b09      	ldr	r3, [pc, #36]	@ (800e194 <_Bfree+0x3c>)
 800e170:	4809      	ldr	r0, [pc, #36]	@ (800e198 <_Bfree+0x40>)
 800e172:	218f      	movs	r1, #143	@ 0x8f
 800e174:	f7ff f83a 	bl	800d1ec <__assert_func>
 800e178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e17c:	6006      	str	r6, [r0, #0]
 800e17e:	60c6      	str	r6, [r0, #12]
 800e180:	b13c      	cbz	r4, 800e192 <_Bfree+0x3a>
 800e182:	69eb      	ldr	r3, [r5, #28]
 800e184:	6862      	ldr	r2, [r4, #4]
 800e186:	68db      	ldr	r3, [r3, #12]
 800e188:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e18c:	6021      	str	r1, [r4, #0]
 800e18e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e192:	bd70      	pop	{r4, r5, r6, pc}
 800e194:	0800f89e 	.word	0x0800f89e
 800e198:	0800f91e 	.word	0x0800f91e

0800e19c <__multadd>:
 800e19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1a0:	690d      	ldr	r5, [r1, #16]
 800e1a2:	4607      	mov	r7, r0
 800e1a4:	460c      	mov	r4, r1
 800e1a6:	461e      	mov	r6, r3
 800e1a8:	f101 0c14 	add.w	ip, r1, #20
 800e1ac:	2000      	movs	r0, #0
 800e1ae:	f8dc 3000 	ldr.w	r3, [ip]
 800e1b2:	b299      	uxth	r1, r3
 800e1b4:	fb02 6101 	mla	r1, r2, r1, r6
 800e1b8:	0c1e      	lsrs	r6, r3, #16
 800e1ba:	0c0b      	lsrs	r3, r1, #16
 800e1bc:	fb02 3306 	mla	r3, r2, r6, r3
 800e1c0:	b289      	uxth	r1, r1
 800e1c2:	3001      	adds	r0, #1
 800e1c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e1c8:	4285      	cmp	r5, r0
 800e1ca:	f84c 1b04 	str.w	r1, [ip], #4
 800e1ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e1d2:	dcec      	bgt.n	800e1ae <__multadd+0x12>
 800e1d4:	b30e      	cbz	r6, 800e21a <__multadd+0x7e>
 800e1d6:	68a3      	ldr	r3, [r4, #8]
 800e1d8:	42ab      	cmp	r3, r5
 800e1da:	dc19      	bgt.n	800e210 <__multadd+0x74>
 800e1dc:	6861      	ldr	r1, [r4, #4]
 800e1de:	4638      	mov	r0, r7
 800e1e0:	3101      	adds	r1, #1
 800e1e2:	f7ff ff79 	bl	800e0d8 <_Balloc>
 800e1e6:	4680      	mov	r8, r0
 800e1e8:	b928      	cbnz	r0, 800e1f6 <__multadd+0x5a>
 800e1ea:	4602      	mov	r2, r0
 800e1ec:	4b0c      	ldr	r3, [pc, #48]	@ (800e220 <__multadd+0x84>)
 800e1ee:	480d      	ldr	r0, [pc, #52]	@ (800e224 <__multadd+0x88>)
 800e1f0:	21ba      	movs	r1, #186	@ 0xba
 800e1f2:	f7fe fffb 	bl	800d1ec <__assert_func>
 800e1f6:	6922      	ldr	r2, [r4, #16]
 800e1f8:	3202      	adds	r2, #2
 800e1fa:	f104 010c 	add.w	r1, r4, #12
 800e1fe:	0092      	lsls	r2, r2, #2
 800e200:	300c      	adds	r0, #12
 800e202:	f7fe ffe4 	bl	800d1ce <memcpy>
 800e206:	4621      	mov	r1, r4
 800e208:	4638      	mov	r0, r7
 800e20a:	f7ff ffa5 	bl	800e158 <_Bfree>
 800e20e:	4644      	mov	r4, r8
 800e210:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e214:	3501      	adds	r5, #1
 800e216:	615e      	str	r6, [r3, #20]
 800e218:	6125      	str	r5, [r4, #16]
 800e21a:	4620      	mov	r0, r4
 800e21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e220:	0800f90d 	.word	0x0800f90d
 800e224:	0800f91e 	.word	0x0800f91e

0800e228 <__hi0bits>:
 800e228:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e22c:	4603      	mov	r3, r0
 800e22e:	bf36      	itet	cc
 800e230:	0403      	lslcc	r3, r0, #16
 800e232:	2000      	movcs	r0, #0
 800e234:	2010      	movcc	r0, #16
 800e236:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e23a:	bf3c      	itt	cc
 800e23c:	021b      	lslcc	r3, r3, #8
 800e23e:	3008      	addcc	r0, #8
 800e240:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e244:	bf3c      	itt	cc
 800e246:	011b      	lslcc	r3, r3, #4
 800e248:	3004      	addcc	r0, #4
 800e24a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e24e:	bf3c      	itt	cc
 800e250:	009b      	lslcc	r3, r3, #2
 800e252:	3002      	addcc	r0, #2
 800e254:	2b00      	cmp	r3, #0
 800e256:	db05      	blt.n	800e264 <__hi0bits+0x3c>
 800e258:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e25c:	f100 0001 	add.w	r0, r0, #1
 800e260:	bf08      	it	eq
 800e262:	2020      	moveq	r0, #32
 800e264:	4770      	bx	lr

0800e266 <__lo0bits>:
 800e266:	6803      	ldr	r3, [r0, #0]
 800e268:	4602      	mov	r2, r0
 800e26a:	f013 0007 	ands.w	r0, r3, #7
 800e26e:	d00b      	beq.n	800e288 <__lo0bits+0x22>
 800e270:	07d9      	lsls	r1, r3, #31
 800e272:	d421      	bmi.n	800e2b8 <__lo0bits+0x52>
 800e274:	0798      	lsls	r0, r3, #30
 800e276:	bf49      	itett	mi
 800e278:	085b      	lsrmi	r3, r3, #1
 800e27a:	089b      	lsrpl	r3, r3, #2
 800e27c:	2001      	movmi	r0, #1
 800e27e:	6013      	strmi	r3, [r2, #0]
 800e280:	bf5c      	itt	pl
 800e282:	6013      	strpl	r3, [r2, #0]
 800e284:	2002      	movpl	r0, #2
 800e286:	4770      	bx	lr
 800e288:	b299      	uxth	r1, r3
 800e28a:	b909      	cbnz	r1, 800e290 <__lo0bits+0x2a>
 800e28c:	0c1b      	lsrs	r3, r3, #16
 800e28e:	2010      	movs	r0, #16
 800e290:	b2d9      	uxtb	r1, r3
 800e292:	b909      	cbnz	r1, 800e298 <__lo0bits+0x32>
 800e294:	3008      	adds	r0, #8
 800e296:	0a1b      	lsrs	r3, r3, #8
 800e298:	0719      	lsls	r1, r3, #28
 800e29a:	bf04      	itt	eq
 800e29c:	091b      	lsreq	r3, r3, #4
 800e29e:	3004      	addeq	r0, #4
 800e2a0:	0799      	lsls	r1, r3, #30
 800e2a2:	bf04      	itt	eq
 800e2a4:	089b      	lsreq	r3, r3, #2
 800e2a6:	3002      	addeq	r0, #2
 800e2a8:	07d9      	lsls	r1, r3, #31
 800e2aa:	d403      	bmi.n	800e2b4 <__lo0bits+0x4e>
 800e2ac:	085b      	lsrs	r3, r3, #1
 800e2ae:	f100 0001 	add.w	r0, r0, #1
 800e2b2:	d003      	beq.n	800e2bc <__lo0bits+0x56>
 800e2b4:	6013      	str	r3, [r2, #0]
 800e2b6:	4770      	bx	lr
 800e2b8:	2000      	movs	r0, #0
 800e2ba:	4770      	bx	lr
 800e2bc:	2020      	movs	r0, #32
 800e2be:	4770      	bx	lr

0800e2c0 <__i2b>:
 800e2c0:	b510      	push	{r4, lr}
 800e2c2:	460c      	mov	r4, r1
 800e2c4:	2101      	movs	r1, #1
 800e2c6:	f7ff ff07 	bl	800e0d8 <_Balloc>
 800e2ca:	4602      	mov	r2, r0
 800e2cc:	b928      	cbnz	r0, 800e2da <__i2b+0x1a>
 800e2ce:	4b05      	ldr	r3, [pc, #20]	@ (800e2e4 <__i2b+0x24>)
 800e2d0:	4805      	ldr	r0, [pc, #20]	@ (800e2e8 <__i2b+0x28>)
 800e2d2:	f240 1145 	movw	r1, #325	@ 0x145
 800e2d6:	f7fe ff89 	bl	800d1ec <__assert_func>
 800e2da:	2301      	movs	r3, #1
 800e2dc:	6144      	str	r4, [r0, #20]
 800e2de:	6103      	str	r3, [r0, #16]
 800e2e0:	bd10      	pop	{r4, pc}
 800e2e2:	bf00      	nop
 800e2e4:	0800f90d 	.word	0x0800f90d
 800e2e8:	0800f91e 	.word	0x0800f91e

0800e2ec <__multiply>:
 800e2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2f0:	4617      	mov	r7, r2
 800e2f2:	690a      	ldr	r2, [r1, #16]
 800e2f4:	693b      	ldr	r3, [r7, #16]
 800e2f6:	429a      	cmp	r2, r3
 800e2f8:	bfa8      	it	ge
 800e2fa:	463b      	movge	r3, r7
 800e2fc:	4689      	mov	r9, r1
 800e2fe:	bfa4      	itt	ge
 800e300:	460f      	movge	r7, r1
 800e302:	4699      	movge	r9, r3
 800e304:	693d      	ldr	r5, [r7, #16]
 800e306:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e30a:	68bb      	ldr	r3, [r7, #8]
 800e30c:	6879      	ldr	r1, [r7, #4]
 800e30e:	eb05 060a 	add.w	r6, r5, sl
 800e312:	42b3      	cmp	r3, r6
 800e314:	b085      	sub	sp, #20
 800e316:	bfb8      	it	lt
 800e318:	3101      	addlt	r1, #1
 800e31a:	f7ff fedd 	bl	800e0d8 <_Balloc>
 800e31e:	b930      	cbnz	r0, 800e32e <__multiply+0x42>
 800e320:	4602      	mov	r2, r0
 800e322:	4b41      	ldr	r3, [pc, #260]	@ (800e428 <__multiply+0x13c>)
 800e324:	4841      	ldr	r0, [pc, #260]	@ (800e42c <__multiply+0x140>)
 800e326:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e32a:	f7fe ff5f 	bl	800d1ec <__assert_func>
 800e32e:	f100 0414 	add.w	r4, r0, #20
 800e332:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e336:	4623      	mov	r3, r4
 800e338:	2200      	movs	r2, #0
 800e33a:	4573      	cmp	r3, lr
 800e33c:	d320      	bcc.n	800e380 <__multiply+0x94>
 800e33e:	f107 0814 	add.w	r8, r7, #20
 800e342:	f109 0114 	add.w	r1, r9, #20
 800e346:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e34a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e34e:	9302      	str	r3, [sp, #8]
 800e350:	1beb      	subs	r3, r5, r7
 800e352:	3b15      	subs	r3, #21
 800e354:	f023 0303 	bic.w	r3, r3, #3
 800e358:	3304      	adds	r3, #4
 800e35a:	3715      	adds	r7, #21
 800e35c:	42bd      	cmp	r5, r7
 800e35e:	bf38      	it	cc
 800e360:	2304      	movcc	r3, #4
 800e362:	9301      	str	r3, [sp, #4]
 800e364:	9b02      	ldr	r3, [sp, #8]
 800e366:	9103      	str	r1, [sp, #12]
 800e368:	428b      	cmp	r3, r1
 800e36a:	d80c      	bhi.n	800e386 <__multiply+0x9a>
 800e36c:	2e00      	cmp	r6, #0
 800e36e:	dd03      	ble.n	800e378 <__multiply+0x8c>
 800e370:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e374:	2b00      	cmp	r3, #0
 800e376:	d055      	beq.n	800e424 <__multiply+0x138>
 800e378:	6106      	str	r6, [r0, #16]
 800e37a:	b005      	add	sp, #20
 800e37c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e380:	f843 2b04 	str.w	r2, [r3], #4
 800e384:	e7d9      	b.n	800e33a <__multiply+0x4e>
 800e386:	f8b1 a000 	ldrh.w	sl, [r1]
 800e38a:	f1ba 0f00 	cmp.w	sl, #0
 800e38e:	d01f      	beq.n	800e3d0 <__multiply+0xe4>
 800e390:	46c4      	mov	ip, r8
 800e392:	46a1      	mov	r9, r4
 800e394:	2700      	movs	r7, #0
 800e396:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e39a:	f8d9 3000 	ldr.w	r3, [r9]
 800e39e:	fa1f fb82 	uxth.w	fp, r2
 800e3a2:	b29b      	uxth	r3, r3
 800e3a4:	fb0a 330b 	mla	r3, sl, fp, r3
 800e3a8:	443b      	add	r3, r7
 800e3aa:	f8d9 7000 	ldr.w	r7, [r9]
 800e3ae:	0c12      	lsrs	r2, r2, #16
 800e3b0:	0c3f      	lsrs	r7, r7, #16
 800e3b2:	fb0a 7202 	mla	r2, sl, r2, r7
 800e3b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e3ba:	b29b      	uxth	r3, r3
 800e3bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e3c0:	4565      	cmp	r5, ip
 800e3c2:	f849 3b04 	str.w	r3, [r9], #4
 800e3c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e3ca:	d8e4      	bhi.n	800e396 <__multiply+0xaa>
 800e3cc:	9b01      	ldr	r3, [sp, #4]
 800e3ce:	50e7      	str	r7, [r4, r3]
 800e3d0:	9b03      	ldr	r3, [sp, #12]
 800e3d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e3d6:	3104      	adds	r1, #4
 800e3d8:	f1b9 0f00 	cmp.w	r9, #0
 800e3dc:	d020      	beq.n	800e420 <__multiply+0x134>
 800e3de:	6823      	ldr	r3, [r4, #0]
 800e3e0:	4647      	mov	r7, r8
 800e3e2:	46a4      	mov	ip, r4
 800e3e4:	f04f 0a00 	mov.w	sl, #0
 800e3e8:	f8b7 b000 	ldrh.w	fp, [r7]
 800e3ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e3f0:	fb09 220b 	mla	r2, r9, fp, r2
 800e3f4:	4452      	add	r2, sl
 800e3f6:	b29b      	uxth	r3, r3
 800e3f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e3fc:	f84c 3b04 	str.w	r3, [ip], #4
 800e400:	f857 3b04 	ldr.w	r3, [r7], #4
 800e404:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e408:	f8bc 3000 	ldrh.w	r3, [ip]
 800e40c:	fb09 330a 	mla	r3, r9, sl, r3
 800e410:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e414:	42bd      	cmp	r5, r7
 800e416:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e41a:	d8e5      	bhi.n	800e3e8 <__multiply+0xfc>
 800e41c:	9a01      	ldr	r2, [sp, #4]
 800e41e:	50a3      	str	r3, [r4, r2]
 800e420:	3404      	adds	r4, #4
 800e422:	e79f      	b.n	800e364 <__multiply+0x78>
 800e424:	3e01      	subs	r6, #1
 800e426:	e7a1      	b.n	800e36c <__multiply+0x80>
 800e428:	0800f90d 	.word	0x0800f90d
 800e42c:	0800f91e 	.word	0x0800f91e

0800e430 <__pow5mult>:
 800e430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e434:	4615      	mov	r5, r2
 800e436:	f012 0203 	ands.w	r2, r2, #3
 800e43a:	4607      	mov	r7, r0
 800e43c:	460e      	mov	r6, r1
 800e43e:	d007      	beq.n	800e450 <__pow5mult+0x20>
 800e440:	4c25      	ldr	r4, [pc, #148]	@ (800e4d8 <__pow5mult+0xa8>)
 800e442:	3a01      	subs	r2, #1
 800e444:	2300      	movs	r3, #0
 800e446:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e44a:	f7ff fea7 	bl	800e19c <__multadd>
 800e44e:	4606      	mov	r6, r0
 800e450:	10ad      	asrs	r5, r5, #2
 800e452:	d03d      	beq.n	800e4d0 <__pow5mult+0xa0>
 800e454:	69fc      	ldr	r4, [r7, #28]
 800e456:	b97c      	cbnz	r4, 800e478 <__pow5mult+0x48>
 800e458:	2010      	movs	r0, #16
 800e45a:	f7ff fd87 	bl	800df6c <malloc>
 800e45e:	4602      	mov	r2, r0
 800e460:	61f8      	str	r0, [r7, #28]
 800e462:	b928      	cbnz	r0, 800e470 <__pow5mult+0x40>
 800e464:	4b1d      	ldr	r3, [pc, #116]	@ (800e4dc <__pow5mult+0xac>)
 800e466:	481e      	ldr	r0, [pc, #120]	@ (800e4e0 <__pow5mult+0xb0>)
 800e468:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e46c:	f7fe febe 	bl	800d1ec <__assert_func>
 800e470:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e474:	6004      	str	r4, [r0, #0]
 800e476:	60c4      	str	r4, [r0, #12]
 800e478:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e47c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e480:	b94c      	cbnz	r4, 800e496 <__pow5mult+0x66>
 800e482:	f240 2171 	movw	r1, #625	@ 0x271
 800e486:	4638      	mov	r0, r7
 800e488:	f7ff ff1a 	bl	800e2c0 <__i2b>
 800e48c:	2300      	movs	r3, #0
 800e48e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e492:	4604      	mov	r4, r0
 800e494:	6003      	str	r3, [r0, #0]
 800e496:	f04f 0900 	mov.w	r9, #0
 800e49a:	07eb      	lsls	r3, r5, #31
 800e49c:	d50a      	bpl.n	800e4b4 <__pow5mult+0x84>
 800e49e:	4631      	mov	r1, r6
 800e4a0:	4622      	mov	r2, r4
 800e4a2:	4638      	mov	r0, r7
 800e4a4:	f7ff ff22 	bl	800e2ec <__multiply>
 800e4a8:	4631      	mov	r1, r6
 800e4aa:	4680      	mov	r8, r0
 800e4ac:	4638      	mov	r0, r7
 800e4ae:	f7ff fe53 	bl	800e158 <_Bfree>
 800e4b2:	4646      	mov	r6, r8
 800e4b4:	106d      	asrs	r5, r5, #1
 800e4b6:	d00b      	beq.n	800e4d0 <__pow5mult+0xa0>
 800e4b8:	6820      	ldr	r0, [r4, #0]
 800e4ba:	b938      	cbnz	r0, 800e4cc <__pow5mult+0x9c>
 800e4bc:	4622      	mov	r2, r4
 800e4be:	4621      	mov	r1, r4
 800e4c0:	4638      	mov	r0, r7
 800e4c2:	f7ff ff13 	bl	800e2ec <__multiply>
 800e4c6:	6020      	str	r0, [r4, #0]
 800e4c8:	f8c0 9000 	str.w	r9, [r0]
 800e4cc:	4604      	mov	r4, r0
 800e4ce:	e7e4      	b.n	800e49a <__pow5mult+0x6a>
 800e4d0:	4630      	mov	r0, r6
 800e4d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4d6:	bf00      	nop
 800e4d8:	0800f994 	.word	0x0800f994
 800e4dc:	0800f89e 	.word	0x0800f89e
 800e4e0:	0800f91e 	.word	0x0800f91e

0800e4e4 <__lshift>:
 800e4e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4e8:	460c      	mov	r4, r1
 800e4ea:	6849      	ldr	r1, [r1, #4]
 800e4ec:	6923      	ldr	r3, [r4, #16]
 800e4ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e4f2:	68a3      	ldr	r3, [r4, #8]
 800e4f4:	4607      	mov	r7, r0
 800e4f6:	4691      	mov	r9, r2
 800e4f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e4fc:	f108 0601 	add.w	r6, r8, #1
 800e500:	42b3      	cmp	r3, r6
 800e502:	db0b      	blt.n	800e51c <__lshift+0x38>
 800e504:	4638      	mov	r0, r7
 800e506:	f7ff fde7 	bl	800e0d8 <_Balloc>
 800e50a:	4605      	mov	r5, r0
 800e50c:	b948      	cbnz	r0, 800e522 <__lshift+0x3e>
 800e50e:	4602      	mov	r2, r0
 800e510:	4b28      	ldr	r3, [pc, #160]	@ (800e5b4 <__lshift+0xd0>)
 800e512:	4829      	ldr	r0, [pc, #164]	@ (800e5b8 <__lshift+0xd4>)
 800e514:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e518:	f7fe fe68 	bl	800d1ec <__assert_func>
 800e51c:	3101      	adds	r1, #1
 800e51e:	005b      	lsls	r3, r3, #1
 800e520:	e7ee      	b.n	800e500 <__lshift+0x1c>
 800e522:	2300      	movs	r3, #0
 800e524:	f100 0114 	add.w	r1, r0, #20
 800e528:	f100 0210 	add.w	r2, r0, #16
 800e52c:	4618      	mov	r0, r3
 800e52e:	4553      	cmp	r3, sl
 800e530:	db33      	blt.n	800e59a <__lshift+0xb6>
 800e532:	6920      	ldr	r0, [r4, #16]
 800e534:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e538:	f104 0314 	add.w	r3, r4, #20
 800e53c:	f019 091f 	ands.w	r9, r9, #31
 800e540:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e544:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e548:	d02b      	beq.n	800e5a2 <__lshift+0xbe>
 800e54a:	f1c9 0e20 	rsb	lr, r9, #32
 800e54e:	468a      	mov	sl, r1
 800e550:	2200      	movs	r2, #0
 800e552:	6818      	ldr	r0, [r3, #0]
 800e554:	fa00 f009 	lsl.w	r0, r0, r9
 800e558:	4310      	orrs	r0, r2
 800e55a:	f84a 0b04 	str.w	r0, [sl], #4
 800e55e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e562:	459c      	cmp	ip, r3
 800e564:	fa22 f20e 	lsr.w	r2, r2, lr
 800e568:	d8f3      	bhi.n	800e552 <__lshift+0x6e>
 800e56a:	ebac 0304 	sub.w	r3, ip, r4
 800e56e:	3b15      	subs	r3, #21
 800e570:	f023 0303 	bic.w	r3, r3, #3
 800e574:	3304      	adds	r3, #4
 800e576:	f104 0015 	add.w	r0, r4, #21
 800e57a:	4560      	cmp	r0, ip
 800e57c:	bf88      	it	hi
 800e57e:	2304      	movhi	r3, #4
 800e580:	50ca      	str	r2, [r1, r3]
 800e582:	b10a      	cbz	r2, 800e588 <__lshift+0xa4>
 800e584:	f108 0602 	add.w	r6, r8, #2
 800e588:	3e01      	subs	r6, #1
 800e58a:	4638      	mov	r0, r7
 800e58c:	612e      	str	r6, [r5, #16]
 800e58e:	4621      	mov	r1, r4
 800e590:	f7ff fde2 	bl	800e158 <_Bfree>
 800e594:	4628      	mov	r0, r5
 800e596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e59a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e59e:	3301      	adds	r3, #1
 800e5a0:	e7c5      	b.n	800e52e <__lshift+0x4a>
 800e5a2:	3904      	subs	r1, #4
 800e5a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5a8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e5ac:	459c      	cmp	ip, r3
 800e5ae:	d8f9      	bhi.n	800e5a4 <__lshift+0xc0>
 800e5b0:	e7ea      	b.n	800e588 <__lshift+0xa4>
 800e5b2:	bf00      	nop
 800e5b4:	0800f90d 	.word	0x0800f90d
 800e5b8:	0800f91e 	.word	0x0800f91e

0800e5bc <__mcmp>:
 800e5bc:	690a      	ldr	r2, [r1, #16]
 800e5be:	4603      	mov	r3, r0
 800e5c0:	6900      	ldr	r0, [r0, #16]
 800e5c2:	1a80      	subs	r0, r0, r2
 800e5c4:	b530      	push	{r4, r5, lr}
 800e5c6:	d10e      	bne.n	800e5e6 <__mcmp+0x2a>
 800e5c8:	3314      	adds	r3, #20
 800e5ca:	3114      	adds	r1, #20
 800e5cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e5d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e5d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e5d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e5dc:	4295      	cmp	r5, r2
 800e5de:	d003      	beq.n	800e5e8 <__mcmp+0x2c>
 800e5e0:	d205      	bcs.n	800e5ee <__mcmp+0x32>
 800e5e2:	f04f 30ff 	mov.w	r0, #4294967295
 800e5e6:	bd30      	pop	{r4, r5, pc}
 800e5e8:	42a3      	cmp	r3, r4
 800e5ea:	d3f3      	bcc.n	800e5d4 <__mcmp+0x18>
 800e5ec:	e7fb      	b.n	800e5e6 <__mcmp+0x2a>
 800e5ee:	2001      	movs	r0, #1
 800e5f0:	e7f9      	b.n	800e5e6 <__mcmp+0x2a>
	...

0800e5f4 <__mdiff>:
 800e5f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5f8:	4689      	mov	r9, r1
 800e5fa:	4606      	mov	r6, r0
 800e5fc:	4611      	mov	r1, r2
 800e5fe:	4648      	mov	r0, r9
 800e600:	4614      	mov	r4, r2
 800e602:	f7ff ffdb 	bl	800e5bc <__mcmp>
 800e606:	1e05      	subs	r5, r0, #0
 800e608:	d112      	bne.n	800e630 <__mdiff+0x3c>
 800e60a:	4629      	mov	r1, r5
 800e60c:	4630      	mov	r0, r6
 800e60e:	f7ff fd63 	bl	800e0d8 <_Balloc>
 800e612:	4602      	mov	r2, r0
 800e614:	b928      	cbnz	r0, 800e622 <__mdiff+0x2e>
 800e616:	4b3f      	ldr	r3, [pc, #252]	@ (800e714 <__mdiff+0x120>)
 800e618:	f240 2137 	movw	r1, #567	@ 0x237
 800e61c:	483e      	ldr	r0, [pc, #248]	@ (800e718 <__mdiff+0x124>)
 800e61e:	f7fe fde5 	bl	800d1ec <__assert_func>
 800e622:	2301      	movs	r3, #1
 800e624:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e628:	4610      	mov	r0, r2
 800e62a:	b003      	add	sp, #12
 800e62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e630:	bfbc      	itt	lt
 800e632:	464b      	movlt	r3, r9
 800e634:	46a1      	movlt	r9, r4
 800e636:	4630      	mov	r0, r6
 800e638:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e63c:	bfba      	itte	lt
 800e63e:	461c      	movlt	r4, r3
 800e640:	2501      	movlt	r5, #1
 800e642:	2500      	movge	r5, #0
 800e644:	f7ff fd48 	bl	800e0d8 <_Balloc>
 800e648:	4602      	mov	r2, r0
 800e64a:	b918      	cbnz	r0, 800e654 <__mdiff+0x60>
 800e64c:	4b31      	ldr	r3, [pc, #196]	@ (800e714 <__mdiff+0x120>)
 800e64e:	f240 2145 	movw	r1, #581	@ 0x245
 800e652:	e7e3      	b.n	800e61c <__mdiff+0x28>
 800e654:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e658:	6926      	ldr	r6, [r4, #16]
 800e65a:	60c5      	str	r5, [r0, #12]
 800e65c:	f109 0310 	add.w	r3, r9, #16
 800e660:	f109 0514 	add.w	r5, r9, #20
 800e664:	f104 0e14 	add.w	lr, r4, #20
 800e668:	f100 0b14 	add.w	fp, r0, #20
 800e66c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e670:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e674:	9301      	str	r3, [sp, #4]
 800e676:	46d9      	mov	r9, fp
 800e678:	f04f 0c00 	mov.w	ip, #0
 800e67c:	9b01      	ldr	r3, [sp, #4]
 800e67e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e682:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e686:	9301      	str	r3, [sp, #4]
 800e688:	fa1f f38a 	uxth.w	r3, sl
 800e68c:	4619      	mov	r1, r3
 800e68e:	b283      	uxth	r3, r0
 800e690:	1acb      	subs	r3, r1, r3
 800e692:	0c00      	lsrs	r0, r0, #16
 800e694:	4463      	add	r3, ip
 800e696:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e69a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e69e:	b29b      	uxth	r3, r3
 800e6a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e6a4:	4576      	cmp	r6, lr
 800e6a6:	f849 3b04 	str.w	r3, [r9], #4
 800e6aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e6ae:	d8e5      	bhi.n	800e67c <__mdiff+0x88>
 800e6b0:	1b33      	subs	r3, r6, r4
 800e6b2:	3b15      	subs	r3, #21
 800e6b4:	f023 0303 	bic.w	r3, r3, #3
 800e6b8:	3415      	adds	r4, #21
 800e6ba:	3304      	adds	r3, #4
 800e6bc:	42a6      	cmp	r6, r4
 800e6be:	bf38      	it	cc
 800e6c0:	2304      	movcc	r3, #4
 800e6c2:	441d      	add	r5, r3
 800e6c4:	445b      	add	r3, fp
 800e6c6:	461e      	mov	r6, r3
 800e6c8:	462c      	mov	r4, r5
 800e6ca:	4544      	cmp	r4, r8
 800e6cc:	d30e      	bcc.n	800e6ec <__mdiff+0xf8>
 800e6ce:	f108 0103 	add.w	r1, r8, #3
 800e6d2:	1b49      	subs	r1, r1, r5
 800e6d4:	f021 0103 	bic.w	r1, r1, #3
 800e6d8:	3d03      	subs	r5, #3
 800e6da:	45a8      	cmp	r8, r5
 800e6dc:	bf38      	it	cc
 800e6de:	2100      	movcc	r1, #0
 800e6e0:	440b      	add	r3, r1
 800e6e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e6e6:	b191      	cbz	r1, 800e70e <__mdiff+0x11a>
 800e6e8:	6117      	str	r7, [r2, #16]
 800e6ea:	e79d      	b.n	800e628 <__mdiff+0x34>
 800e6ec:	f854 1b04 	ldr.w	r1, [r4], #4
 800e6f0:	46e6      	mov	lr, ip
 800e6f2:	0c08      	lsrs	r0, r1, #16
 800e6f4:	fa1c fc81 	uxtah	ip, ip, r1
 800e6f8:	4471      	add	r1, lr
 800e6fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e6fe:	b289      	uxth	r1, r1
 800e700:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e704:	f846 1b04 	str.w	r1, [r6], #4
 800e708:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e70c:	e7dd      	b.n	800e6ca <__mdiff+0xd6>
 800e70e:	3f01      	subs	r7, #1
 800e710:	e7e7      	b.n	800e6e2 <__mdiff+0xee>
 800e712:	bf00      	nop
 800e714:	0800f90d 	.word	0x0800f90d
 800e718:	0800f91e 	.word	0x0800f91e

0800e71c <__d2b>:
 800e71c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e720:	460f      	mov	r7, r1
 800e722:	2101      	movs	r1, #1
 800e724:	ec59 8b10 	vmov	r8, r9, d0
 800e728:	4616      	mov	r6, r2
 800e72a:	f7ff fcd5 	bl	800e0d8 <_Balloc>
 800e72e:	4604      	mov	r4, r0
 800e730:	b930      	cbnz	r0, 800e740 <__d2b+0x24>
 800e732:	4602      	mov	r2, r0
 800e734:	4b23      	ldr	r3, [pc, #140]	@ (800e7c4 <__d2b+0xa8>)
 800e736:	4824      	ldr	r0, [pc, #144]	@ (800e7c8 <__d2b+0xac>)
 800e738:	f240 310f 	movw	r1, #783	@ 0x30f
 800e73c:	f7fe fd56 	bl	800d1ec <__assert_func>
 800e740:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e744:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e748:	b10d      	cbz	r5, 800e74e <__d2b+0x32>
 800e74a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e74e:	9301      	str	r3, [sp, #4]
 800e750:	f1b8 0300 	subs.w	r3, r8, #0
 800e754:	d023      	beq.n	800e79e <__d2b+0x82>
 800e756:	4668      	mov	r0, sp
 800e758:	9300      	str	r3, [sp, #0]
 800e75a:	f7ff fd84 	bl	800e266 <__lo0bits>
 800e75e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e762:	b1d0      	cbz	r0, 800e79a <__d2b+0x7e>
 800e764:	f1c0 0320 	rsb	r3, r0, #32
 800e768:	fa02 f303 	lsl.w	r3, r2, r3
 800e76c:	430b      	orrs	r3, r1
 800e76e:	40c2      	lsrs	r2, r0
 800e770:	6163      	str	r3, [r4, #20]
 800e772:	9201      	str	r2, [sp, #4]
 800e774:	9b01      	ldr	r3, [sp, #4]
 800e776:	61a3      	str	r3, [r4, #24]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	bf0c      	ite	eq
 800e77c:	2201      	moveq	r2, #1
 800e77e:	2202      	movne	r2, #2
 800e780:	6122      	str	r2, [r4, #16]
 800e782:	b1a5      	cbz	r5, 800e7ae <__d2b+0x92>
 800e784:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e788:	4405      	add	r5, r0
 800e78a:	603d      	str	r5, [r7, #0]
 800e78c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e790:	6030      	str	r0, [r6, #0]
 800e792:	4620      	mov	r0, r4
 800e794:	b003      	add	sp, #12
 800e796:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e79a:	6161      	str	r1, [r4, #20]
 800e79c:	e7ea      	b.n	800e774 <__d2b+0x58>
 800e79e:	a801      	add	r0, sp, #4
 800e7a0:	f7ff fd61 	bl	800e266 <__lo0bits>
 800e7a4:	9b01      	ldr	r3, [sp, #4]
 800e7a6:	6163      	str	r3, [r4, #20]
 800e7a8:	3020      	adds	r0, #32
 800e7aa:	2201      	movs	r2, #1
 800e7ac:	e7e8      	b.n	800e780 <__d2b+0x64>
 800e7ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e7b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e7b6:	6038      	str	r0, [r7, #0]
 800e7b8:	6918      	ldr	r0, [r3, #16]
 800e7ba:	f7ff fd35 	bl	800e228 <__hi0bits>
 800e7be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e7c2:	e7e5      	b.n	800e790 <__d2b+0x74>
 800e7c4:	0800f90d 	.word	0x0800f90d
 800e7c8:	0800f91e 	.word	0x0800f91e

0800e7cc <__ssputs_r>:
 800e7cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7d0:	688e      	ldr	r6, [r1, #8]
 800e7d2:	461f      	mov	r7, r3
 800e7d4:	42be      	cmp	r6, r7
 800e7d6:	680b      	ldr	r3, [r1, #0]
 800e7d8:	4682      	mov	sl, r0
 800e7da:	460c      	mov	r4, r1
 800e7dc:	4690      	mov	r8, r2
 800e7de:	d82d      	bhi.n	800e83c <__ssputs_r+0x70>
 800e7e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e7e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e7e8:	d026      	beq.n	800e838 <__ssputs_r+0x6c>
 800e7ea:	6965      	ldr	r5, [r4, #20]
 800e7ec:	6909      	ldr	r1, [r1, #16]
 800e7ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e7f2:	eba3 0901 	sub.w	r9, r3, r1
 800e7f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e7fa:	1c7b      	adds	r3, r7, #1
 800e7fc:	444b      	add	r3, r9
 800e7fe:	106d      	asrs	r5, r5, #1
 800e800:	429d      	cmp	r5, r3
 800e802:	bf38      	it	cc
 800e804:	461d      	movcc	r5, r3
 800e806:	0553      	lsls	r3, r2, #21
 800e808:	d527      	bpl.n	800e85a <__ssputs_r+0x8e>
 800e80a:	4629      	mov	r1, r5
 800e80c:	f7ff fbd8 	bl	800dfc0 <_malloc_r>
 800e810:	4606      	mov	r6, r0
 800e812:	b360      	cbz	r0, 800e86e <__ssputs_r+0xa2>
 800e814:	6921      	ldr	r1, [r4, #16]
 800e816:	464a      	mov	r2, r9
 800e818:	f7fe fcd9 	bl	800d1ce <memcpy>
 800e81c:	89a3      	ldrh	r3, [r4, #12]
 800e81e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e826:	81a3      	strh	r3, [r4, #12]
 800e828:	6126      	str	r6, [r4, #16]
 800e82a:	6165      	str	r5, [r4, #20]
 800e82c:	444e      	add	r6, r9
 800e82e:	eba5 0509 	sub.w	r5, r5, r9
 800e832:	6026      	str	r6, [r4, #0]
 800e834:	60a5      	str	r5, [r4, #8]
 800e836:	463e      	mov	r6, r7
 800e838:	42be      	cmp	r6, r7
 800e83a:	d900      	bls.n	800e83e <__ssputs_r+0x72>
 800e83c:	463e      	mov	r6, r7
 800e83e:	6820      	ldr	r0, [r4, #0]
 800e840:	4632      	mov	r2, r6
 800e842:	4641      	mov	r1, r8
 800e844:	f000 fb7c 	bl	800ef40 <memmove>
 800e848:	68a3      	ldr	r3, [r4, #8]
 800e84a:	1b9b      	subs	r3, r3, r6
 800e84c:	60a3      	str	r3, [r4, #8]
 800e84e:	6823      	ldr	r3, [r4, #0]
 800e850:	4433      	add	r3, r6
 800e852:	6023      	str	r3, [r4, #0]
 800e854:	2000      	movs	r0, #0
 800e856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e85a:	462a      	mov	r2, r5
 800e85c:	f000 fbe9 	bl	800f032 <_realloc_r>
 800e860:	4606      	mov	r6, r0
 800e862:	2800      	cmp	r0, #0
 800e864:	d1e0      	bne.n	800e828 <__ssputs_r+0x5c>
 800e866:	6921      	ldr	r1, [r4, #16]
 800e868:	4650      	mov	r0, sl
 800e86a:	f7ff fb35 	bl	800ded8 <_free_r>
 800e86e:	230c      	movs	r3, #12
 800e870:	f8ca 3000 	str.w	r3, [sl]
 800e874:	89a3      	ldrh	r3, [r4, #12]
 800e876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e87a:	81a3      	strh	r3, [r4, #12]
 800e87c:	f04f 30ff 	mov.w	r0, #4294967295
 800e880:	e7e9      	b.n	800e856 <__ssputs_r+0x8a>
	...

0800e884 <_svfiprintf_r>:
 800e884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e888:	4698      	mov	r8, r3
 800e88a:	898b      	ldrh	r3, [r1, #12]
 800e88c:	061b      	lsls	r3, r3, #24
 800e88e:	b09d      	sub	sp, #116	@ 0x74
 800e890:	4607      	mov	r7, r0
 800e892:	460d      	mov	r5, r1
 800e894:	4614      	mov	r4, r2
 800e896:	d510      	bpl.n	800e8ba <_svfiprintf_r+0x36>
 800e898:	690b      	ldr	r3, [r1, #16]
 800e89a:	b973      	cbnz	r3, 800e8ba <_svfiprintf_r+0x36>
 800e89c:	2140      	movs	r1, #64	@ 0x40
 800e89e:	f7ff fb8f 	bl	800dfc0 <_malloc_r>
 800e8a2:	6028      	str	r0, [r5, #0]
 800e8a4:	6128      	str	r0, [r5, #16]
 800e8a6:	b930      	cbnz	r0, 800e8b6 <_svfiprintf_r+0x32>
 800e8a8:	230c      	movs	r3, #12
 800e8aa:	603b      	str	r3, [r7, #0]
 800e8ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e8b0:	b01d      	add	sp, #116	@ 0x74
 800e8b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b6:	2340      	movs	r3, #64	@ 0x40
 800e8b8:	616b      	str	r3, [r5, #20]
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8be:	2320      	movs	r3, #32
 800e8c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e8c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8c8:	2330      	movs	r3, #48	@ 0x30
 800e8ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ea68 <_svfiprintf_r+0x1e4>
 800e8ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e8d2:	f04f 0901 	mov.w	r9, #1
 800e8d6:	4623      	mov	r3, r4
 800e8d8:	469a      	mov	sl, r3
 800e8da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8de:	b10a      	cbz	r2, 800e8e4 <_svfiprintf_r+0x60>
 800e8e0:	2a25      	cmp	r2, #37	@ 0x25
 800e8e2:	d1f9      	bne.n	800e8d8 <_svfiprintf_r+0x54>
 800e8e4:	ebba 0b04 	subs.w	fp, sl, r4
 800e8e8:	d00b      	beq.n	800e902 <_svfiprintf_r+0x7e>
 800e8ea:	465b      	mov	r3, fp
 800e8ec:	4622      	mov	r2, r4
 800e8ee:	4629      	mov	r1, r5
 800e8f0:	4638      	mov	r0, r7
 800e8f2:	f7ff ff6b 	bl	800e7cc <__ssputs_r>
 800e8f6:	3001      	adds	r0, #1
 800e8f8:	f000 80a7 	beq.w	800ea4a <_svfiprintf_r+0x1c6>
 800e8fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8fe:	445a      	add	r2, fp
 800e900:	9209      	str	r2, [sp, #36]	@ 0x24
 800e902:	f89a 3000 	ldrb.w	r3, [sl]
 800e906:	2b00      	cmp	r3, #0
 800e908:	f000 809f 	beq.w	800ea4a <_svfiprintf_r+0x1c6>
 800e90c:	2300      	movs	r3, #0
 800e90e:	f04f 32ff 	mov.w	r2, #4294967295
 800e912:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e916:	f10a 0a01 	add.w	sl, sl, #1
 800e91a:	9304      	str	r3, [sp, #16]
 800e91c:	9307      	str	r3, [sp, #28]
 800e91e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e922:	931a      	str	r3, [sp, #104]	@ 0x68
 800e924:	4654      	mov	r4, sl
 800e926:	2205      	movs	r2, #5
 800e928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e92c:	484e      	ldr	r0, [pc, #312]	@ (800ea68 <_svfiprintf_r+0x1e4>)
 800e92e:	f7f1 fc57 	bl	80001e0 <memchr>
 800e932:	9a04      	ldr	r2, [sp, #16]
 800e934:	b9d8      	cbnz	r0, 800e96e <_svfiprintf_r+0xea>
 800e936:	06d0      	lsls	r0, r2, #27
 800e938:	bf44      	itt	mi
 800e93a:	2320      	movmi	r3, #32
 800e93c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e940:	0711      	lsls	r1, r2, #28
 800e942:	bf44      	itt	mi
 800e944:	232b      	movmi	r3, #43	@ 0x2b
 800e946:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e94a:	f89a 3000 	ldrb.w	r3, [sl]
 800e94e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e950:	d015      	beq.n	800e97e <_svfiprintf_r+0xfa>
 800e952:	9a07      	ldr	r2, [sp, #28]
 800e954:	4654      	mov	r4, sl
 800e956:	2000      	movs	r0, #0
 800e958:	f04f 0c0a 	mov.w	ip, #10
 800e95c:	4621      	mov	r1, r4
 800e95e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e962:	3b30      	subs	r3, #48	@ 0x30
 800e964:	2b09      	cmp	r3, #9
 800e966:	d94b      	bls.n	800ea00 <_svfiprintf_r+0x17c>
 800e968:	b1b0      	cbz	r0, 800e998 <_svfiprintf_r+0x114>
 800e96a:	9207      	str	r2, [sp, #28]
 800e96c:	e014      	b.n	800e998 <_svfiprintf_r+0x114>
 800e96e:	eba0 0308 	sub.w	r3, r0, r8
 800e972:	fa09 f303 	lsl.w	r3, r9, r3
 800e976:	4313      	orrs	r3, r2
 800e978:	9304      	str	r3, [sp, #16]
 800e97a:	46a2      	mov	sl, r4
 800e97c:	e7d2      	b.n	800e924 <_svfiprintf_r+0xa0>
 800e97e:	9b03      	ldr	r3, [sp, #12]
 800e980:	1d19      	adds	r1, r3, #4
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	9103      	str	r1, [sp, #12]
 800e986:	2b00      	cmp	r3, #0
 800e988:	bfbb      	ittet	lt
 800e98a:	425b      	neglt	r3, r3
 800e98c:	f042 0202 	orrlt.w	r2, r2, #2
 800e990:	9307      	strge	r3, [sp, #28]
 800e992:	9307      	strlt	r3, [sp, #28]
 800e994:	bfb8      	it	lt
 800e996:	9204      	strlt	r2, [sp, #16]
 800e998:	7823      	ldrb	r3, [r4, #0]
 800e99a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e99c:	d10a      	bne.n	800e9b4 <_svfiprintf_r+0x130>
 800e99e:	7863      	ldrb	r3, [r4, #1]
 800e9a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9a2:	d132      	bne.n	800ea0a <_svfiprintf_r+0x186>
 800e9a4:	9b03      	ldr	r3, [sp, #12]
 800e9a6:	1d1a      	adds	r2, r3, #4
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	9203      	str	r2, [sp, #12]
 800e9ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e9b0:	3402      	adds	r4, #2
 800e9b2:	9305      	str	r3, [sp, #20]
 800e9b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ea78 <_svfiprintf_r+0x1f4>
 800e9b8:	7821      	ldrb	r1, [r4, #0]
 800e9ba:	2203      	movs	r2, #3
 800e9bc:	4650      	mov	r0, sl
 800e9be:	f7f1 fc0f 	bl	80001e0 <memchr>
 800e9c2:	b138      	cbz	r0, 800e9d4 <_svfiprintf_r+0x150>
 800e9c4:	9b04      	ldr	r3, [sp, #16]
 800e9c6:	eba0 000a 	sub.w	r0, r0, sl
 800e9ca:	2240      	movs	r2, #64	@ 0x40
 800e9cc:	4082      	lsls	r2, r0
 800e9ce:	4313      	orrs	r3, r2
 800e9d0:	3401      	adds	r4, #1
 800e9d2:	9304      	str	r3, [sp, #16]
 800e9d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9d8:	4824      	ldr	r0, [pc, #144]	@ (800ea6c <_svfiprintf_r+0x1e8>)
 800e9da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e9de:	2206      	movs	r2, #6
 800e9e0:	f7f1 fbfe 	bl	80001e0 <memchr>
 800e9e4:	2800      	cmp	r0, #0
 800e9e6:	d036      	beq.n	800ea56 <_svfiprintf_r+0x1d2>
 800e9e8:	4b21      	ldr	r3, [pc, #132]	@ (800ea70 <_svfiprintf_r+0x1ec>)
 800e9ea:	bb1b      	cbnz	r3, 800ea34 <_svfiprintf_r+0x1b0>
 800e9ec:	9b03      	ldr	r3, [sp, #12]
 800e9ee:	3307      	adds	r3, #7
 800e9f0:	f023 0307 	bic.w	r3, r3, #7
 800e9f4:	3308      	adds	r3, #8
 800e9f6:	9303      	str	r3, [sp, #12]
 800e9f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9fa:	4433      	add	r3, r6
 800e9fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9fe:	e76a      	b.n	800e8d6 <_svfiprintf_r+0x52>
 800ea00:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea04:	460c      	mov	r4, r1
 800ea06:	2001      	movs	r0, #1
 800ea08:	e7a8      	b.n	800e95c <_svfiprintf_r+0xd8>
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	3401      	adds	r4, #1
 800ea0e:	9305      	str	r3, [sp, #20]
 800ea10:	4619      	mov	r1, r3
 800ea12:	f04f 0c0a 	mov.w	ip, #10
 800ea16:	4620      	mov	r0, r4
 800ea18:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea1c:	3a30      	subs	r2, #48	@ 0x30
 800ea1e:	2a09      	cmp	r2, #9
 800ea20:	d903      	bls.n	800ea2a <_svfiprintf_r+0x1a6>
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d0c6      	beq.n	800e9b4 <_svfiprintf_r+0x130>
 800ea26:	9105      	str	r1, [sp, #20]
 800ea28:	e7c4      	b.n	800e9b4 <_svfiprintf_r+0x130>
 800ea2a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea2e:	4604      	mov	r4, r0
 800ea30:	2301      	movs	r3, #1
 800ea32:	e7f0      	b.n	800ea16 <_svfiprintf_r+0x192>
 800ea34:	ab03      	add	r3, sp, #12
 800ea36:	9300      	str	r3, [sp, #0]
 800ea38:	462a      	mov	r2, r5
 800ea3a:	4b0e      	ldr	r3, [pc, #56]	@ (800ea74 <_svfiprintf_r+0x1f0>)
 800ea3c:	a904      	add	r1, sp, #16
 800ea3e:	4638      	mov	r0, r7
 800ea40:	f7fd fd62 	bl	800c508 <_printf_float>
 800ea44:	1c42      	adds	r2, r0, #1
 800ea46:	4606      	mov	r6, r0
 800ea48:	d1d6      	bne.n	800e9f8 <_svfiprintf_r+0x174>
 800ea4a:	89ab      	ldrh	r3, [r5, #12]
 800ea4c:	065b      	lsls	r3, r3, #25
 800ea4e:	f53f af2d 	bmi.w	800e8ac <_svfiprintf_r+0x28>
 800ea52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea54:	e72c      	b.n	800e8b0 <_svfiprintf_r+0x2c>
 800ea56:	ab03      	add	r3, sp, #12
 800ea58:	9300      	str	r3, [sp, #0]
 800ea5a:	462a      	mov	r2, r5
 800ea5c:	4b05      	ldr	r3, [pc, #20]	@ (800ea74 <_svfiprintf_r+0x1f0>)
 800ea5e:	a904      	add	r1, sp, #16
 800ea60:	4638      	mov	r0, r7
 800ea62:	f7fd ffe9 	bl	800ca38 <_printf_i>
 800ea66:	e7ed      	b.n	800ea44 <_svfiprintf_r+0x1c0>
 800ea68:	0800f977 	.word	0x0800f977
 800ea6c:	0800f981 	.word	0x0800f981
 800ea70:	0800c509 	.word	0x0800c509
 800ea74:	0800e7cd 	.word	0x0800e7cd
 800ea78:	0800f97d 	.word	0x0800f97d

0800ea7c <__sfputc_r>:
 800ea7c:	6893      	ldr	r3, [r2, #8]
 800ea7e:	3b01      	subs	r3, #1
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	b410      	push	{r4}
 800ea84:	6093      	str	r3, [r2, #8]
 800ea86:	da08      	bge.n	800ea9a <__sfputc_r+0x1e>
 800ea88:	6994      	ldr	r4, [r2, #24]
 800ea8a:	42a3      	cmp	r3, r4
 800ea8c:	db01      	blt.n	800ea92 <__sfputc_r+0x16>
 800ea8e:	290a      	cmp	r1, #10
 800ea90:	d103      	bne.n	800ea9a <__sfputc_r+0x1e>
 800ea92:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea96:	f7fe ba86 	b.w	800cfa6 <__swbuf_r>
 800ea9a:	6813      	ldr	r3, [r2, #0]
 800ea9c:	1c58      	adds	r0, r3, #1
 800ea9e:	6010      	str	r0, [r2, #0]
 800eaa0:	7019      	strb	r1, [r3, #0]
 800eaa2:	4608      	mov	r0, r1
 800eaa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eaa8:	4770      	bx	lr

0800eaaa <__sfputs_r>:
 800eaaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaac:	4606      	mov	r6, r0
 800eaae:	460f      	mov	r7, r1
 800eab0:	4614      	mov	r4, r2
 800eab2:	18d5      	adds	r5, r2, r3
 800eab4:	42ac      	cmp	r4, r5
 800eab6:	d101      	bne.n	800eabc <__sfputs_r+0x12>
 800eab8:	2000      	movs	r0, #0
 800eaba:	e007      	b.n	800eacc <__sfputs_r+0x22>
 800eabc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eac0:	463a      	mov	r2, r7
 800eac2:	4630      	mov	r0, r6
 800eac4:	f7ff ffda 	bl	800ea7c <__sfputc_r>
 800eac8:	1c43      	adds	r3, r0, #1
 800eaca:	d1f3      	bne.n	800eab4 <__sfputs_r+0xa>
 800eacc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ead0 <_vfiprintf_r>:
 800ead0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ead4:	460d      	mov	r5, r1
 800ead6:	b09d      	sub	sp, #116	@ 0x74
 800ead8:	4614      	mov	r4, r2
 800eada:	4698      	mov	r8, r3
 800eadc:	4606      	mov	r6, r0
 800eade:	b118      	cbz	r0, 800eae8 <_vfiprintf_r+0x18>
 800eae0:	6a03      	ldr	r3, [r0, #32]
 800eae2:	b90b      	cbnz	r3, 800eae8 <_vfiprintf_r+0x18>
 800eae4:	f7fe f952 	bl	800cd8c <__sinit>
 800eae8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eaea:	07d9      	lsls	r1, r3, #31
 800eaec:	d405      	bmi.n	800eafa <_vfiprintf_r+0x2a>
 800eaee:	89ab      	ldrh	r3, [r5, #12]
 800eaf0:	059a      	lsls	r2, r3, #22
 800eaf2:	d402      	bmi.n	800eafa <_vfiprintf_r+0x2a>
 800eaf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eaf6:	f7fe fb68 	bl	800d1ca <__retarget_lock_acquire_recursive>
 800eafa:	89ab      	ldrh	r3, [r5, #12]
 800eafc:	071b      	lsls	r3, r3, #28
 800eafe:	d501      	bpl.n	800eb04 <_vfiprintf_r+0x34>
 800eb00:	692b      	ldr	r3, [r5, #16]
 800eb02:	b99b      	cbnz	r3, 800eb2c <_vfiprintf_r+0x5c>
 800eb04:	4629      	mov	r1, r5
 800eb06:	4630      	mov	r0, r6
 800eb08:	f7fe fa8c 	bl	800d024 <__swsetup_r>
 800eb0c:	b170      	cbz	r0, 800eb2c <_vfiprintf_r+0x5c>
 800eb0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eb10:	07dc      	lsls	r4, r3, #31
 800eb12:	d504      	bpl.n	800eb1e <_vfiprintf_r+0x4e>
 800eb14:	f04f 30ff 	mov.w	r0, #4294967295
 800eb18:	b01d      	add	sp, #116	@ 0x74
 800eb1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb1e:	89ab      	ldrh	r3, [r5, #12]
 800eb20:	0598      	lsls	r0, r3, #22
 800eb22:	d4f7      	bmi.n	800eb14 <_vfiprintf_r+0x44>
 800eb24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eb26:	f7fe fb51 	bl	800d1cc <__retarget_lock_release_recursive>
 800eb2a:	e7f3      	b.n	800eb14 <_vfiprintf_r+0x44>
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb30:	2320      	movs	r3, #32
 800eb32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eb36:	f8cd 800c 	str.w	r8, [sp, #12]
 800eb3a:	2330      	movs	r3, #48	@ 0x30
 800eb3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ecec <_vfiprintf_r+0x21c>
 800eb40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eb44:	f04f 0901 	mov.w	r9, #1
 800eb48:	4623      	mov	r3, r4
 800eb4a:	469a      	mov	sl, r3
 800eb4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eb50:	b10a      	cbz	r2, 800eb56 <_vfiprintf_r+0x86>
 800eb52:	2a25      	cmp	r2, #37	@ 0x25
 800eb54:	d1f9      	bne.n	800eb4a <_vfiprintf_r+0x7a>
 800eb56:	ebba 0b04 	subs.w	fp, sl, r4
 800eb5a:	d00b      	beq.n	800eb74 <_vfiprintf_r+0xa4>
 800eb5c:	465b      	mov	r3, fp
 800eb5e:	4622      	mov	r2, r4
 800eb60:	4629      	mov	r1, r5
 800eb62:	4630      	mov	r0, r6
 800eb64:	f7ff ffa1 	bl	800eaaa <__sfputs_r>
 800eb68:	3001      	adds	r0, #1
 800eb6a:	f000 80a7 	beq.w	800ecbc <_vfiprintf_r+0x1ec>
 800eb6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb70:	445a      	add	r2, fp
 800eb72:	9209      	str	r2, [sp, #36]	@ 0x24
 800eb74:	f89a 3000 	ldrb.w	r3, [sl]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	f000 809f 	beq.w	800ecbc <_vfiprintf_r+0x1ec>
 800eb7e:	2300      	movs	r3, #0
 800eb80:	f04f 32ff 	mov.w	r2, #4294967295
 800eb84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb88:	f10a 0a01 	add.w	sl, sl, #1
 800eb8c:	9304      	str	r3, [sp, #16]
 800eb8e:	9307      	str	r3, [sp, #28]
 800eb90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb94:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb96:	4654      	mov	r4, sl
 800eb98:	2205      	movs	r2, #5
 800eb9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb9e:	4853      	ldr	r0, [pc, #332]	@ (800ecec <_vfiprintf_r+0x21c>)
 800eba0:	f7f1 fb1e 	bl	80001e0 <memchr>
 800eba4:	9a04      	ldr	r2, [sp, #16]
 800eba6:	b9d8      	cbnz	r0, 800ebe0 <_vfiprintf_r+0x110>
 800eba8:	06d1      	lsls	r1, r2, #27
 800ebaa:	bf44      	itt	mi
 800ebac:	2320      	movmi	r3, #32
 800ebae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ebb2:	0713      	lsls	r3, r2, #28
 800ebb4:	bf44      	itt	mi
 800ebb6:	232b      	movmi	r3, #43	@ 0x2b
 800ebb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ebbc:	f89a 3000 	ldrb.w	r3, [sl]
 800ebc0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ebc2:	d015      	beq.n	800ebf0 <_vfiprintf_r+0x120>
 800ebc4:	9a07      	ldr	r2, [sp, #28]
 800ebc6:	4654      	mov	r4, sl
 800ebc8:	2000      	movs	r0, #0
 800ebca:	f04f 0c0a 	mov.w	ip, #10
 800ebce:	4621      	mov	r1, r4
 800ebd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ebd4:	3b30      	subs	r3, #48	@ 0x30
 800ebd6:	2b09      	cmp	r3, #9
 800ebd8:	d94b      	bls.n	800ec72 <_vfiprintf_r+0x1a2>
 800ebda:	b1b0      	cbz	r0, 800ec0a <_vfiprintf_r+0x13a>
 800ebdc:	9207      	str	r2, [sp, #28]
 800ebde:	e014      	b.n	800ec0a <_vfiprintf_r+0x13a>
 800ebe0:	eba0 0308 	sub.w	r3, r0, r8
 800ebe4:	fa09 f303 	lsl.w	r3, r9, r3
 800ebe8:	4313      	orrs	r3, r2
 800ebea:	9304      	str	r3, [sp, #16]
 800ebec:	46a2      	mov	sl, r4
 800ebee:	e7d2      	b.n	800eb96 <_vfiprintf_r+0xc6>
 800ebf0:	9b03      	ldr	r3, [sp, #12]
 800ebf2:	1d19      	adds	r1, r3, #4
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	9103      	str	r1, [sp, #12]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	bfbb      	ittet	lt
 800ebfc:	425b      	neglt	r3, r3
 800ebfe:	f042 0202 	orrlt.w	r2, r2, #2
 800ec02:	9307      	strge	r3, [sp, #28]
 800ec04:	9307      	strlt	r3, [sp, #28]
 800ec06:	bfb8      	it	lt
 800ec08:	9204      	strlt	r2, [sp, #16]
 800ec0a:	7823      	ldrb	r3, [r4, #0]
 800ec0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ec0e:	d10a      	bne.n	800ec26 <_vfiprintf_r+0x156>
 800ec10:	7863      	ldrb	r3, [r4, #1]
 800ec12:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec14:	d132      	bne.n	800ec7c <_vfiprintf_r+0x1ac>
 800ec16:	9b03      	ldr	r3, [sp, #12]
 800ec18:	1d1a      	adds	r2, r3, #4
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	9203      	str	r2, [sp, #12]
 800ec1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ec22:	3402      	adds	r4, #2
 800ec24:	9305      	str	r3, [sp, #20]
 800ec26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ecfc <_vfiprintf_r+0x22c>
 800ec2a:	7821      	ldrb	r1, [r4, #0]
 800ec2c:	2203      	movs	r2, #3
 800ec2e:	4650      	mov	r0, sl
 800ec30:	f7f1 fad6 	bl	80001e0 <memchr>
 800ec34:	b138      	cbz	r0, 800ec46 <_vfiprintf_r+0x176>
 800ec36:	9b04      	ldr	r3, [sp, #16]
 800ec38:	eba0 000a 	sub.w	r0, r0, sl
 800ec3c:	2240      	movs	r2, #64	@ 0x40
 800ec3e:	4082      	lsls	r2, r0
 800ec40:	4313      	orrs	r3, r2
 800ec42:	3401      	adds	r4, #1
 800ec44:	9304      	str	r3, [sp, #16]
 800ec46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec4a:	4829      	ldr	r0, [pc, #164]	@ (800ecf0 <_vfiprintf_r+0x220>)
 800ec4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ec50:	2206      	movs	r2, #6
 800ec52:	f7f1 fac5 	bl	80001e0 <memchr>
 800ec56:	2800      	cmp	r0, #0
 800ec58:	d03f      	beq.n	800ecda <_vfiprintf_r+0x20a>
 800ec5a:	4b26      	ldr	r3, [pc, #152]	@ (800ecf4 <_vfiprintf_r+0x224>)
 800ec5c:	bb1b      	cbnz	r3, 800eca6 <_vfiprintf_r+0x1d6>
 800ec5e:	9b03      	ldr	r3, [sp, #12]
 800ec60:	3307      	adds	r3, #7
 800ec62:	f023 0307 	bic.w	r3, r3, #7
 800ec66:	3308      	adds	r3, #8
 800ec68:	9303      	str	r3, [sp, #12]
 800ec6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec6c:	443b      	add	r3, r7
 800ec6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec70:	e76a      	b.n	800eb48 <_vfiprintf_r+0x78>
 800ec72:	fb0c 3202 	mla	r2, ip, r2, r3
 800ec76:	460c      	mov	r4, r1
 800ec78:	2001      	movs	r0, #1
 800ec7a:	e7a8      	b.n	800ebce <_vfiprintf_r+0xfe>
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	3401      	adds	r4, #1
 800ec80:	9305      	str	r3, [sp, #20]
 800ec82:	4619      	mov	r1, r3
 800ec84:	f04f 0c0a 	mov.w	ip, #10
 800ec88:	4620      	mov	r0, r4
 800ec8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec8e:	3a30      	subs	r2, #48	@ 0x30
 800ec90:	2a09      	cmp	r2, #9
 800ec92:	d903      	bls.n	800ec9c <_vfiprintf_r+0x1cc>
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d0c6      	beq.n	800ec26 <_vfiprintf_r+0x156>
 800ec98:	9105      	str	r1, [sp, #20]
 800ec9a:	e7c4      	b.n	800ec26 <_vfiprintf_r+0x156>
 800ec9c:	fb0c 2101 	mla	r1, ip, r1, r2
 800eca0:	4604      	mov	r4, r0
 800eca2:	2301      	movs	r3, #1
 800eca4:	e7f0      	b.n	800ec88 <_vfiprintf_r+0x1b8>
 800eca6:	ab03      	add	r3, sp, #12
 800eca8:	9300      	str	r3, [sp, #0]
 800ecaa:	462a      	mov	r2, r5
 800ecac:	4b12      	ldr	r3, [pc, #72]	@ (800ecf8 <_vfiprintf_r+0x228>)
 800ecae:	a904      	add	r1, sp, #16
 800ecb0:	4630      	mov	r0, r6
 800ecb2:	f7fd fc29 	bl	800c508 <_printf_float>
 800ecb6:	4607      	mov	r7, r0
 800ecb8:	1c78      	adds	r0, r7, #1
 800ecba:	d1d6      	bne.n	800ec6a <_vfiprintf_r+0x19a>
 800ecbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecbe:	07d9      	lsls	r1, r3, #31
 800ecc0:	d405      	bmi.n	800ecce <_vfiprintf_r+0x1fe>
 800ecc2:	89ab      	ldrh	r3, [r5, #12]
 800ecc4:	059a      	lsls	r2, r3, #22
 800ecc6:	d402      	bmi.n	800ecce <_vfiprintf_r+0x1fe>
 800ecc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecca:	f7fe fa7f 	bl	800d1cc <__retarget_lock_release_recursive>
 800ecce:	89ab      	ldrh	r3, [r5, #12]
 800ecd0:	065b      	lsls	r3, r3, #25
 800ecd2:	f53f af1f 	bmi.w	800eb14 <_vfiprintf_r+0x44>
 800ecd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ecd8:	e71e      	b.n	800eb18 <_vfiprintf_r+0x48>
 800ecda:	ab03      	add	r3, sp, #12
 800ecdc:	9300      	str	r3, [sp, #0]
 800ecde:	462a      	mov	r2, r5
 800ece0:	4b05      	ldr	r3, [pc, #20]	@ (800ecf8 <_vfiprintf_r+0x228>)
 800ece2:	a904      	add	r1, sp, #16
 800ece4:	4630      	mov	r0, r6
 800ece6:	f7fd fea7 	bl	800ca38 <_printf_i>
 800ecea:	e7e4      	b.n	800ecb6 <_vfiprintf_r+0x1e6>
 800ecec:	0800f977 	.word	0x0800f977
 800ecf0:	0800f981 	.word	0x0800f981
 800ecf4:	0800c509 	.word	0x0800c509
 800ecf8:	0800eaab 	.word	0x0800eaab
 800ecfc:	0800f97d 	.word	0x0800f97d

0800ed00 <__sflush_r>:
 800ed00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ed04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed08:	0716      	lsls	r6, r2, #28
 800ed0a:	4605      	mov	r5, r0
 800ed0c:	460c      	mov	r4, r1
 800ed0e:	d454      	bmi.n	800edba <__sflush_r+0xba>
 800ed10:	684b      	ldr	r3, [r1, #4]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	dc02      	bgt.n	800ed1c <__sflush_r+0x1c>
 800ed16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	dd48      	ble.n	800edae <__sflush_r+0xae>
 800ed1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ed1e:	2e00      	cmp	r6, #0
 800ed20:	d045      	beq.n	800edae <__sflush_r+0xae>
 800ed22:	2300      	movs	r3, #0
 800ed24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ed28:	682f      	ldr	r7, [r5, #0]
 800ed2a:	6a21      	ldr	r1, [r4, #32]
 800ed2c:	602b      	str	r3, [r5, #0]
 800ed2e:	d030      	beq.n	800ed92 <__sflush_r+0x92>
 800ed30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ed32:	89a3      	ldrh	r3, [r4, #12]
 800ed34:	0759      	lsls	r1, r3, #29
 800ed36:	d505      	bpl.n	800ed44 <__sflush_r+0x44>
 800ed38:	6863      	ldr	r3, [r4, #4]
 800ed3a:	1ad2      	subs	r2, r2, r3
 800ed3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ed3e:	b10b      	cbz	r3, 800ed44 <__sflush_r+0x44>
 800ed40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ed42:	1ad2      	subs	r2, r2, r3
 800ed44:	2300      	movs	r3, #0
 800ed46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ed48:	6a21      	ldr	r1, [r4, #32]
 800ed4a:	4628      	mov	r0, r5
 800ed4c:	47b0      	blx	r6
 800ed4e:	1c43      	adds	r3, r0, #1
 800ed50:	89a3      	ldrh	r3, [r4, #12]
 800ed52:	d106      	bne.n	800ed62 <__sflush_r+0x62>
 800ed54:	6829      	ldr	r1, [r5, #0]
 800ed56:	291d      	cmp	r1, #29
 800ed58:	d82b      	bhi.n	800edb2 <__sflush_r+0xb2>
 800ed5a:	4a2a      	ldr	r2, [pc, #168]	@ (800ee04 <__sflush_r+0x104>)
 800ed5c:	40ca      	lsrs	r2, r1
 800ed5e:	07d6      	lsls	r6, r2, #31
 800ed60:	d527      	bpl.n	800edb2 <__sflush_r+0xb2>
 800ed62:	2200      	movs	r2, #0
 800ed64:	6062      	str	r2, [r4, #4]
 800ed66:	04d9      	lsls	r1, r3, #19
 800ed68:	6922      	ldr	r2, [r4, #16]
 800ed6a:	6022      	str	r2, [r4, #0]
 800ed6c:	d504      	bpl.n	800ed78 <__sflush_r+0x78>
 800ed6e:	1c42      	adds	r2, r0, #1
 800ed70:	d101      	bne.n	800ed76 <__sflush_r+0x76>
 800ed72:	682b      	ldr	r3, [r5, #0]
 800ed74:	b903      	cbnz	r3, 800ed78 <__sflush_r+0x78>
 800ed76:	6560      	str	r0, [r4, #84]	@ 0x54
 800ed78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed7a:	602f      	str	r7, [r5, #0]
 800ed7c:	b1b9      	cbz	r1, 800edae <__sflush_r+0xae>
 800ed7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed82:	4299      	cmp	r1, r3
 800ed84:	d002      	beq.n	800ed8c <__sflush_r+0x8c>
 800ed86:	4628      	mov	r0, r5
 800ed88:	f7ff f8a6 	bl	800ded8 <_free_r>
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed90:	e00d      	b.n	800edae <__sflush_r+0xae>
 800ed92:	2301      	movs	r3, #1
 800ed94:	4628      	mov	r0, r5
 800ed96:	47b0      	blx	r6
 800ed98:	4602      	mov	r2, r0
 800ed9a:	1c50      	adds	r0, r2, #1
 800ed9c:	d1c9      	bne.n	800ed32 <__sflush_r+0x32>
 800ed9e:	682b      	ldr	r3, [r5, #0]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d0c6      	beq.n	800ed32 <__sflush_r+0x32>
 800eda4:	2b1d      	cmp	r3, #29
 800eda6:	d001      	beq.n	800edac <__sflush_r+0xac>
 800eda8:	2b16      	cmp	r3, #22
 800edaa:	d11e      	bne.n	800edea <__sflush_r+0xea>
 800edac:	602f      	str	r7, [r5, #0]
 800edae:	2000      	movs	r0, #0
 800edb0:	e022      	b.n	800edf8 <__sflush_r+0xf8>
 800edb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800edb6:	b21b      	sxth	r3, r3
 800edb8:	e01b      	b.n	800edf2 <__sflush_r+0xf2>
 800edba:	690f      	ldr	r7, [r1, #16]
 800edbc:	2f00      	cmp	r7, #0
 800edbe:	d0f6      	beq.n	800edae <__sflush_r+0xae>
 800edc0:	0793      	lsls	r3, r2, #30
 800edc2:	680e      	ldr	r6, [r1, #0]
 800edc4:	bf08      	it	eq
 800edc6:	694b      	ldreq	r3, [r1, #20]
 800edc8:	600f      	str	r7, [r1, #0]
 800edca:	bf18      	it	ne
 800edcc:	2300      	movne	r3, #0
 800edce:	eba6 0807 	sub.w	r8, r6, r7
 800edd2:	608b      	str	r3, [r1, #8]
 800edd4:	f1b8 0f00 	cmp.w	r8, #0
 800edd8:	dde9      	ble.n	800edae <__sflush_r+0xae>
 800edda:	6a21      	ldr	r1, [r4, #32]
 800eddc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800edde:	4643      	mov	r3, r8
 800ede0:	463a      	mov	r2, r7
 800ede2:	4628      	mov	r0, r5
 800ede4:	47b0      	blx	r6
 800ede6:	2800      	cmp	r0, #0
 800ede8:	dc08      	bgt.n	800edfc <__sflush_r+0xfc>
 800edea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800edf2:	81a3      	strh	r3, [r4, #12]
 800edf4:	f04f 30ff 	mov.w	r0, #4294967295
 800edf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edfc:	4407      	add	r7, r0
 800edfe:	eba8 0800 	sub.w	r8, r8, r0
 800ee02:	e7e7      	b.n	800edd4 <__sflush_r+0xd4>
 800ee04:	20400001 	.word	0x20400001

0800ee08 <_fflush_r>:
 800ee08:	b538      	push	{r3, r4, r5, lr}
 800ee0a:	690b      	ldr	r3, [r1, #16]
 800ee0c:	4605      	mov	r5, r0
 800ee0e:	460c      	mov	r4, r1
 800ee10:	b913      	cbnz	r3, 800ee18 <_fflush_r+0x10>
 800ee12:	2500      	movs	r5, #0
 800ee14:	4628      	mov	r0, r5
 800ee16:	bd38      	pop	{r3, r4, r5, pc}
 800ee18:	b118      	cbz	r0, 800ee22 <_fflush_r+0x1a>
 800ee1a:	6a03      	ldr	r3, [r0, #32]
 800ee1c:	b90b      	cbnz	r3, 800ee22 <_fflush_r+0x1a>
 800ee1e:	f7fd ffb5 	bl	800cd8c <__sinit>
 800ee22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d0f3      	beq.n	800ee12 <_fflush_r+0xa>
 800ee2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ee2c:	07d0      	lsls	r0, r2, #31
 800ee2e:	d404      	bmi.n	800ee3a <_fflush_r+0x32>
 800ee30:	0599      	lsls	r1, r3, #22
 800ee32:	d402      	bmi.n	800ee3a <_fflush_r+0x32>
 800ee34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee36:	f7fe f9c8 	bl	800d1ca <__retarget_lock_acquire_recursive>
 800ee3a:	4628      	mov	r0, r5
 800ee3c:	4621      	mov	r1, r4
 800ee3e:	f7ff ff5f 	bl	800ed00 <__sflush_r>
 800ee42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ee44:	07da      	lsls	r2, r3, #31
 800ee46:	4605      	mov	r5, r0
 800ee48:	d4e4      	bmi.n	800ee14 <_fflush_r+0xc>
 800ee4a:	89a3      	ldrh	r3, [r4, #12]
 800ee4c:	059b      	lsls	r3, r3, #22
 800ee4e:	d4e1      	bmi.n	800ee14 <_fflush_r+0xc>
 800ee50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee52:	f7fe f9bb 	bl	800d1cc <__retarget_lock_release_recursive>
 800ee56:	e7dd      	b.n	800ee14 <_fflush_r+0xc>

0800ee58 <fiprintf>:
 800ee58:	b40e      	push	{r1, r2, r3}
 800ee5a:	b503      	push	{r0, r1, lr}
 800ee5c:	4601      	mov	r1, r0
 800ee5e:	ab03      	add	r3, sp, #12
 800ee60:	4805      	ldr	r0, [pc, #20]	@ (800ee78 <fiprintf+0x20>)
 800ee62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee66:	6800      	ldr	r0, [r0, #0]
 800ee68:	9301      	str	r3, [sp, #4]
 800ee6a:	f7ff fe31 	bl	800ead0 <_vfiprintf_r>
 800ee6e:	b002      	add	sp, #8
 800ee70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee74:	b003      	add	sp, #12
 800ee76:	4770      	bx	lr
 800ee78:	2000001c 	.word	0x2000001c

0800ee7c <__swhatbuf_r>:
 800ee7c:	b570      	push	{r4, r5, r6, lr}
 800ee7e:	460c      	mov	r4, r1
 800ee80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee84:	2900      	cmp	r1, #0
 800ee86:	b096      	sub	sp, #88	@ 0x58
 800ee88:	4615      	mov	r5, r2
 800ee8a:	461e      	mov	r6, r3
 800ee8c:	da0d      	bge.n	800eeaa <__swhatbuf_r+0x2e>
 800ee8e:	89a3      	ldrh	r3, [r4, #12]
 800ee90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ee94:	f04f 0100 	mov.w	r1, #0
 800ee98:	bf14      	ite	ne
 800ee9a:	2340      	movne	r3, #64	@ 0x40
 800ee9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eea0:	2000      	movs	r0, #0
 800eea2:	6031      	str	r1, [r6, #0]
 800eea4:	602b      	str	r3, [r5, #0]
 800eea6:	b016      	add	sp, #88	@ 0x58
 800eea8:	bd70      	pop	{r4, r5, r6, pc}
 800eeaa:	466a      	mov	r2, sp
 800eeac:	f000 f862 	bl	800ef74 <_fstat_r>
 800eeb0:	2800      	cmp	r0, #0
 800eeb2:	dbec      	blt.n	800ee8e <__swhatbuf_r+0x12>
 800eeb4:	9901      	ldr	r1, [sp, #4]
 800eeb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eeba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eebe:	4259      	negs	r1, r3
 800eec0:	4159      	adcs	r1, r3
 800eec2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eec6:	e7eb      	b.n	800eea0 <__swhatbuf_r+0x24>

0800eec8 <__smakebuf_r>:
 800eec8:	898b      	ldrh	r3, [r1, #12]
 800eeca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eecc:	079d      	lsls	r5, r3, #30
 800eece:	4606      	mov	r6, r0
 800eed0:	460c      	mov	r4, r1
 800eed2:	d507      	bpl.n	800eee4 <__smakebuf_r+0x1c>
 800eed4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eed8:	6023      	str	r3, [r4, #0]
 800eeda:	6123      	str	r3, [r4, #16]
 800eedc:	2301      	movs	r3, #1
 800eede:	6163      	str	r3, [r4, #20]
 800eee0:	b003      	add	sp, #12
 800eee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eee4:	ab01      	add	r3, sp, #4
 800eee6:	466a      	mov	r2, sp
 800eee8:	f7ff ffc8 	bl	800ee7c <__swhatbuf_r>
 800eeec:	9f00      	ldr	r7, [sp, #0]
 800eeee:	4605      	mov	r5, r0
 800eef0:	4639      	mov	r1, r7
 800eef2:	4630      	mov	r0, r6
 800eef4:	f7ff f864 	bl	800dfc0 <_malloc_r>
 800eef8:	b948      	cbnz	r0, 800ef0e <__smakebuf_r+0x46>
 800eefa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eefe:	059a      	lsls	r2, r3, #22
 800ef00:	d4ee      	bmi.n	800eee0 <__smakebuf_r+0x18>
 800ef02:	f023 0303 	bic.w	r3, r3, #3
 800ef06:	f043 0302 	orr.w	r3, r3, #2
 800ef0a:	81a3      	strh	r3, [r4, #12]
 800ef0c:	e7e2      	b.n	800eed4 <__smakebuf_r+0xc>
 800ef0e:	89a3      	ldrh	r3, [r4, #12]
 800ef10:	6020      	str	r0, [r4, #0]
 800ef12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef16:	81a3      	strh	r3, [r4, #12]
 800ef18:	9b01      	ldr	r3, [sp, #4]
 800ef1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ef1e:	b15b      	cbz	r3, 800ef38 <__smakebuf_r+0x70>
 800ef20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef24:	4630      	mov	r0, r6
 800ef26:	f000 f837 	bl	800ef98 <_isatty_r>
 800ef2a:	b128      	cbz	r0, 800ef38 <__smakebuf_r+0x70>
 800ef2c:	89a3      	ldrh	r3, [r4, #12]
 800ef2e:	f023 0303 	bic.w	r3, r3, #3
 800ef32:	f043 0301 	orr.w	r3, r3, #1
 800ef36:	81a3      	strh	r3, [r4, #12]
 800ef38:	89a3      	ldrh	r3, [r4, #12]
 800ef3a:	431d      	orrs	r5, r3
 800ef3c:	81a5      	strh	r5, [r4, #12]
 800ef3e:	e7cf      	b.n	800eee0 <__smakebuf_r+0x18>

0800ef40 <memmove>:
 800ef40:	4288      	cmp	r0, r1
 800ef42:	b510      	push	{r4, lr}
 800ef44:	eb01 0402 	add.w	r4, r1, r2
 800ef48:	d902      	bls.n	800ef50 <memmove+0x10>
 800ef4a:	4284      	cmp	r4, r0
 800ef4c:	4623      	mov	r3, r4
 800ef4e:	d807      	bhi.n	800ef60 <memmove+0x20>
 800ef50:	1e43      	subs	r3, r0, #1
 800ef52:	42a1      	cmp	r1, r4
 800ef54:	d008      	beq.n	800ef68 <memmove+0x28>
 800ef56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ef5e:	e7f8      	b.n	800ef52 <memmove+0x12>
 800ef60:	4402      	add	r2, r0
 800ef62:	4601      	mov	r1, r0
 800ef64:	428a      	cmp	r2, r1
 800ef66:	d100      	bne.n	800ef6a <memmove+0x2a>
 800ef68:	bd10      	pop	{r4, pc}
 800ef6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ef6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ef72:	e7f7      	b.n	800ef64 <memmove+0x24>

0800ef74 <_fstat_r>:
 800ef74:	b538      	push	{r3, r4, r5, lr}
 800ef76:	4d07      	ldr	r5, [pc, #28]	@ (800ef94 <_fstat_r+0x20>)
 800ef78:	2300      	movs	r3, #0
 800ef7a:	4604      	mov	r4, r0
 800ef7c:	4608      	mov	r0, r1
 800ef7e:	4611      	mov	r1, r2
 800ef80:	602b      	str	r3, [r5, #0]
 800ef82:	f7f3 f8e1 	bl	8002148 <_fstat>
 800ef86:	1c43      	adds	r3, r0, #1
 800ef88:	d102      	bne.n	800ef90 <_fstat_r+0x1c>
 800ef8a:	682b      	ldr	r3, [r5, #0]
 800ef8c:	b103      	cbz	r3, 800ef90 <_fstat_r+0x1c>
 800ef8e:	6023      	str	r3, [r4, #0]
 800ef90:	bd38      	pop	{r3, r4, r5, pc}
 800ef92:	bf00      	nop
 800ef94:	200052c4 	.word	0x200052c4

0800ef98 <_isatty_r>:
 800ef98:	b538      	push	{r3, r4, r5, lr}
 800ef9a:	4d06      	ldr	r5, [pc, #24]	@ (800efb4 <_isatty_r+0x1c>)
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	4604      	mov	r4, r0
 800efa0:	4608      	mov	r0, r1
 800efa2:	602b      	str	r3, [r5, #0]
 800efa4:	f7f3 f8e0 	bl	8002168 <_isatty>
 800efa8:	1c43      	adds	r3, r0, #1
 800efaa:	d102      	bne.n	800efb2 <_isatty_r+0x1a>
 800efac:	682b      	ldr	r3, [r5, #0]
 800efae:	b103      	cbz	r3, 800efb2 <_isatty_r+0x1a>
 800efb0:	6023      	str	r3, [r4, #0]
 800efb2:	bd38      	pop	{r3, r4, r5, pc}
 800efb4:	200052c4 	.word	0x200052c4

0800efb8 <_sbrk_r>:
 800efb8:	b538      	push	{r3, r4, r5, lr}
 800efba:	4d06      	ldr	r5, [pc, #24]	@ (800efd4 <_sbrk_r+0x1c>)
 800efbc:	2300      	movs	r3, #0
 800efbe:	4604      	mov	r4, r0
 800efc0:	4608      	mov	r0, r1
 800efc2:	602b      	str	r3, [r5, #0]
 800efc4:	f7f3 f8e8 	bl	8002198 <_sbrk>
 800efc8:	1c43      	adds	r3, r0, #1
 800efca:	d102      	bne.n	800efd2 <_sbrk_r+0x1a>
 800efcc:	682b      	ldr	r3, [r5, #0]
 800efce:	b103      	cbz	r3, 800efd2 <_sbrk_r+0x1a>
 800efd0:	6023      	str	r3, [r4, #0]
 800efd2:	bd38      	pop	{r3, r4, r5, pc}
 800efd4:	200052c4 	.word	0x200052c4

0800efd8 <abort>:
 800efd8:	b508      	push	{r3, lr}
 800efda:	2006      	movs	r0, #6
 800efdc:	f000 f88c 	bl	800f0f8 <raise>
 800efe0:	2001      	movs	r0, #1
 800efe2:	f7f3 f87d 	bl	80020e0 <_exit>

0800efe6 <_calloc_r>:
 800efe6:	b570      	push	{r4, r5, r6, lr}
 800efe8:	fba1 5402 	umull	r5, r4, r1, r2
 800efec:	b934      	cbnz	r4, 800effc <_calloc_r+0x16>
 800efee:	4629      	mov	r1, r5
 800eff0:	f7fe ffe6 	bl	800dfc0 <_malloc_r>
 800eff4:	4606      	mov	r6, r0
 800eff6:	b928      	cbnz	r0, 800f004 <_calloc_r+0x1e>
 800eff8:	4630      	mov	r0, r6
 800effa:	bd70      	pop	{r4, r5, r6, pc}
 800effc:	220c      	movs	r2, #12
 800effe:	6002      	str	r2, [r0, #0]
 800f000:	2600      	movs	r6, #0
 800f002:	e7f9      	b.n	800eff8 <_calloc_r+0x12>
 800f004:	462a      	mov	r2, r5
 800f006:	4621      	mov	r1, r4
 800f008:	f7fe f862 	bl	800d0d0 <memset>
 800f00c:	e7f4      	b.n	800eff8 <_calloc_r+0x12>

0800f00e <__ascii_mbtowc>:
 800f00e:	b082      	sub	sp, #8
 800f010:	b901      	cbnz	r1, 800f014 <__ascii_mbtowc+0x6>
 800f012:	a901      	add	r1, sp, #4
 800f014:	b142      	cbz	r2, 800f028 <__ascii_mbtowc+0x1a>
 800f016:	b14b      	cbz	r3, 800f02c <__ascii_mbtowc+0x1e>
 800f018:	7813      	ldrb	r3, [r2, #0]
 800f01a:	600b      	str	r3, [r1, #0]
 800f01c:	7812      	ldrb	r2, [r2, #0]
 800f01e:	1e10      	subs	r0, r2, #0
 800f020:	bf18      	it	ne
 800f022:	2001      	movne	r0, #1
 800f024:	b002      	add	sp, #8
 800f026:	4770      	bx	lr
 800f028:	4610      	mov	r0, r2
 800f02a:	e7fb      	b.n	800f024 <__ascii_mbtowc+0x16>
 800f02c:	f06f 0001 	mvn.w	r0, #1
 800f030:	e7f8      	b.n	800f024 <__ascii_mbtowc+0x16>

0800f032 <_realloc_r>:
 800f032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f036:	4607      	mov	r7, r0
 800f038:	4614      	mov	r4, r2
 800f03a:	460d      	mov	r5, r1
 800f03c:	b921      	cbnz	r1, 800f048 <_realloc_r+0x16>
 800f03e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f042:	4611      	mov	r1, r2
 800f044:	f7fe bfbc 	b.w	800dfc0 <_malloc_r>
 800f048:	b92a      	cbnz	r2, 800f056 <_realloc_r+0x24>
 800f04a:	f7fe ff45 	bl	800ded8 <_free_r>
 800f04e:	4625      	mov	r5, r4
 800f050:	4628      	mov	r0, r5
 800f052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f056:	f000 f86b 	bl	800f130 <_malloc_usable_size_r>
 800f05a:	4284      	cmp	r4, r0
 800f05c:	4606      	mov	r6, r0
 800f05e:	d802      	bhi.n	800f066 <_realloc_r+0x34>
 800f060:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f064:	d8f4      	bhi.n	800f050 <_realloc_r+0x1e>
 800f066:	4621      	mov	r1, r4
 800f068:	4638      	mov	r0, r7
 800f06a:	f7fe ffa9 	bl	800dfc0 <_malloc_r>
 800f06e:	4680      	mov	r8, r0
 800f070:	b908      	cbnz	r0, 800f076 <_realloc_r+0x44>
 800f072:	4645      	mov	r5, r8
 800f074:	e7ec      	b.n	800f050 <_realloc_r+0x1e>
 800f076:	42b4      	cmp	r4, r6
 800f078:	4622      	mov	r2, r4
 800f07a:	4629      	mov	r1, r5
 800f07c:	bf28      	it	cs
 800f07e:	4632      	movcs	r2, r6
 800f080:	f7fe f8a5 	bl	800d1ce <memcpy>
 800f084:	4629      	mov	r1, r5
 800f086:	4638      	mov	r0, r7
 800f088:	f7fe ff26 	bl	800ded8 <_free_r>
 800f08c:	e7f1      	b.n	800f072 <_realloc_r+0x40>

0800f08e <__ascii_wctomb>:
 800f08e:	4603      	mov	r3, r0
 800f090:	4608      	mov	r0, r1
 800f092:	b141      	cbz	r1, 800f0a6 <__ascii_wctomb+0x18>
 800f094:	2aff      	cmp	r2, #255	@ 0xff
 800f096:	d904      	bls.n	800f0a2 <__ascii_wctomb+0x14>
 800f098:	228a      	movs	r2, #138	@ 0x8a
 800f09a:	601a      	str	r2, [r3, #0]
 800f09c:	f04f 30ff 	mov.w	r0, #4294967295
 800f0a0:	4770      	bx	lr
 800f0a2:	700a      	strb	r2, [r1, #0]
 800f0a4:	2001      	movs	r0, #1
 800f0a6:	4770      	bx	lr

0800f0a8 <_raise_r>:
 800f0a8:	291f      	cmp	r1, #31
 800f0aa:	b538      	push	{r3, r4, r5, lr}
 800f0ac:	4605      	mov	r5, r0
 800f0ae:	460c      	mov	r4, r1
 800f0b0:	d904      	bls.n	800f0bc <_raise_r+0x14>
 800f0b2:	2316      	movs	r3, #22
 800f0b4:	6003      	str	r3, [r0, #0]
 800f0b6:	f04f 30ff 	mov.w	r0, #4294967295
 800f0ba:	bd38      	pop	{r3, r4, r5, pc}
 800f0bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f0be:	b112      	cbz	r2, 800f0c6 <_raise_r+0x1e>
 800f0c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f0c4:	b94b      	cbnz	r3, 800f0da <_raise_r+0x32>
 800f0c6:	4628      	mov	r0, r5
 800f0c8:	f000 f830 	bl	800f12c <_getpid_r>
 800f0cc:	4622      	mov	r2, r4
 800f0ce:	4601      	mov	r1, r0
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0d6:	f000 b817 	b.w	800f108 <_kill_r>
 800f0da:	2b01      	cmp	r3, #1
 800f0dc:	d00a      	beq.n	800f0f4 <_raise_r+0x4c>
 800f0de:	1c59      	adds	r1, r3, #1
 800f0e0:	d103      	bne.n	800f0ea <_raise_r+0x42>
 800f0e2:	2316      	movs	r3, #22
 800f0e4:	6003      	str	r3, [r0, #0]
 800f0e6:	2001      	movs	r0, #1
 800f0e8:	e7e7      	b.n	800f0ba <_raise_r+0x12>
 800f0ea:	2100      	movs	r1, #0
 800f0ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f0f0:	4620      	mov	r0, r4
 800f0f2:	4798      	blx	r3
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	e7e0      	b.n	800f0ba <_raise_r+0x12>

0800f0f8 <raise>:
 800f0f8:	4b02      	ldr	r3, [pc, #8]	@ (800f104 <raise+0xc>)
 800f0fa:	4601      	mov	r1, r0
 800f0fc:	6818      	ldr	r0, [r3, #0]
 800f0fe:	f7ff bfd3 	b.w	800f0a8 <_raise_r>
 800f102:	bf00      	nop
 800f104:	2000001c 	.word	0x2000001c

0800f108 <_kill_r>:
 800f108:	b538      	push	{r3, r4, r5, lr}
 800f10a:	4d07      	ldr	r5, [pc, #28]	@ (800f128 <_kill_r+0x20>)
 800f10c:	2300      	movs	r3, #0
 800f10e:	4604      	mov	r4, r0
 800f110:	4608      	mov	r0, r1
 800f112:	4611      	mov	r1, r2
 800f114:	602b      	str	r3, [r5, #0]
 800f116:	f7f2 ffd3 	bl	80020c0 <_kill>
 800f11a:	1c43      	adds	r3, r0, #1
 800f11c:	d102      	bne.n	800f124 <_kill_r+0x1c>
 800f11e:	682b      	ldr	r3, [r5, #0]
 800f120:	b103      	cbz	r3, 800f124 <_kill_r+0x1c>
 800f122:	6023      	str	r3, [r4, #0]
 800f124:	bd38      	pop	{r3, r4, r5, pc}
 800f126:	bf00      	nop
 800f128:	200052c4 	.word	0x200052c4

0800f12c <_getpid_r>:
 800f12c:	f7f2 bfc0 	b.w	80020b0 <_getpid>

0800f130 <_malloc_usable_size_r>:
 800f130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f134:	1f18      	subs	r0, r3, #4
 800f136:	2b00      	cmp	r3, #0
 800f138:	bfbc      	itt	lt
 800f13a:	580b      	ldrlt	r3, [r1, r0]
 800f13c:	18c0      	addlt	r0, r0, r3
 800f13e:	4770      	bx	lr

0800f140 <_init>:
 800f140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f142:	bf00      	nop
 800f144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f146:	bc08      	pop	{r3}
 800f148:	469e      	mov	lr, r3
 800f14a:	4770      	bx	lr

0800f14c <_fini>:
 800f14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f14e:	bf00      	nop
 800f150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f152:	bc08      	pop	{r3}
 800f154:	469e      	mov	lr, r3
 800f156:	4770      	bx	lr
