BUILD_BUG_ON,FUNC_0
CCP_DMAPOOL_ALIGN,VAR_0
CCP_DMAPOOL_MAX_SIZE,VAR_1
CMD5_Q_DMA_READ_STATUS_BASE,VAR_2
CMD5_Q_DMA_STATUS_BASE,VAR_3
CMD5_Q_DMA_WRITE_STATUS_BASE,VAR_4
CMD5_Q_HEAD_LO_BASE,VAR_5
CMD5_Q_INTERRUPT_STATUS_BASE,VAR_6
CMD5_Q_INT_ENABLE_BASE,VAR_7
CMD5_Q_INT_STATUS_BASE,VAR_8
CMD5_Q_SHIFT,VAR_9
CMD5_Q_SIZE,VAR_10
CMD5_Q_STATUS_BASE,VAR_11
CMD5_Q_STATUS_INCR,VAR_12
CMD5_Q_TAIL_LO_BASE,VAR_13
COMMANDS_PER_QUEUE,VAR_14
EIO,VAR_15
ENOMEM,VAR_16
GFP_KERNEL,VAR_17
IS_ERR,FUNC_1
LSB_PRIVATE_MASK_HI_OFFSET,VAR_18
LSB_PRIVATE_MASK_LO_OFFSET,VAR_19
LSB_PUBLIC_MASK_HI_OFFSET,VAR_20
LSB_PUBLIC_MASK_LO_OFFSET,VAR_21
MAX_DMAPOOL_NAME_LEN,VAR_22
MAX_HW_QUEUES,VAR_23
PTR_ERR,FUNC_2
QUEUE_SIZE_VAL,VAR_24
Q_DESC_SIZE,VAR_25
Q_MASK_REG,VAR_26
Q_SIZE,FUNC_3
SUPPORTED_INTERRUPTS,VAR_27
ccp5_debugfs_setup,FUNC_4
ccp5_disable_queue_interrupts,FUNC_5
ccp5_enable_queue_interrupts,FUNC_6
ccp5_irq_bh,VAR_28
ccp5_irq_handler,VAR_29
ccp_add_device,FUNC_7
ccp_assign_lsbs,FUNC_8
ccp_cmd_queue_thread,VAR_30
ccp_dmaengine_register,FUNC_9
ccp_find_lsb_regions,FUNC_10
ccp_lsb_alloc,FUNC_11
ccp_register_rng,FUNC_12
ccp_unregister_rng,FUNC_13
dev_dbg,FUNC_14
dev_err,FUNC_15
dev_notice,FUNC_16
dma_pool_create,FUNC_17
dma_pool_destroy,FUNC_18
dmam_alloc_coherent,FUNC_19
high_address,FUNC_20
init_waitqueue_head,FUNC_21
ioread32,FUNC_22
iowrite32,FUNC_23
kthread_create,FUNC_24
kthread_stop,FUNC_25
low_address,FUNC_26
mutex_init,FUNC_27
snprintf,FUNC_28
sp_free_ccp_irq,FUNC_29
sp_request_ccp_irq,FUNC_30
tasklet_init,FUNC_31
wake_up_process,FUNC_32
ccp5_init,FUNC_33
ccp,VAR_31
dev,VAR_32
cmd_q,VAR_33
dma_pool,VAR_34
dma_pool_name,VAR_35
qmr,VAR_36
i,VAR_37
status,VAR_38
status_lo,VAR_39
status_hi,VAR_40
ret,VAR_41
dma_addr_lo,VAR_42
dma_addr_hi,VAR_43
kthread,VAR_44
