tarted
grid
device DDRPHY_CLOCK
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (

    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input PHY_CLK_P = 1'b1,
        input PHY_CLK_N = 1'b1,
        input SYS_CLK_P = 1'b1,
        input SYS_CLK_N = 1'b1,
        output PHYCLK0_2X_B_P,
        output PHYCLK0_2X_B_N,
        output PHYCLK1_2X_B_P,
        output PHYCLK1_2X_B_N,
        output SYSCLK0_B_P,
        output SYSCLK0_B_N,
        output SYSCLK1_B_P,
        output SYSCLK1_B_N,
        output SYSCLK0,
        output SYSCLK1
    );
};
//grid device end

//grid device structure netlist started
structure netlist of DDRPHY_CLOCK
{
};
//grid device structure netlist end
