Drill report for panel.kicad_pcb
Created on 2025-01-25T11:08:04-0500

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (164 holes)

    Total plated holes count 164


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T2  0.500mm  0.0197"  (104 holes)
    T3  1.152mm  0.0454"  (3 holes)

    Total unplated holes count 107
