<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>7</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 6 clock pins with no clock driven</data>
                        <row>
                            <data>axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK</data>
                        </row>
                        <row>
                            <data>axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK</data>
                        </row>
                        <row>
                            <data>axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK</data>
                        </row>
                        <row>
                            <data>axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK</data>
                        </row>
                        <row>
                            <data>axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK</data>
                        </row>
                        <row>
                            <data>axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 1 nodes without an associated clock assignment.</data>
                        <row>
                            <data>sys_clk</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>sys_clk</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>108</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 108 output ports with no output delay specified.</data>
                        <row>
                            <data>iic_sda</data>
                        </row>
                        <row>
                            <data>iic_tx_sda</data>
                        </row>
                        <row>
                            <data>mem_dq[0]</data>
                        </row>
                        <row>
                            <data>mem_dq[1]</data>
                        </row>
                        <row>
                            <data>mem_dq[2]</data>
                        </row>
                        <row>
                            <data>mem_dq[3]</data>
                        </row>
                        <row>
                            <data>mem_dq[4]</data>
                        </row>
                        <row>
                            <data>mem_dq[5]</data>
                        </row>
                        <row>
                            <data>mem_dq[6]</data>
                        </row>
                        <row>
                            <data>mem_dq[7]</data>
                        </row>
                        <row>
                            <data>mem_dq[8]</data>
                        </row>
                        <row>
                            <data>mem_dq[9]</data>
                        </row>
                        <row>
                            <data>mem_dq[10]</data>
                        </row>
                        <row>
                            <data>mem_dq[11]</data>
                        </row>
                        <row>
                            <data>mem_dq[12]</data>
                        </row>
                        <row>
                            <data>mem_dq[13]</data>
                        </row>
                        <row>
                            <data>mem_dq[14]</data>
                        </row>
                        <row>
                            <data>mem_dq[15]</data>
                        </row>
                        <row>
                            <data>mem_dq[16]</data>
                        </row>
                        <row>
                            <data>mem_dq[17]</data>
                        </row>
                        <row>
                            <data>mem_dq[18]</data>
                        </row>
                        <row>
                            <data>mem_dq[19]</data>
                        </row>
                        <row>
                            <data>mem_dq[20]</data>
                        </row>
                        <row>
                            <data>mem_dq[21]</data>
                        </row>
                        <row>
                            <data>mem_dq[22]</data>
                        </row>
                        <row>
                            <data>mem_dq[23]</data>
                        </row>
                        <row>
                            <data>mem_dq[24]</data>
                        </row>
                        <row>
                            <data>mem_dq[25]</data>
                        </row>
                        <row>
                            <data>mem_dq[26]</data>
                        </row>
                        <row>
                            <data>mem_dq[27]</data>
                        </row>
                        <row>
                            <data>mem_dq[28]</data>
                        </row>
                        <row>
                            <data>mem_dq[29]</data>
                        </row>
                        <row>
                            <data>mem_dq[30]</data>
                        </row>
                        <row>
                            <data>mem_dq[31]</data>
                        </row>
                        <row>
                            <data>mem_dqs[0]</data>
                        </row>
                        <row>
                            <data>mem_dqs[1]</data>
                        </row>
                        <row>
                            <data>mem_dqs[2]</data>
                        </row>
                        <row>
                            <data>mem_dqs[3]</data>
                        </row>
                        <row>
                            <data>mem_dqs_n[0]</data>
                        </row>
                        <row>
                            <data>mem_dqs_n[1]</data>
                        </row>
                        <row>
                            <data>mem_dqs_n[2]</data>
                        </row>
                        <row>
                            <data>mem_dqs_n[3]</data>
                        </row>
                        <row>
                            <data>b_out[0]</data>
                        </row>
                        <row>
                            <data>b_out[1]</data>
                        </row>
                        <row>
                            <data>b_out[2]</data>
                        </row>
                        <row>
                            <data>b_out[3]</data>
                        </row>
                        <row>
                            <data>b_out[4]</data>
                        </row>
                        <row>
                            <data>b_out[5]</data>
                        </row>
                        <row>
                            <data>b_out[6]</data>
                        </row>
                        <row>
                            <data>b_out[7]</data>
                        </row>
                        <row>
                            <data>de_out</data>
                        </row>
                        <row>
                            <data>g_out[0]</data>
                        </row>
                        <row>
                            <data>g_out[1]</data>
                        </row>
                        <row>
                            <data>g_out[2]</data>
                        </row>
                        <row>
                            <data>g_out[3]</data>
                        </row>
                        <row>
                            <data>g_out[4]</data>
                        </row>
                        <row>
                            <data>g_out[5]</data>
                        </row>
                        <row>
                            <data>g_out[6]</data>
                        </row>
                        <row>
                            <data>g_out[7]</data>
                        </row>
                        <row>
                            <data>hs_out</data>
                        </row>
                        <row>
                            <data>iic_scl</data>
                        </row>
                        <row>
                            <data>iic_tx_scl</data>
                        </row>
                        <row>
                            <data>init_done</data>
                        </row>
                        <row>
                            <data>led[0]</data>
                        </row>
                        <row>
                            <data>led[1]</data>
                        </row>
                        <row>
                            <data>led[2]</data>
                        </row>
                        <row>
                            <data>led[3]</data>
                        </row>
                        <row>
                            <data>mem_a[0]</data>
                        </row>
                        <row>
                            <data>mem_a[1]</data>
                        </row>
                        <row>
                            <data>mem_a[2]</data>
                        </row>
                        <row>
                            <data>mem_a[3]</data>
                        </row>
                        <row>
                            <data>mem_a[4]</data>
                        </row>
                        <row>
                            <data>mem_a[5]</data>
                        </row>
                        <row>
                            <data>mem_a[6]</data>
                        </row>
                        <row>
                            <data>mem_a[7]</data>
                        </row>
                        <row>
                            <data>mem_a[8]</data>
                        </row>
                        <row>
                            <data>mem_a[9]</data>
                        </row>
                        <row>
                            <data>mem_a[10]</data>
                        </row>
                        <row>
                            <data>mem_a[11]</data>
                        </row>
                        <row>
                            <data>mem_a[12]</data>
                        </row>
                        <row>
                            <data>mem_a[13]</data>
                        </row>
                        <row>
                            <data>mem_a[14]</data>
                        </row>
                        <row>
                            <data>mem_ba[0]</data>
                        </row>
                        <row>
                            <data>mem_ba[1]</data>
                        </row>
                        <row>
                            <data>mem_ba[2]</data>
                        </row>
                        <row>
                            <data>mem_cas_n</data>
                        </row>
                        <row>
                            <data>mem_ck</data>
                        </row>
                        <row>
                            <data>mem_ck_n</data>
                        </row>
                        <row>
                            <data>mem_cke</data>
                        </row>
                        <row>
                            <data>mem_cs_n</data>
                        </row>
                        <row>
                            <data>mem_dm[0]</data>
                        </row>
                        <row>
                            <data>mem_dm[1]</data>
                        </row>
                        <row>
                            <data>mem_dm[2]</data>
                        </row>
                        <row>
                            <data>mem_dm[3]</data>
                        </row>
                        <row>
                            <data>mem_odt</data>
                        </row>
                        <row>
                            <data>mem_ras_n</data>
                        </row>
                        <row>
                            <data>mem_rst_n</data>
                        </row>
                        <row>
                            <data>mem_we_n</data>
                        </row>
                        <row>
                            <data>pixclk_out</data>
                        </row>
                        <row>
                            <data>r_out[0]</data>
                        </row>
                        <row>
                            <data>r_out[1]</data>
                        </row>
                        <row>
                            <data>r_out[2]</data>
                        </row>
                        <row>
                            <data>r_out[3]</data>
                        </row>
                        <row>
                            <data>r_out[4]</data>
                        </row>
                        <row>
                            <data>r_out[5]</data>
                        </row>
                        <row>
                            <data>r_out[6]</data>
                        </row>
                        <row>
                            <data>r_out[7]</data>
                        </row>
                        <row>
                            <data>vs_out</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>Declared</data>
            <data>20.000</data>
            <data>50.000MHz</data>
            <data>0.000</data>
            <data>10.000</data>
            <data>0</data>
            <data>8</data>
            <data/>
            <data>{ sys_clk }</data>
            <row>
                <data>ddrphy_clk_in</data>
                <data>Generated</data>
                <data>10.000</data>
                <data>100.000MHz</data>
                <data>0.000</data>
                <data>5.000</data>
                <data>73</data>
                <data>0</data>
                <data>sys_clk</data>
                <data>{ axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV }</data>
            </row>
            <row>
                <data>ioclk0</data>
                <data>Generated</data>
                <data>2.500</data>
                <data>400.000MHz</data>
                <data>0.000</data>
                <data>1.250</data>
                <data>2</data>
                <data>0</data>
                <data>sys_clk</data>
                <data>{ axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL }</data>
            </row>
            <row>
                <data>ioclk1</data>
                <data>Generated</data>
                <data>2.500</data>
                <data>400.000MHz</data>
                <data>0.000</data>
                <data>1.250</data>
                <data>0</data>
                <data>0</data>
                <data>sys_clk</data>
                <data>{ axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT1 }</data>
            </row>
            <row>
                <data>clkout2</data>
                <data>Generated</data>
                <data>2.500</data>
                <data>400.000MHz</data>
                <data>0.000</data>
                <data>1.250</data>
                <data>6</data>
                <data>0</data>
                <data>sys_clk</data>
                <data>{ axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL }</data>
            </row>
            <row>
                <data>sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred</data>
                <data>Generated</data>
                <data>6.730</data>
                <data>148.588MHz</data>
                <data>0.000</data>
                <data>3.365</data>
                <data>0</data>
                <data>1</data>
                <data>sys_clk</data>
                <data>{ pll_top_inst/u_pll_e3/goppll/CLKOUT1 }</data>
            </row>
            <row>
                <data>sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred</data>
                <data>Generated</data>
                <data>100.000</data>
                <data>10.000MHz</data>
                <data>0.000</data>
                <data>50.000</data>
                <data>0</data>
                <data>0</data>
                <data>sys_clk</data>
                <data>{ pll_top_inst/u_pll_e3/goppll/CLKOUT0 }</data>
            </row>
        </row>
        <row>
            <data>top|pixclk_in</data>
            <data>Declared</data>
            <data>1000.000</data>
            <data>1.000MHz</data>
            <data>0.000</data>
            <data>500.000</data>
            <data>0</data>
            <data>0</data>
            <data/>
            <data>{ pixclk_in }</data>
        </row>
    </table>
    <table id="report_timing_slow_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>ioclk0</data>
            <data>0.397</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
        </row>
        <row>
            <data>ddrphy_clk_in</data>
            <data>3.293</data>
            <data>0.000</data>
            <data>0</data>
            <data>73</data>
        </row>
    </table>
    <table id="report_clock_network_slow" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../source/top.v" line_number="4">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_0/I (0.074, 0.074, 0.074, 0.074)</data>
                    <row>
                        <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_0/O (1.121, 1.328, 1.216, 1.441)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_1/IN (1.121, 1.328, 1.216, 1.441)</data>
                                <row>
                                    <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_1/INCK (1.169, 1.404, 1.264, 1.516)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="274">axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLK (3.564, 3.842, 3.660, 3.955)</data>
                                            <row>
                                                <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="274">axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT (3.564, 3.842, 3.660, 3.955)</data>
                                                <row>
                                                    <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="258">axi_ctrl_inst/HMIC_S_inst/pll_clkin (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v" line_number="235">axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKIN1 (5.229, 5.580, 5.346, 5.719)</data>
                                                        <row>
                                                            <data>ioclk0 (400.00MHZ) (drive 2 loads)</data>
                                                            <row>
                                                                <data file_id="../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v" line_number="235">axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL (5.352, 5.709, 5.471, 5.846)</data>
                                                                <row>
                                                                    <data object_valid="true">clkout0_wl_1 (net)</data>
                                                                    <row>
                                                                        <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="334">axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate/CLK (6.454, 6.830, 6.573, 6.967)</data>
                                                                        <row>
                                                                            <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="334">axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate/OUT (6.703, 7.178, 6.822, 7.315)</data>
                                                                            <row>
                                                                                <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="256">axi_ctrl_inst/HMIC_S_inst/ioclk [2] (net)</data>
                                                                                <row>
                                                                                    <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK (6.762, 7.252, 6.880, 7.387)</data>
                                                                                </row>
                                                                                <row>
                                                                                    <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK (6.762, 7.252, 6.880, 7.387)</data>
                                                                                </row>
                                                                            </row>
                                                                        </row>
                                                                    </row>
                                                                </row>
                                                            </row>
                                                        </row>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>top|pixclk_in (1.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>ddrphy_clk_in (100.00MHZ) (drive 73 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>ioclk1 (400.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>clkout2 (400.00MHZ) (drive 6 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (148.59MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (10.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
    </table>
    <table id="report_timing_slow_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>0.397</data>
            <data>1.250</data>
            <data>0.853</data>
            <data>ioclk0</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_28/CLK_IO</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK</data>
        </row>
        <row>
            <data>0.397</data>
            <data>1.250</data>
            <data>0.853</data>
            <data>ioclk0</data>
            <data>Low Pulse Width</data>
            <data>DQSL_6_28/CLK_IO</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK</data>
        </row>
        <row>
            <data>0.397</data>
            <data>1.250</data>
            <data>0.853</data>
            <data>ioclk0</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_100/CLK_IO</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK</data>
        </row>
        <row>
            <data>3.293</data>
            <data>5.000</data>
            <data>1.707</data>
            <data>ddrphy_clk_in</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_28/CLK_REGIONAL</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL</data>
        </row>
        <row>
            <data>3.293</data>
            <data>5.000</data>
            <data>1.707</data>
            <data>ddrphy_clk_in</data>
            <data>Low Pulse Width</data>
            <data>DQSL_6_28/CLK_REGIONAL</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL</data>
        </row>
        <row>
            <data>3.293</data>
            <data>5.000</data>
            <data>1.707</data>
            <data>ddrphy_clk_in</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_348/CLK_REGIONAL</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL</data>
        </row>
    </table>
    <table id="report_timing_fast_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>ioclk0</data>
            <data>0.568</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
        </row>
        <row>
            <data>ddrphy_clk_in</data>
            <data>3.635</data>
            <data>0.000</data>
            <data>0</data>
            <data>73</data>
        </row>
    </table>
    <table id="report_clock_network_fast" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../source/top.v" line_number="4">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_0/I (0.074, 0.074, 0.074, 0.074)</data>
                    <row>
                        <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_0/O (0.809, 0.935, 0.858, 0.992)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_1/IN (0.809, 0.935, 0.858, 0.992)</data>
                                <row>
                                    <data file_id="../source/top.v" line_number="4">sys_clk_ibuf/opit_1/INCK (0.847, 0.993, 0.896, 1.049)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="274">axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLK (2.270, 2.442, 2.304, 2.483)</data>
                                            <row>
                                                <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="274">axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT (2.270, 2.442, 2.304, 2.483)</data>
                                                <row>
                                                    <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="258">axi_ctrl_inst/HMIC_S_inst/pll_clkin (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v" line_number="235">axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKIN1 (3.251, 3.461, 3.308, 3.528)</data>
                                                        <row>
                                                            <data>ioclk0 (400.00MHZ) (drive 2 loads)</data>
                                                            <row>
                                                                <data file_id="../ipcore/DDR_IPC/rtl/pll/ipsxb_ddrphy_pll_v1_0.v" line_number="235">axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL (3.340, 3.555, 3.395, 3.620)</data>
                                                                <row>
                                                                    <data object_valid="true">clkout0_wl_1 (net)</data>
                                                                    <row>
                                                                        <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="334">axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate/CLK (4.009, 4.237, 4.066, 4.304)</data>
                                                                        <row>
                                                                            <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="334">axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate/OUT (4.209, 4.505, 4.266, 4.572)</data>
                                                                            <row>
                                                                                <data file_id="../ipcore/DDR_IPC/DDR_IPC.v" line_number="256">axi_ctrl_inst/HMIC_S_inst/ioclk [2] (net)</data>
                                                                                <row>
                                                                                    <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK (4.246, 4.551, 4.302, 4.617)</data>
                                                                                </row>
                                                                                <row>
                                                                                    <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK (4.246, 4.551, 4.302, 4.617)</data>
                                                                                </row>
                                                                            </row>
                                                                        </row>
                                                                    </row>
                                                                </row>
                                                            </row>
                                                        </row>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>top|pixclk_in (1.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>ddrphy_clk_in (100.00MHZ) (drive 73 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>ioclk1 (400.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>clkout2 (400.00MHZ) (drive 6 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (148.59MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
        <row>
            <data>sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (10.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
        </row>
    </table>
    <table id="report_timing_fast_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>0.568</data>
            <data>1.250</data>
            <data>0.682</data>
            <data>ioclk0</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_28/CLK_IO</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK</data>
        </row>
        <row>
            <data>0.568</data>
            <data>1.250</data>
            <data>0.682</data>
            <data>ioclk0</data>
            <data>Low Pulse Width</data>
            <data>DQSL_6_28/CLK_IO</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK</data>
        </row>
        <row>
            <data>0.568</data>
            <data>1.250</data>
            <data>0.682</data>
            <data>ioclk0</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_100/CLK_IO</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK</data>
        </row>
        <row>
            <data>3.635</data>
            <data>5.000</data>
            <data>1.365</data>
            <data>ddrphy_clk_in</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_28/CLK_REGIONAL</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL</data>
        </row>
        <row>
            <data>3.635</data>
            <data>5.000</data>
            <data>1.365</data>
            <data>ddrphy_clk_in</data>
            <data>Low Pulse Width</data>
            <data>DQSL_6_28/CLK_REGIONAL</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL</data>
        </row>
        <row>
            <data>3.635</data>
            <data>5.000</data>
            <data>1.365</data>
            <data>ddrphy_clk_in</data>
            <data>High Pulse Width</data>
            <data>DQSL_6_348/CLK_REGIONAL</data>
            <data file_id="../ipcore/DDR_IPC/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v" line_number="687">axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL</data>
        </row>
    </table>
    <table id="report_timing_runtime" title="Timing Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:3s</data>
            <data>0h:0m:3s</data>
            <data>0h:0m:6s</data>
            <data>696</data>
            <data>WINDOWS 10 x86_64</data>
            <data>12th Gen Intel(R) Core(TM) i5-12600KF</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_messages" title="Timing Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">Flow-4065: The port pixclk_in has a sdc constraint, but it do not connect to any pin.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3004: Clock 'sys_clk' converges at the same node axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL from different propagation path.</data>
        </row>
        <row>
            <data message="6">STA-3009: The clock ioclk1 is not connected to any clock endpoints,it will be treated as a normal port or pin.</data>
        </row>
        <row>
            <data message="6">STA-3009: The clock top|pixclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.</data>
        </row>
        <row>
            <data message="6">STA-3009: The clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK' (gopDQS_DDC.IOCLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'iic_sda' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'iic_sda' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[16]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[16]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[17]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[17]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[18]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[18]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[19]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[19]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[20]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[20]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[21]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[21]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[22]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[22]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[23]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[23]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[24]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[24]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[25]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[25]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[26]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[26]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[27]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[27]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[28]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[28]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[29]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[29]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[30]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[30]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dq[31]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dq[31]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'iic_scl' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'init_done' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dm[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_dm[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'pixclk_out' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[4]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[5]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[6]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'b_in[7]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'de_in' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[4]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[5]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[6]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'g_in[7]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'hs_in' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[0]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[1]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[2]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[3]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[4]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[5]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[6]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'r_in[7]' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'vs_in' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="report_timing_settings">
        <table_container>
            <table id="report_timing_settings" title="Timing Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Timing</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Path Delay Type (-delay_type)</data>
                        <data>min_max</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Show Input Pins (-input_pins)</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &gt;</data>
                        <data>-100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &lt;</data>
                        <data>100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                    <row>
                        <data>Disable Package Delay</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report IO Datasheet</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Max Skew</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Targets</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Specify Timing Path From points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path To points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path through points</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>