TRACE::2020-08-04.11:28:05::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:05::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:05::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:10::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:10::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:10::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-04.11:28:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-08-04.11:28:15::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform"
		}]
}
TRACE::2020-08-04.11:28:15::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-08-04.11:28:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.11:28:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.11:28:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:15::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:15::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:15::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:15::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-08-04.11:28:15::SCWPlatform::Generating the sources  .
TRACE::2020-08-04.11:28:15::SCWBDomain::Generating boot domain sources.
TRACE::2020-08-04.11:28:15::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:15::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:15::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:15::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-04.11:28:15::SCWMssOS::No sw design opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:15::SCWMssOS::mss does not exists at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:15::SCWMssOS::Creating sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:16::SCWMssOS::Adding the swdes entry, created swdb D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:16::SCWMssOS::updating the scw layer changes to swdes at   D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:16::SCWMssOS::Writing mss at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:16::SCWMssOS::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-04.11:28:16::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-08-04.11:28:16::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-08-04.11:28:16::SCWBDomain::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-04.11:28:35::SCWPlatform::Generating sources Done.
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:35::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:35::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-08-04.11:28:35::SCWMssOS::Could not open the swdb for D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-08-04.11:28:35::SCWMssOS::Could not open the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-08-04.11:28:35::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-04.11:28:35::SCWMssOS::No sw design opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::mss exists loading the mss file  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Opened the sw design from mss  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Adding the swdes entry D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-04.11:28:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-04.11:28:35::SCWMssOS::Opened the sw design.  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:35::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:35::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:35::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:35::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:35::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:35::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:35::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:35::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:35::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:35::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-04.11:28:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.11:28:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.11:28:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:35::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:35::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:35::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:35::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:35::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:35::SCWMssOS::No sw design opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::mss does not exists at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Creating sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Adding the swdes entry, created swdb D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::updating the scw layer changes to swdes at   D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Writing mss at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:35::SCWMssOS::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-04.11:28:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-08-04.11:28:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-08-04.11:28:35::SCWMssOS::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-04.11:28:35::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-08-04.11:28:37::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:37::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:37::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:37::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-08-04.11:28:37::SCWMssOS::Could not open the swdb for D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-08-04.11:28:37::SCWMssOS::Could not open the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-08-04.11:28:37::SCWMssOS::Cleared the swdb table entry
TRACE::2020-08-04.11:28:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-04.11:28:37::SCWMssOS::Writing the mss file completed D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-08-04.11:28:37::SCWPlatform::Started generating the artifacts platform vitis_project_platform
TRACE::2020-08-04.11:28:37::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-04.11:28:37::SCWPlatform::Started generating the artifacts for system configuration vitis_project_platform
LOG::2020-08-04.11:28:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-04.11:28:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-04.11:28:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-04.11:28:37::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-08-04.11:28:37::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-04.11:28:37::SCWSystem::Not a boot domain 
LOG::2020-08-04.11:28:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-04.11:28:37::SCWDomain::Generating domain artifcats
TRACE::2020-08-04.11:28:37::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-04.11:28:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/qemu/
TRACE::2020-08-04.11:28:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/standalone_domain/qemu/
TRACE::2020-08-04.11:28:37::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-04.11:28:37::SCWMssOS::Mss edits present, copying mssfile into export location D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-04.11:28:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-04.11:28:37::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-08-04.11:28:37::SCWMssOS::skipping the bsp build ... 
TRACE::2020-08-04.11:28:37::SCWMssOS::Copying to export directory.
TRACE::2020-08-04.11:28:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-04.11:28:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-08-04.11:28:37::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-08-04.11:28:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-04.11:28:37::SCWSystem::Completed Processing the sysconfig vitis_project_platform
LOG::2020-08-04.11:28:37::SCWPlatform::Completed generating the artifacts for system configuration vitis_project_platform
TRACE::2020-08-04.11:28:37::SCWPlatform::Started preparing the platform 
TRACE::2020-08-04.11:28:37::SCWSystem::Writing the bif file for system config vitis_project_platform
TRACE::2020-08-04.11:28:37::SCWSystem::dir created 
TRACE::2020-08-04.11:28:37::SCWSystem::Writing the bif 
TRACE::2020-08-04.11:28:37::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-04.11:28:37::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-04.11:28:37::SCWPlatform::Completed generating the platform
TRACE::2020-08-04.11:28:37::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:37::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:37::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:37::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:37::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:37::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:37::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:37::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:37::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-04.11:28:37::SCWPlatform::updated the xpfm file.
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:38::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:38::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-04.11:28:38::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:38::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:38::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:38::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:38::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.11:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:38::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:38::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:38::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-08-04.11:28:40::SCWPlatform::Clearing the existing platform
TRACE::2020-08-04.11:28:40::SCWSystem::Clearing the existing sysconfig
TRACE::2020-08-04.11:28:40::SCWBDomain::clearing the fsbl build
TRACE::2020-08-04.11:28:40::SCWMssOS::Removing the swdes entry for  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:40::SCWMssOS::Removing the swdes entry for  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:40::SCWSystem::Clearing the domains completed.
TRACE::2020-08-04.11:28:40::SCWPlatform::Clearing the opened hw db.
TRACE::2020-08-04.11:28:40::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform:: Platform location is D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:40::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:40::SCWPlatform::Removing the HwDB with name D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:40::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:40::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWReader::Active system found as  vitis_project_platform
TRACE::2020-08-04.11:28:46::SCWReader::Handling sysconfig vitis_project_platform
TRACE::2020-08-04.11:28:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.11:28:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.11:28:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-04.11:28:46::SCWMssOS::No sw design opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::mss exists loading the mss file  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::Opened the sw design from mss  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::Adding the swdes entry D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-04.11:28:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-04.11:28:46::SCWMssOS::Opened the sw design.  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:46::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:46::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-08-04.11:28:46::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:46::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-04.11:28:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:46::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWReader::No isolation master present  
TRACE::2020-08-04.11:28:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.11:28:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.11:28:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:46::SCWMssOS::No sw design opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::mss exists loading the mss file  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::Opened the sw design from mss  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::Adding the swdes entry D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-04.11:28:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-04.11:28:46::SCWMssOS::Opened the sw design.  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:28:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:28:46::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:28:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-04.11:28:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:28:46::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:28:46::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:28:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:28:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:28:46::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:28:46::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:28:46::SCWReader::No isolation master present  
LOG::2020-08-04.11:29:06::SCWPlatform::Started generating the artifacts platform vitis_project_platform
TRACE::2020-08-04.11:29:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-04.11:29:06::SCWPlatform::Started generating the artifacts for system configuration vitis_project_platform
LOG::2020-08-04.11:29:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-04.11:29:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-04.11:29:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-04.11:29:06::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-08-04.11:29:06::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:06::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:06::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:06::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:29:06::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:06::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:29:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:29:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:29:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:29:06::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:29:06::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:29:06::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:29:06::SCWBDomain::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-04.11:29:06::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-04.11:29:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-04.11:29:06::SCWBDomain::System Command Ran  D:&  cd  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl & make 
TRACE::2020-08-04.11:29:06::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-08-04.11:29:06::SCWBDomain::make[1]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-08-04.11:29:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-08-04.11:29:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-04.11:29:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-04.11:29:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:06::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:06::SCWBDomain::0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-08-04.11:29:06::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:06::SCWBDomain::/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-08-04.11:29:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-08-04.11:29:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-04.11:29:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-04.11:29:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:06::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:06::SCWBDomain::0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-08-04.11:29:06::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:06::SCWBDomain::/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-08-04.11:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:29:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:29:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:07::SCWBDomain::0/libsrc/ddrps_v1_1/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:07::SCWBDomain::/libsrc/ddrps_v1_1/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-08-04.11:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:07::SCWBDomain::0/libsrc/devcfg_v3_6/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:07::SCWBDomain::/libsrc/devcfg_v3_6/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-08-04.11:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:29:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:29:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:07::SCWBDomain::0/libsrc/dmaps_v2_6/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:07::SCWBDomain::/libsrc/dmaps_v2_6/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-08-04.11:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-04.11:29:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-04.11:29:07::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:07::SCWBDomain::0/libsrc/emacps_v3_11/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:07::SCWBDomain::/libsrc/emacps_v3_11/src'

TRACE::2020-08-04.11:29:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-08-04.11:29:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:08::SCWBDomain::0/libsrc/gpiops_v3_7/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:08::SCWBDomain::/libsrc/gpiops_v3_7/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-08-04.11:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.11:29:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.11:29:08::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:08::SCWBDomain::0/libsrc/gpio_v4_6/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:08::SCWBDomain::/libsrc/gpio_v4_6/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-08-04.11:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:08::SCWBDomain::0/libsrc/qspips_v3_7/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:08::SCWBDomain::/libsrc/qspips_v3_7/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-08-04.11:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:08::SCWBDomain::0/libsrc/scugic_v4_2/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:08::SCWBDomain::/libsrc/scugic_v4_2/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-08-04.11:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-04.11:29:08::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-04.11:29:08::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:08::SCWBDomain::0/libsrc/scutimer_v2_2/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:08::SCWBDomain::/libsrc/scutimer_v2_2/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-08-04.11:29:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:08::SCWBDomain::0/libsrc/scuwdt_v2_2/src'

TRACE::2020-08-04.11:29:08::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:08::SCWBDomain::/libsrc/scuwdt_v2_2/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-08-04.11:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.11:29:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.11:29:09::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:09::SCWBDomain::0/libsrc/sdps_v3_9/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:09::SCWBDomain::/libsrc/sdps_v3_9/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-08-04.11:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-04.11:29:09::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-04.11:29:09::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:09::SCWBDomain::0/libsrc/standalone_v7_2/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::make[3]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:09::SCWBDomain::0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-08-04.11:29:09::SCWBDomain::make[3]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:09::SCWBDomain::/libsrc/standalone_v7_2/src/profile'

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:09::SCWBDomain::/libsrc/standalone_v7_2/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-08-04.11:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:09::SCWBDomain::0/libsrc/uartps_v3_9/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:09::SCWBDomain::/libsrc/uartps_v3_9/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-08-04.11:29:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:29:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:29:09::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:09::SCWBDomain::0/libsrc/usbps_v2_5/src'

TRACE::2020-08-04.11:29:09::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:09::SCWBDomain::/libsrc/usbps_v2_5/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-08-04.11:29:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:10::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:10::SCWBDomain::0/libsrc/xadcps_v2_4/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:10::SCWBDomain::/libsrc/xadcps_v2_4/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-08-04.11:29:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:10::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:10::SCWBDomain::0/libsrc/xilffs_v4_3/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:10::SCWBDomain::/libsrc/xilffs_v4_3/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-08-04.11:29:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:10::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:10::SCWBDomain::0/libsrc/xilrsa_v1_6/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:10::SCWBDomain::/libsrc/xilrsa_v1_6/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-08-04.11:29:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-04.11:29:10::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-04.11:29:10::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:10::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:10::SCWBDomain::0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-08-04.11:29:10::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-08-04.11:29:11::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:11::SCWBDomain::/libsrc/coresightps_dcc_v1_7/src'

TRACE::2020-08-04.11:29:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-08-04.11:29:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-04.11:29:11::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-04.11:29:11::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:11::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:11::SCWBDomain::0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-08-04.11:29:11::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-08-04.11:29:11::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:11::SCWBDomain::/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2020-08-04.11:29:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-08-04.11:29:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.11:29:11::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.11:29:11::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:11::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:11::SCWBDomain::0/libsrc/ddrps_v1_1/src'

TRACE::2020-08-04.11:29:11::SCWBDomain::"Compiling ddrps"

TRACE::2020-08-04.11:29:11::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:11::SCWBDomain::/libsrc/ddrps_v1_1/src'

TRACE::2020-08-04.11:29:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-08-04.11:29:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:11::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:11::SCWBDomain::0/libsrc/devcfg_v3_6/src'

TRACE::2020-08-04.11:29:11::SCWBDomain::"Compiling devcfg"

TRACE::2020-08-04.11:29:13::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:13::SCWBDomain::/libsrc/devcfg_v3_6/src'

TRACE::2020-08-04.11:29:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-08-04.11:29:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.11:29:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.11:29:13::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:13::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:13::SCWBDomain::0/libsrc/dmaps_v2_6/src'

TRACE::2020-08-04.11:29:13::SCWBDomain::"Compiling dmaps"

TRACE::2020-08-04.11:29:15::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:15::SCWBDomain::/libsrc/dmaps_v2_6/src'

TRACE::2020-08-04.11:29:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-08-04.11:29:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.11:29:15::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.11:29:15::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:15::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:15::SCWBDomain::0/libsrc/emacps_v3_11/src'

TRACE::2020-08-04.11:29:15::SCWBDomain::"Compiling emacps"

TRACE::2020-08-04.11:29:18::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:18::SCWBDomain::/libsrc/emacps_v3_11/src'

TRACE::2020-08-04.11:29:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-08-04.11:29:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:18::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:18::SCWBDomain::0/libsrc/gpiops_v3_7/src'

TRACE::2020-08-04.11:29:18::SCWBDomain::"Compiling gpiops"

TRACE::2020-08-04.11:29:20::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:20::SCWBDomain::/libsrc/gpiops_v3_7/src'

TRACE::2020-08-04.11:29:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-08-04.11:29:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-04.11:29:20::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-04.11:29:20::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-08-04.11:29:20::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:20::SCWBDomain::0/libsrc/gpio_v4_6/src'

TRACE::2020-08-04.11:29:20::SCWBDomain::"Compiling gpio"

TRACE::2020-08-04.11:29:22::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:22::SCWBDomain::/libsrc/gpio_v4_6/src'

TRACE::2020-08-04.11:29:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-08-04.11:29:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:22::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:22::SCWBDomain::0/libsrc/qspips_v3_7/src'

TRACE::2020-08-04.11:29:22::SCWBDomain::"Compiling qspips"

TRACE::2020-08-04.11:29:24::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:24::SCWBDomain::/libsrc/qspips_v3_7/src'

TRACE::2020-08-04.11:29:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-08-04.11:29:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:24::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:24::SCWBDomain::0/libsrc/scugic_v4_2/src'

TRACE::2020-08-04.11:29:24::SCWBDomain::"Compiling scugic"

TRACE::2020-08-04.11:29:26::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:26::SCWBDomain::/libsrc/scugic_v4_2/src'

TRACE::2020-08-04.11:29:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-08-04.11:29:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:29:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:29:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:26::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:26::SCWBDomain::0/libsrc/scutimer_v2_2/src'

TRACE::2020-08-04.11:29:26::SCWBDomain::"Compiling scutimer"

TRACE::2020-08-04.11:29:27::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:27::SCWBDomain::/libsrc/scutimer_v2_2/src'

TRACE::2020-08-04.11:29:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-08-04.11:29:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:27::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:27::SCWBDomain::0/libsrc/scuwdt_v2_2/src'

TRACE::2020-08-04.11:29:27::SCWBDomain::"Compiling scuwdt"

TRACE::2020-08-04.11:29:28::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:28::SCWBDomain::/libsrc/scuwdt_v2_2/src'

TRACE::2020-08-04.11:29:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-08-04.11:29:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-04.11:29:28::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-04.11:29:28::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-08-04.11:29:28::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:28::SCWBDomain::0/libsrc/sdps_v3_9/src'

TRACE::2020-08-04.11:29:29::SCWBDomain::"Compiling sdps"

TRACE::2020-08-04.11:29:31::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:31::SCWBDomain::/libsrc/sdps_v3_9/src'

TRACE::2020-08-04.11:29:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-08-04.11:29:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-04.11:29:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-04.11:29:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:31::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:31::SCWBDomain::0/libsrc/standalone_v7_2/src'

TRACE::2020-08-04.11:29:31::SCWBDomain::"Compiling standalone"

TRACE::2020-08-04.11:29:38::SCWBDomain::make[3]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:38::SCWBDomain::0/libsrc/standalone_v7_2/src/profile'

TRACE::2020-08-04.11:29:38::SCWBDomain::make[3]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:38::SCWBDomain::/libsrc/standalone_v7_2/src/profile'

TRACE::2020-08-04.11:29:38::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:38::SCWBDomain::/libsrc/standalone_v7_2/src'

TRACE::2020-08-04.11:29:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-08-04.11:29:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:38::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:38::SCWBDomain::0/libsrc/uartps_v3_9/src'

TRACE::2020-08-04.11:29:38::SCWBDomain::"Compiling uartps"

TRACE::2020-08-04.11:29:41::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:41::SCWBDomain::/libsrc/uartps_v3_9/src'

TRACE::2020-08-04.11:29:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-08-04.11:29:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.11:29:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.11:29:41::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:41::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:41::SCWBDomain::0/libsrc/usbps_v2_5/src'

TRACE::2020-08-04.11:29:41::SCWBDomain::"Compiling usbps"

TRACE::2020-08-04.11:29:43::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:43::SCWBDomain::/libsrc/usbps_v2_5/src'

TRACE::2020-08-04.11:29:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-08-04.11:29:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:43::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:43::SCWBDomain::0/libsrc/xadcps_v2_4/src'

TRACE::2020-08-04.11:29:43::SCWBDomain::"Compiling xadcps"

TRACE::2020-08-04.11:29:45::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:45::SCWBDomain::/libsrc/xadcps_v2_4/src'

TRACE::2020-08-04.11:29:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-08-04.11:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:45::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:45::SCWBDomain::0/libsrc/xilffs_v4_3/src'

TRACE::2020-08-04.11:29:45::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-08-04.11:29:48::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:48::SCWBDomain::/libsrc/xilffs_v4_3/src'

TRACE::2020-08-04.11:29:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-08-04.11:29:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:48::SCWBDomain::make[2]: Entering directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-08-04.11:29:48::SCWBDomain::0/libsrc/xilrsa_v1_6/src'

TRACE::2020-08-04.11:29:48::SCWBDomain::make[2]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2020-08-04.11:29:48::SCWBDomain::/libsrc/xilrsa_v1_6/src'

TRACE::2020-08-04.11:29:48::SCWBDomain::'Finished building libraries'

TRACE::2020-08-04.11:29:48::SCWBDomain::make[1]: Leaving directory 'D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-08-04.11:29:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-08-04.11:29:48::SCWBDomain::exa9_0/include -I.

TRACE::2020-08-04.11:29:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-08-04.11:29:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-08-04.11:29:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-08-04.11:29:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-08-04.11:29:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-08-04.11:29:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-08-04.11:29:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-08-04.11:29:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-08-04.11:29:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-08-04.11:29:49::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-08-04.11:29:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-08-04.11:29:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-08-04.11:29:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-08-04.11:29:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-08-04.11:29:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-08-04.11:29:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-08-04.11:29:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-08-04.11:29:50::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-08-04.11:29:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-08-04.11:29:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-08-04.11:29:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-08-04.11:29:51::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-08-04.11:29:51::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-08-04.11:29:51::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-08-04.11:29:51::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-08-04.11:29:51::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-08-04.11:29:51::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-08-04.11:29:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-04.11:29:52::SCWSystem::Not a boot domain 
LOG::2020-08-04.11:29:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-04.11:29:52::SCWDomain::Generating domain artifcats
TRACE::2020-08-04.11:29:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-04.11:29:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/qemu/
TRACE::2020-08-04.11:29:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/standalone_domain/qemu/
TRACE::2020-08-04.11:29:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-04.11:29:52::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:52::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:52::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:52::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:29:52::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:29:52::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:29:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:29:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:29:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:29:52::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:29:52::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:29:52::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:29:52::SCWMssOS::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-04.11:29:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:29:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-04.11:29:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-04.11:29:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-08-04.11:29:52::SCWMssOS::doing bsp build ... 
TRACE::2020-08-04.11:29:52::SCWMssOS::System Command Ran  D: & cd  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-08-04.11:29:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-08-04.11:29:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-04.11:29:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-04.11:29:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-08-04.11:29:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-04.11:29:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-04.11:29:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-08-04.11:29:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:29:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:29:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-08-04.11:29:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-08-04.11:29:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:29:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:29:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-08-04.11:29:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-04.11:29:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-04.11:29:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-08-04.11:29:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-08-04.11:29:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.11:29:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.11:29:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-08-04.11:29:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-08-04.11:29:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-08-04.11:29:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-04.11:29:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-04.11:29:53::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-08-04.11:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-08-04.11:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.11:29:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.11:29:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-08-04.11:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-04.11:29:54::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-04.11:29:54::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-08-04.11:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-08-04.11:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:29:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:29:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-08-04.11:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.11:29:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.11:29:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-08-04.11:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-04.11:29:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-04.11:29:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:55::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-08-04.11:29:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-08-04.11:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-04.11:29:55::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-04.11:29:55::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:55::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-08-04.11:29:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-08-04.11:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.11:29:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.11:29:55::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:56::SCWMssOS::"Compiling ddrps"

TRACE::2020-08-04.11:29:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-08-04.11:29:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:29:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:29:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.11:29:56::SCWMssOS::"Compiling devcfg"

TRACE::2020-08-04.11:29:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-08-04.11:29:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.11:29:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.11:29:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:58::SCWMssOS::"Compiling dmaps"

TRACE::2020-08-04.11:29:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-08-04.11:29:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.11:29:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.11:29:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:29:59::SCWMssOS::"Compiling emacps"

TRACE::2020-08-04.11:30:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-08-04.11:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:30:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:30:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.11:30:02::SCWMssOS::"Compiling gpiops"

TRACE::2020-08-04.11:30:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-08-04.11:30:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-04.11:30:04::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-04.11:30:04::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-04.11:30:04::SCWMssOS::"Compiling gpio"

TRACE::2020-08-04.11:30:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-08-04.11:30:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:30:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:30:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.11:30:06::SCWMssOS::"Compiling qspips"

TRACE::2020-08-04.11:30:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-08-04.11:30:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:30:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:30:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.11:30:08::SCWMssOS::"Compiling scugic"

TRACE::2020-08-04.11:30:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-08-04.11:30:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.11:30:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.11:30:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:30:10::SCWMssOS::"Compiling scutimer"

TRACE::2020-08-04.11:30:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-08-04.11:30:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:30:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:30:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.11:30:12::SCWMssOS::"Compiling scuwdt"

TRACE::2020-08-04.11:30:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-08-04.11:30:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-04.11:30:13::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-04.11:30:13::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-04.11:30:13::SCWMssOS::"Compiling sdps"

TRACE::2020-08-04.11:30:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-08-04.11:30:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-04.11:30:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-04.11:30:16::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-04.11:30:16::SCWMssOS::"Compiling standalone"

TRACE::2020-08-04.11:30:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-08-04.11:30:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:30:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:30:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.11:30:23::SCWMssOS::"Compiling uartps"

TRACE::2020-08-04.11:30:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-08-04.11:30:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.11:30:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.11:30:26::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-04.11:30:26::SCWMssOS::"Compiling usbps"

TRACE::2020-08-04.11:30:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-08-04.11:30:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.11:30:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.11:30:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.11:30:28::SCWMssOS::"Compiling xadcps"

TRACE::2020-08-04.11:30:30::SCWMssOS::'Finished building libraries'

TRACE::2020-08-04.11:30:30::SCWMssOS::Copying to export directory.
TRACE::2020-08-04.11:30:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-04.11:30:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-04.11:30:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-04.11:30:30::SCWSystem::Completed Processing the sysconfig vitis_project_platform
LOG::2020-08-04.11:30:30::SCWPlatform::Completed generating the artifacts for system configuration vitis_project_platform
TRACE::2020-08-04.11:30:30::SCWPlatform::Started preparing the platform 
TRACE::2020-08-04.11:30:30::SCWSystem::Writing the bif file for system config vitis_project_platform
TRACE::2020-08-04.11:30:30::SCWSystem::dir created 
TRACE::2020-08-04.11:30:30::SCWSystem::Writing the bif 
TRACE::2020-08-04.11:30:30::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-04.11:30:30::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-04.11:30:30::SCWPlatform::Completed generating the platform
TRACE::2020-08-04.11:30:30::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:30:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:30:30::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:30:30::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:30:30::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:30:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.11:30:30::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.11:30:30::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.11:30:30::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:30:30::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:30:30::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:30:30::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:30:30::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.11:30:30::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:30:30::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:30:30::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:30:30::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:30:30::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:30:30::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-04.11:30:30::SCWPlatform::updated the xpfm file.
TRACE::2020-08-04.11:30:30::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.11:30:30::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.11:30:30::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.11:30:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-08-04.11:30:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-08-04.11:30:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.11:30:30::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.11:30:30::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.11:30:30::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:14::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:14::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:14::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:19::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:19::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:19::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWReader::Active system found as  vitis_project_platform
TRACE::2020-08-04.22:38:22::SCWReader::Handling sysconfig vitis_project_platform
TRACE::2020-08-04.22:38:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.22:38:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.22:38:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-08-04.22:38:22::SCWMssOS::No sw design opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::mss exists loading the mss file  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::Opened the sw design from mss  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::Adding the swdes entry D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-08-04.22:38:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-04.22:38:22::SCWMssOS::Opened the sw design.  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:38:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:38:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-08-04.22:38:22::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.22:38:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.22:38:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.22:38:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-04.22:38:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:38:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWReader::No isolation master present  
TRACE::2020-08-04.22:38:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-08-04.22:38:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-08-04.22:38:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:38:22::SCWMssOS::No sw design opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::mss exists loading the mss file  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::Opened the sw design from mss  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::Adding the swdes entry D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-08-04.22:38:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-08-04.22:38:22::SCWMssOS::Opened the sw design.  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.22:38:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.22:38:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.22:38:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-08-04.22:38:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:38:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWReader::No isolation master present  
LOG::2020-08-04.22:38:22::SCWPlatform::Started generating the artifacts platform vitis_project_platform
TRACE::2020-08-04.22:38:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-08-04.22:38:22::SCWPlatform::Started generating the artifacts for system configuration vitis_project_platform
LOG::2020-08-04.22:38:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-08-04.22:38:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-08-04.22:38:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-04.22:38:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:38:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:38:22::SCWBDomain::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-08-04.22:38:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-04.22:38:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-08-04.22:38:22::SCWBDomain::System Command Ran  D:&  cd  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl & make 
TRACE::2020-08-04.22:38:24::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-08-04.22:38:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-08-04.22:38:24::SCWSystem::Not a boot domain 
LOG::2020-08-04.22:38:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-08-04.22:38:24::SCWDomain::Generating domain artifcats
TRACE::2020-08-04.22:38:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-08-04.22:38:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/qemu/
TRACE::2020-08-04.22:38:24::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/standalone_domain/qemu/
TRACE::2020-08-04.22:38:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-08-04.22:38:24::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:24::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:24::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:24::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:38:24::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:38:24::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:38:24::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:24::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:38:24::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:24::SCWMssOS::Completed writing the mss file at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-08-04.22:38:24::SCWMssOS::Mss edits present, copying mssfile into export location D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:38:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-08-04.22:38:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-08-04.22:38:24::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-08-04.22:38:24::SCWMssOS::doing bsp build ... 
TRACE::2020-08-04.22:38:24::SCWMssOS::System Command Ran  D: & cd  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-08-04.22:38:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-08-04.22:38:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-08-04.22:38:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-08-04.22:38:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-08-04.22:38:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-04.22:38:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-04.22:38:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-08-04.22:38:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.22:38:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.22:38:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-08-04.22:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.22:38:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.22:38:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-08-04.22:38:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.22:38:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.22:38:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-08-04.22:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-04.22:38:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-04.22:38:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-08-04.22:38:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.22:38:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.22:38:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-08-04.22:38:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.22:38:28::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.22:38:28::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-08-04.22:38:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.22:38:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.22:38:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-08-04.22:38:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.22:38:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.22:38:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-08-04.22:38:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-08-04.22:38:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-08-04.22:38:29::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-08-04.22:38:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.22:38:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.22:38:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-08-04.22:38:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.22:38:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.22:38:30::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-08-04.22:38:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-08-04.22:38:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-08-04.22:38:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-08-04.22:38:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.22:38:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.22:38:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-08-04.22:38:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.22:38:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.22:38:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-08-04.22:38:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-08-04.22:38:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-08-04.22:38:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-08-04.22:38:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-08-04.22:38:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-08-04.22:38:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:34::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-08-04.22:38:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-08-04.22:38:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-08-04.22:38:35::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-08-04.22:38:35::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:36::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-08-04.22:38:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-08-04.22:38:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.22:38:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.22:38:36::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:37::SCWMssOS::"Compiling ddrps"

TRACE::2020-08-04.22:38:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-08-04.22:38:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.22:38:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.22:38:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.22:38:38::SCWMssOS::"Compiling devcfg"

TRACE::2020-08-04.22:38:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-08-04.22:38:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.22:38:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.22:38:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:40::SCWMssOS::"Compiling dmaps"

TRACE::2020-08-04.22:38:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-08-04.22:38:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-08-04.22:38:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-08-04.22:38:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:43::SCWMssOS::"Compiling emacps"

TRACE::2020-08-04.22:38:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-08-04.22:38:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.22:38:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.22:38:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.22:38:46::SCWMssOS::"Compiling gpiops"

TRACE::2020-08-04.22:38:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2020-08-04.22:38:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-04.22:38:49::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-04.22:38:49::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-04.22:38:49::SCWMssOS::"Compiling gpio"

TRACE::2020-08-04.22:38:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-08-04.22:38:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.22:38:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.22:38:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.22:38:52::SCWMssOS::"Compiling qspips"

TRACE::2020-08-04.22:38:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-08-04.22:38:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.22:38:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.22:38:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.22:38:55::SCWMssOS::"Compiling scugic"

TRACE::2020-08-04.22:38:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-08-04.22:38:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-08-04.22:38:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-08-04.22:38:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:38:58::SCWMssOS::"Compiling scutimer"

TRACE::2020-08-04.22:39:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-08-04.22:39:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.22:39:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.22:39:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.22:39:01::SCWMssOS::"Compiling scuwdt"

TRACE::2020-08-04.22:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-08-04.22:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-08-04.22:39:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-08-04.22:39:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-08-04.22:39:03::SCWMssOS::"Compiling sdps"

TRACE::2020-08-04.22:39:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-08-04.22:39:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-08-04.22:39:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-08-04.22:39:05::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-08-04.22:39:06::SCWMssOS::"Compiling standalone"

TRACE::2020-08-04.22:39:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-08-04.22:39:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.22:39:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.22:39:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.22:39:13::SCWMssOS::"Compiling uartps"

TRACE::2020-08-04.22:39:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-08-04.22:39:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-08-04.22:39:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-08-04.22:39:16::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-08-04.22:39:16::SCWMssOS::"Compiling usbps"

TRACE::2020-08-04.22:39:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-08-04.22:39:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-08-04.22:39:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-08-04.22:39:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-08-04.22:39:19::SCWMssOS::"Compiling xadcps"

TRACE::2020-08-04.22:39:21::SCWMssOS::'Finished building libraries'

TRACE::2020-08-04.22:39:22::SCWMssOS::Copying to export directory.
TRACE::2020-08-04.22:39:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-08-04.22:39:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-08-04.22:39:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-08-04.22:39:22::SCWSystem::Completed Processing the sysconfig vitis_project_platform
LOG::2020-08-04.22:39:22::SCWPlatform::Completed generating the artifacts for system configuration vitis_project_platform
TRACE::2020-08-04.22:39:22::SCWPlatform::Started preparing the platform 
TRACE::2020-08-04.22:39:22::SCWSystem::Writing the bif file for system config vitis_project_platform
TRACE::2020-08-04.22:39:22::SCWSystem::dir created 
TRACE::2020-08-04.22:39:22::SCWSystem::Writing the bif 
TRACE::2020-08-04.22:39:22::SCWPlatform::Started writing the spfm file 
TRACE::2020-08-04.22:39:22::SCWPlatform::Started writing the xpfm file 
TRACE::2020-08-04.22:39:22::SCWPlatform::Completed generating the platform
TRACE::2020-08-04.22:39:22::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:39:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.22:39:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.22:39:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.22:39:22::SCWMssOS::Saving the mss changes D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:39:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-08-04.22:39:22::SCWMssOS::Completed writemss as part of save.
TRACE::2020-08-04.22:39:22::SCWMssOS::Commit changes completed.
TRACE::2020-08-04.22:39:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:39:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:39:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:39:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:39:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:39:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:39:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:39:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-08-04.22:39:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:39:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:39:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:39:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:39:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:39:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:39:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:39:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:39:22::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"D:/Digitronix/Vitis_Beginner_Tutorial/vitis_beginner/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-08-04.22:39:22::SCWPlatform::updated the xpfm file.
TRACE::2020-08-04.22:39:22::SCWPlatform::Trying to open the hw design at D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA given D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA absoulate path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform::DSA directory D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw
TRACE::2020-08-04.22:39:22::SCWPlatform:: Platform Path D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/hw/design_1_wrapper.xsa
TRACE::2020-08-04.22:39:22::SCWPlatform:: Unique name xilinx:pynq-z1::0.0
TRACE::2020-08-04.22:39:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-08-04.22:39:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-08-04.22:39:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-08-04.22:39:22::SCWMssOS::Checking the sw design at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-08-04.22:39:22::SCWMssOS::DEBUG:  swdes dump  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-08-04.22:39:22::SCWMssOS::Sw design exists and opened at  D:/Digitronix/Vitis_Beginner_Tutorial/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
