{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762301702499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762301702500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  4 19:15:02 2025 " "Processing started: Tue Nov  4 19:15:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762301702500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301702500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301702500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762301705712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762301705713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/register_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732493 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(10) " "Verilog HDL information at alu.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/alu.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762301732497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_memo.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_memo.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_memo.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/inst_memo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/imm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762301732510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762301732584 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc top_level.sv(27) " "Verilog HDL Always Construct warning at top_level.sv(27): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762301732614 "|top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] top_level.sv(27) " "Inferred latch for \"pc\[0\]\" at top_level.sv(27)" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732614 "|top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] top_level.sv(27) " "Inferred latch for \"pc\[1\]\" at top_level.sv(27)" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301732614 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:IM " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:IM\"" {  } { { "top_level.sv" "IM" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301732619 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 63 inst_memo.v(11) " "Verilog HDL warning at inst_memo.v(11): number of words (6) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "inst_memo.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/inst_memo.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762301732626 "|top_level|inst_mem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.data_a 0 inst_memo.v(8) " "Net \"Memory.data_a\" at inst_memo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_memo.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/inst_memo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762301732644 "|top_level|inst_mem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.waddr_a 0 inst_memo.v(8) " "Net \"Memory.waddr_a\" at inst_memo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_memo.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/inst_memo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762301732644 "|top_level|inst_mem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Memory.we_a 0 inst_memo.v(8) " "Net \"Memory.we_a\" at inst_memo.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_memo.v" "" { Text "C:/Users/nia_0/Desktop/single-cycle/inst_memo.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762301732644 "|top_level|inst_mem:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU\"" {  } { { "top_level.sv" "CU" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301732673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DM " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DM\"" {  } { { "top_level.sv" "DM" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301732700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:UR " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:UR\"" {  } { { "top_level.sv" "UR" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301732743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "top_level.sv" "ALU" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301732782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:GI " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:GI\"" {  } { { "top_level.sv" "GI" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301732824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:display0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:display0\"" {  } { { "top_level.sv" "display0" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301732858 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:DM\|mem " "RAM logic \"data_memory:DM\|mem\" is uninferred due to asynchronous read logic" {  } { { "data_memory.v" "mem" { Text "C:/Users/nia_0/Desktop/single-cycle/data_memory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1762301733673 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "inst_mem:IM\|Memory " "RAM logic \"inst_mem:IM\|Memory\" is uninferred due to inappropriate RAM size" {  } { { "inst_memo.v" "Memory" { Text "C:/Users/nia_0/Desktop/single-cycle/inst_memo.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1762301733673 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762301733673 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/nia_0/Desktop/single-cycle/db/riscvpc.ram0_inst_mem_ca4b5cb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/nia_0/Desktop/single-cycle/db/riscvpc.ram0_inst_mem_ca4b5cb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1762301733676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] VCC " "Pin \"leds\[7\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] VCC " "Pin \"leds\[9\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762301741976 "|top_level|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762301741976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762301742353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2112 " "2112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762301744660 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "alu:ALU\|Mux9~0 " "Logic cell \"alu:ALU\|Mux9~0\"" {  } { { "alu.v" "Mux9~0" { Text "C:/Users/nia_0/Desktop/single-cycle/alu.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301744713 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:ALU\|Mux10~0 " "Logic cell \"alu:ALU\|Mux10~0\"" {  } { { "alu.v" "Mux10~0" { Text "C:/Users/nia_0/Desktop/single-cycle/alu.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301744713 ""} { "Info" "ISCL_SCL_CELL_NAME" "alu:ALU\|Mux11~0 " "Logic cell \"alu:ALU\|Mux11~0\"" {  } { { "alu.v" "Mux11~0" { Text "C:/Users/nia_0/Desktop/single-cycle/alu.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301744713 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1762301744713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nia_0/Desktop/single-cycle/output_files/riscvpc.map.smsg " "Generated suppressed messages file C:/Users/nia_0/Desktop/single-cycle/output_files/riscvpc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301744986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762301745358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762301745358 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301745998 "|top_level|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301745998 "|top_level|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301745998 "|top_level|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301745998 "|top_level|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301745998 "|top_level|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301745998 "|top_level|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "top_level.sv" "" { Text "C:/Users/nia_0/Desktop/single-cycle/top_level.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762301745998 "|top_level|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762301745998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9056 " "Implemented 9056 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762301746033 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762301746033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8992 " "Implemented 8992 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762301746033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762301746033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762301746107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  4 19:15:46 2025 " "Processing ended: Tue Nov  4 19:15:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762301746107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762301746107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762301746107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762301746107 ""}
