$date
	Mon Sep 28 20:12:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_fnd $end
$scope module tb $end
$var wire 4 ! bcd [3:0] $end
$var wire 1 " clk $end
$var wire 1 # ledg $end
$var wire 1 $ ledf $end
$var wire 1 % lede $end
$var wire 1 & ledd $end
$var wire 1 ' ledc $end
$var wire 1 ( ledb $end
$var wire 1 ) leda $end
$var reg 7 * fnd_data [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111110 *
1)
1(
1'
1&
1%
1$
0#
0"
b0 !
$end
#1000
1"
#2000
b1 !
0"
#3000
0)
0&
0%
0$
b110000 *
1"
#4000
b10 !
0"
#5000
1)
0'
1&
1%
1#
b1101101 *
1"
#6000
b11 !
0"
#7000
1'
0%
b1111001 *
1"
#8000
b100 !
0"
#9000
0)
0&
1$
b110011 *
1"
#10000
b101 !
0"
#11000
1)
0(
1&
b1011011 *
1"
#12000
b110 !
0"
#13000
1%
b1011111 *
1"
#14000
b111 !
0"
#15000
1(
0&
0%
0#
b1110010 *
1"
#16000
b1000 !
0"
#17000
1&
1%
1#
b1111111 *
1"
#18000
b1001 !
0"
#19000
0%
b1111011 *
1"
#20000
b1010 !
0"
#21000
0&
1%
b1110111 *
1"
#22000
b1011 !
0"
#23000
0)
0(
1&
b11111 *
1"
#24000
b1100 !
0"
#25000
1)
0'
0#
b1001110 *
1"
#26000
b1101 !
0"
#27000
0)
1(
1'
0$
1#
b111101 *
1"
#28000
b1110 !
0"
#29000
1)
0(
1$
b1011111 *
1"
#30000
b1111 !
0"
#31000
0'
0&
b1000111 *
1"
#32000
b0 !
0"
