Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   625.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    1250
CLKOUT2_PERIOD   =   20000
CLKOUT3_PERIOD   =    5000
CLKOUT4_PERIOD   =    2500
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = 7 BYTE_LANES_B1 = f DATA_CTL_B0 = 0 DATA_CTL_B1 = f
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
sim_tb_top.u_ip_top.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .reset at time 847600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .reset at time 847600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task at time 880189.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task at time 880189.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1220189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1870189.0 ps INFO: Load Mode 3
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1870189.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 1870189.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1870189.0 ps INFO: Load Mode 3
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1870189.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 1870189.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 2520189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 CAS Latency =          11
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Write Recovery =          12
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 CAS Latency =          11
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Write Recovery =          12
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3170189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3820189.0 ps INFO: ZQ        long = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 3820189.0 ps INFO: Initialization Sequence is complete
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3820189.0 ps INFO: ZQ        long = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 3820189.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 5057600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5110189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5110189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5760189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5760189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5765189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5765189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5770189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5770189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5773939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5773939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5775189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5775189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5775189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5775189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5776439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5776439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5777689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5777689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5778939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5778939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5780189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5780189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5780189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5780189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5781439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5781439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5782689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5782689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5783939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5783939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5785189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5785189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5785189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5785189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5786439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5786439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5787689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5787689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5788939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5788939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5790189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5790189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5790189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5790189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5791439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5791439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5792689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5792689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5793939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5793939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5795189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5795189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5795189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5795189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5796439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5796439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5797689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5797689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5798939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5798939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5800189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5800189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5800189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5800189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5801439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5801439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5802689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5802689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5803939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5803939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5805189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5805189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5805189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5805189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5806439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5806439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5807689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5807689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5808939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5808939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5810189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5810189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5810189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5810189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5811439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5811439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5812689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5812689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5813939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5813939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5815189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5815189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5815189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5815189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5816439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5816439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5817689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5817689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5818939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5818939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5820189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5820189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5820189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5820189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5821439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5821439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5822689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5822689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5823939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5823939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5825189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5825189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5825189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5825189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5826439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5826439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5827689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5827689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5828939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5828939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5830189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5830189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5830189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5830189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5831439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5831439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5832689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5832689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5833939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5833939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5835189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5835189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5835189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5835189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5836439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5836439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 5837600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5837689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5837689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5838939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5838939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5840189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5840189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5840189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5840189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5841439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5841439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5842689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5842689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5843939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5843939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5845189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5845189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5845189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5845189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5846439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5846439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5847689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5847689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5848939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5848939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5850189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5850189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5850189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5850189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5851439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5851439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5852689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5852689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5853939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5853939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5855189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5855189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5855189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5855189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5856439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5856439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5857689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5857689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5858939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5858939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5860189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5860189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5860189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5861439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5861439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5862689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5862689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5863939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5863939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5865189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5865189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5865189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5865189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5866439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5866439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5867689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5867689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5868939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5868939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5870189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 5870189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5870189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 5870189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5871439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5871439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5872689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5872689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5873939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5875189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5876439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5877689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5878939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5880189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5881439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5882689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5883939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5883939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5885189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5885189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5886439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5886439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 5887689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 5887689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 6520189.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 6520189.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 6520189.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 6520189.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 7170189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 7170189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 7820189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 7820189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 8470189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 8470189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 9120189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 9120189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 9770189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 9770189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 10420189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 10420189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 11070189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 11070189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 11720189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 11720189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 12370189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 12370189.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13020189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13020189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13025189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13025189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13030189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13030189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13035189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13035189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13043939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13043939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13045189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13045189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13046439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13046439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13047689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13047689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13048939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13048939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13050189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13050189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13051439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13051439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13052689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13052689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13690189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13690189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13695189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13695189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 13700189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 13700189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13713939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13713939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13715189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13715189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13716439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13716439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 13717689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 13717689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14350189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 14350189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14355189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 14355189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14360189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 14360189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 14365189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 14365189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14373939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14373939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14375189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14375189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14376439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14376439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14377689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14377689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14378939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14378939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14380189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14380189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14381439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14381439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 14382689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 14382689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15015189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15015189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15020189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15020189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15025189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15025189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15028939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15028939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15030189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15030189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15030189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15030189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15031439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15031439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15032689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15032689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15043939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15043939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15045189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15045189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15046439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15046439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15047689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15047689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15680189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15680189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15685189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15685189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15690189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15690189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 15695189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 15695189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 15712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 15712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16345189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 16345189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16350189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 16350189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16355189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 16355189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16358939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16358939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16360189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 16360189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16360189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 16360189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16361439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16361439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16362689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16362689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16373939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16373939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16375189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16375189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16376439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16376439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 16377689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 16377689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17010189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17010189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17015189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17015189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17020189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17020189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17023939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17023939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17025189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17025189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17025189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17025189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17026439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17026439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17027689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17027689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17028939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17028939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17030189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17030189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17031439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17031439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17032689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17032689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17033939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17035189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17036439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17037689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17038939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17040189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17041439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17042689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17675189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17675189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17680189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17680189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17688939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17688939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17690189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 17690189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17690189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 17690189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17691439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17691439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17692689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17692689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 17707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 17707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18340189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 18340189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18345189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 18345189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18350189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 18350189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18353939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18353939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18355189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 18355189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18355189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 18355189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18356439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18356439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18357689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18357689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18358939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18358939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18360189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18360189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18361439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18361439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18362689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18362689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .data_task: at time 18372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .data_task: at time 18372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 18417600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 19005189.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 19005189.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 19005189.0 ps INFO: Precharge All
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 19005189.0 ps INFO: Precharge bank   0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 19655189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 19655189.0 ps INFO: Refresh  
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 20305189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20377689.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20377689.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20508154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20508154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20508154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20508154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20508314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20508314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20508314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20508314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20509404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20509404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20509404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20509404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20509564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20509564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20509564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20509564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20510654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20510654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20510654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20510654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20510814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20510814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20510814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20510814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20511904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20511904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20511904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20511904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20512064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20512064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20512064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20512064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20513154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20513154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20513154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20513154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20513314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20513314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20513314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20513314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20573154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20573154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20573154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20573154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20573314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20573314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20573314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20573314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20574404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20574404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20574404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20574404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20574564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20574564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20574564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20574564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20575654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20575654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20575654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20575654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20575814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20575814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20575814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20575814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20576904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20576904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20576904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20576904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20577064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20577064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20577064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20577064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20578154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20578154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20578154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20578154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20578314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20578314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20578314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20578314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20638154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20638154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20638154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20638154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20638314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20638314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20638314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20638314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20639404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20639404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20639404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20639404.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20639564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20639564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20639564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20639564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20640654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20640654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20640654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20640654.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20640814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20640814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20640814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20640814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20641904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20641904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20641904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20641904.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20642064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20642064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20642064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20642064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20643154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20643154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20643154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20643154.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20643314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20643314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20643314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20643314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20703173.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20703173.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20703173.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20703173.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20703314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20703314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20703314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20703314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20704423.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20704423.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20704423.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20704423.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20704564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20704564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20704564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20704564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20705683.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20705683.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20705683.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20705683.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20705814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20705814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20705814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20705814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20706933.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20706933.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20706933.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20706933.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20707064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20707064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20707064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20707064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20708183.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20708183.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20708183.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20708183.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20708314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20708314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20708314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20708314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20768241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20768241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20768241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20768241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20768314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20768314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20768314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20768314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20769491.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20769491.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20769491.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20769491.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20769564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20769564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20769564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20769564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20770741.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20770741.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20770741.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20770741.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20770814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20770814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20770814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20770814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20771991.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20771991.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20771991.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20771991.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20772064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20772064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20772064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20772064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20773241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20773241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20773241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20773241.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20773314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20773314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20773314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20773314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20833300.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20833300.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20833300.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20833300.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20833314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20833314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20833314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20833314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20834550.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20834550.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20834550.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20834550.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20834564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20834564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20834564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20834564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20835800.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20835800.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20835800.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20835800.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20835814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20835814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20835814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20835814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20837060.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20837060.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20837060.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20837060.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20837064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20837064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20837064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20837064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20838310.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20838310.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20838310.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20838310.0 ps Write Leveling @ DQS ck = 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20838314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 20838314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20838314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 20838314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20898368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20899618.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20900868.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20902118.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20903368.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20963427.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20964677.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20965937.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20967187.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 20968437.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21028495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21028495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21028495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21028495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21029745.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21029745.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21029745.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21029745.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21030995.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21030995.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21030995.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21030995.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21032245.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21032245.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21032245.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21032245.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21033495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21033495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21033495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21033495.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21093554.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21093554.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21093554.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21093554.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21094804.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21094804.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21094804.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21094804.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21096054.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21096054.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21096054.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21096054.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21097314.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21097314.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21097314.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21097314.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21098564.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21098564.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21098564.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21098564.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21158916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21158916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21158916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21158916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21158939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21158939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21158939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21158939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21160166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21160166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21160166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21160166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21160189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21160189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21160189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21160189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21161416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21161416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21161416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21161416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21161439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21161439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21161439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21161439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21162666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21162666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21162666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21162666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21162689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21162689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21162689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21162689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21163916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21163916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21163916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21163916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21163939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21163939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21163939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21163939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
PHY_INIT: Write Leveling completed at 21202600.0 ps
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21223916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21223916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21223916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21223916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21223939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21223939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21223939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21223939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21225166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21225166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21225166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21225166.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21225189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21225189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21225189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21225189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21226416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21226416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21226416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21226416.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21226439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21226439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21226439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21226439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21227666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21227666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21227666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21227666.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21227689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21227689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21227689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21227689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21228916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .dqs_pos_timing_check: at time 21228916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21228916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .dqs_pos_timing_check: at time 21228916.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21228939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21228939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21228939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21228939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .main: at time 21242689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .main: at time 21242689.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[0].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.\mem_rnk[0].mem.gen_mem[1].u_comp_ddr3 .cmd_task: at time 21265189.0 ps INFO: Load Mod