============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 09 2025  12:46:39 pm
  Module:                 carry_select_adder_46688_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6 ps) Path Delay Check
     Startpoint: (F) A[5]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    4350         -  
      Drv Adjust:+       0         0  
         Arrival:=    4350            
                                      
   Required Time:=    4350            
       Data Path:-    4344            
           Slack:=       6            

Exceptions/Constraints:
  max_delay             4350            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------
  A[5]                                                      -       -         F     (arrival)                     1  5.6  1000     0       0    (-,-) 
  g353/Y                                                    -       A->Y      R     sky130_fd_sc_hd__inv_2        1  5.9   164   236     236    (-,-) 
  g352/Y                                                    -       A->Y      F     sky130_fd_sc_hd__inv_2        2 14.9    61    80     317    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g67/COUT       -       B->COUT   F     sky130_fd_sc_hd__fah_1        1  5.8    73   330     647    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g57__6161/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   388    1035    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g57__9315/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   396    1432    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g57__9945/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.8    96   396    1828    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g57__2883/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  5.2    93   391    2219    (-,-) 
  g616__9315/Y                                              -       A1->Y     R     sky130_fd_sc_hd__mux2i_2      7 32.0   491   421    2640    (-,-) 
  g609__7098/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_2      9 40.0   592   597    3238    (-,-) 
  g601__5526/Y                                              -       S->Y      R     sky130_fd_sc_hd__mux2i_2      9 36.7   551   576    3814    (-,-) 
  g595__5477/X                                              -       S->X      F     sky130_fd_sc_hd__mux2_2       1 51.3   158   529    4343    (-,-) 
  Cout                                                      -       -         F     (port)                        -    -     -     0    4344    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------

