Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 19 12:55:11 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.646        0.000                      0                   10        0.324        0.000                      0                   10        9.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          17.646        0.000                      0                   10        0.324        0.000                      0                   10        9.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50MHz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       17.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.646ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.578ns (67.013%)  route 0.777ns (32.987%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 24.875 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.081 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    tcount_reg[4]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.529 r  tcount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.529    tcount_reg[8]_i_1_n_6
    SLICE_X0Y59          FDRE                                         r  tcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.504    24.875    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[9]/C
                         clock pessimism              0.273    25.148    
                         clock uncertainty           -0.035    25.113    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.062    25.175    tcount_reg[9]
  -------------------------------------------------------------------
                         required time                         25.175    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                 17.646    

Slack (MET) :             17.757ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.467ns (65.381%)  route 0.777ns (34.619%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 24.875 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.081 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.195    tcount_reg[4]_i_1_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.418 r  tcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.418    tcount_reg[8]_i_1_n_7
    SLICE_X0Y59          FDRE                                         r  tcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.504    24.875    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[8]/C
                         clock pessimism              0.273    25.148    
                         clock uncertainty           -0.035    25.113    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.062    25.175    tcount_reg[8]
  -------------------------------------------------------------------
                         required time                         25.175    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 17.757    

Slack (MET) :             17.761ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.464ns (65.335%)  route 0.777ns (34.665%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.081 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.415 r  tcount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.415    tcount_reg[4]_i_1_n_6
    SLICE_X0Y58          FDRE                                         r  tcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[5]/C
                         clock pessimism              0.273    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.062    25.176    tcount_reg[5]
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 17.761    

Slack (MET) :             17.782ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 1.443ns (65.007%)  route 0.777ns (34.993%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.081 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.394 r  tcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.394    tcount_reg[4]_i_1_n_4
    SLICE_X0Y58          FDRE                                         r  tcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[7]/C
                         clock pessimism              0.273    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.062    25.176    tcount_reg[7]
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                 17.782    

Slack (MET) :             17.856ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 1.369ns (63.800%)  route 0.777ns (36.200%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.081 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 r  tcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.320    tcount_reg[4]_i_1_n_5
    SLICE_X0Y58          FDRE                                         r  tcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[6]/C
                         clock pessimism              0.273    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.062    25.176    tcount_reg[6]
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                 17.856    

Slack (MET) :             17.872ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 1.353ns (63.528%)  route 0.777ns (36.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.081 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.304 r  tcount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.304    tcount_reg[4]_i_1_n_7
    SLICE_X0Y58          FDRE                                         r  tcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[4]/C
                         clock pessimism              0.273    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.062    25.176    tcount_reg[4]
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                 17.872    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 1.220ns (61.099%)  route 0.777ns (38.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.171 r  tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.171    tcount_reg[0]_i_1_n_4
    SLICE_X0Y57          FDRE                                         r  tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[3]/C
                         clock pessimism              0.298    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    25.201    tcount_reg[3]
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.090ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.160ns (59.894%)  route 0.777ns (40.106%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.111 r  tcount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.111    tcount_reg[0]_i_1_n_5
    SLICE_X0Y57          FDRE                                         r  tcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[2]/C
                         clock pessimism              0.298    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    25.201    tcount_reg[2]
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                 18.090    

Slack (MET) :             18.443ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.807ns (50.955%)  route 0.777ns (49.045%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[1]/Q
                         net (fo=2, routed)           0.777     6.407    tcount_reg[1]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     6.758 r  tcount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.758    tcount_reg[0]_i_1_n_6
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
                         clock pessimism              0.298    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    25.201    tcount_reg[1]
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                 18.443    

Slack (MET) :             18.690ns  (required time - arrival time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.510     6.140    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.124     6.264 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     6.264    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.511 r  tcount_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.511    tcount_reg[0]_i_1_n_7
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.505    24.876    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
                         clock pessimism              0.298    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    25.201    tcount_reg[0]
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                 18.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.173     1.817    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.932 r  tcount_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.932    tcount_reg[0]_i_1_n_7
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.608    tcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tcount_reg[8]/Q
                         net (fo=1, routed)           0.176     1.821    tcount_reg_n_0_[8]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.936 r  tcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    tcount_reg[8]_i_1_n_7
    SLICE_X0Y59          FDRE                                         r  tcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[8]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.608    tcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.173     1.817    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.968 r  tcount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.968    tcount_reg[0]_i_1_n_6
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.608    tcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tcount_reg[8]/Q
                         net (fo=1, routed)           0.176     1.821    tcount_reg_n_0_[8]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.972 r  tcount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    tcount_reg[8]_i_1_n_6
    SLICE_X0Y59          FDRE                                         r  tcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[9]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.608    tcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.173     1.817    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.008 r  tcount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    tcount_reg[0]_i_1_n_5
    SLICE_X0Y57          FDRE                                         r  tcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[2]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.608    tcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.352ns (67.099%)  route 0.173ns (32.901%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.173     1.817    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.028 r  tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.028    tcount_reg[0]_i_1_n_4
    SLICE_X0Y57          FDRE                                         r  tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[3]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.608    tcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.392ns (69.430%)  route 0.173ns (30.570%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.173     1.817    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.014 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.014    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  tcount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.068    tcount_reg[4]_i_1_n_7
    SLICE_X0Y58          FDRE                                         r  tcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[4]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.624    tcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.403ns (70.014%)  route 0.173ns (29.986%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.173     1.817    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.014 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.014    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.079 r  tcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    tcount_reg[4]_i_1_n_5
    SLICE_X0Y58          FDRE                                         r  tcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[6]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.624    tcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.249ns (42.787%)  route 0.333ns (57.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tcount_reg[7]/Q
                         net (fo=1, routed)           0.333     1.977    tcount_reg_n_0_[7]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.085 r  tcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    tcount_reg[4]_i_1_n_4
    SLICE_X0Y58          FDRE                                         r  tcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[7]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.608    tcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 tcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.428ns (71.262%)  route 0.173ns (28.738%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[0]/Q
                         net (fo=1, routed)           0.173     1.817    tcount_reg_n_0_[0]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  tcount[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    tcount[0]_i_2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.014 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.014    tcount_reg[0]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.104 r  tcount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.104    tcount_reg[4]_i_1_n_6
    SLICE_X0Y58          FDRE                                         r  tcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.860     2.019    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[5]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.624    tcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.480    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y57     tcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y57     tcount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y57     tcount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y57     tcount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y58     tcount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y58     tcount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y58     tcount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y58     tcount_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y59     tcount_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y58     tcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y58     tcount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y57     tcount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y58     tcount_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y58     tcount_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50MHz
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 4.147ns (61.021%)  route 2.649ns (38.979%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  tcount_reg[1]/Q
                         net (fo=2, routed)           0.938     6.568    tcount_reg[1]
    SLICE_X0Y56          LUT1 (Prop_lut1_I0_O)        0.124     6.692 r  dac_MCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     8.404    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.567    11.971 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.971    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 4.014ns (68.395%)  route 1.855ns (31.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.622     5.173    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  tcount_reg[9]/Q
                         net (fo=2, routed)           1.855     7.484    dac_LRCK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.558    11.042 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.042    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.567ns  (logic 4.020ns (72.212%)  route 1.547ns (27.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.623     5.174    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  tcount_reg[4]/Q
                         net (fo=2, routed)           1.547     7.177    dac_SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.564    10.741 r  dac_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.741    dac_SCLK
    E18                                                               r  dac_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.406ns (82.412%)  route 0.300ns (17.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tcount_reg[4]/Q
                         net (fo=2, routed)           0.300     1.944    dac_SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.265     3.209 r  dac_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.209    dac_SCLK
    E18                                                               r  dac_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.399ns (77.612%)  route 0.404ns (22.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tcount_reg[9]/Q
                         net (fo=2, routed)           0.404     2.048    dac_LRCK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.258     3.306 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.306    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.454ns (65.017%)  route 0.782ns (34.983%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.503    clk_50MHz_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tcount_reg[1]/Q
                         net (fo=2, routed)           0.426     2.070    tcount_reg[1]
    SLICE_X0Y56          LUT1 (Prop_lut1_I0_O)        0.045     2.115 r  dac_MCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     2.472    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.268     3.739 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.739    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------





