#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 11:21:08 2019
# Process ID: 6376
# Current directory: E:/vivado/light_stream2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6208 E:\vivado\light_stream2\light_stream2.xpr
# Log file: E:/vivado/light_stream2/vivado.log
# Journal file: E:/vivado/light_stream2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/light_stream2/light_stream2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 814.824 ; gain = 229.227
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: light_stream1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 905.738 ; gain = 66.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'light_stream1' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'test_posedge' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:85]
INFO: [Synth 8-6155] done synthesizing module 'test_posedge' (1#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:85]
INFO: [Synth 8-6157] synthesizing module 'test_edge' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:102]
INFO: [Synth 8-6155] done synthesizing module 'test_edge' (2#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:102]
INFO: [Synth 8-6157] synthesizing module 'cal_level' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:155]
INFO: [Synth 8-6155] done synthesizing module 'cal_level' (3#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:155]
INFO: [Synth 8-6157] synthesizing module 'cal_interval' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:119]
WARNING: [Synth 8-6090] variable 'counter' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:149]
INFO: [Synth 8-6155] done synthesizing module 'cal_interval' (4#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:119]
INFO: [Synth 8-6155] done synthesizing module 'light_stream1' (5#1) [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 929.797 ; gain = 90.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 929.797 ; gain = 90.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 929.797 ; gain = 90.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/light_stream2/light_stream2.srcs/constrs_1/new/light_stream.xdc]
Finished Parsing XDC File [E:/vivado/light_stream2/light_stream2.srcs/constrs_1/new/light_stream.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1282.086 ; gain = 442.840
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1282.086 ; gain = 442.840
write_schematic -format pdf -orientation portrait E:/vivado/light_stream2/schematic.pdf
E:/vivado/light_stream2/schematic.pdf
write_schematic -format pdf -orientation portrait E:/vivado/light_stream2/schematic2.pdf
E:/vivado/light_stream2/schematic2.pdf
write_schematic -format pdf -orientation landscape -scope visible -force E:/vivado/light_stream2/schematic2.pdf
E:/vivado/light_stream2/schematic2.pdf
write_schematic -format pdf -orientation portrait -scope visible E:/vivado/light_stream2/cal_level.pdf
E:/vivado/light_stream2/cal_level.pdf
write_schematic E:/vivado/light_stream2/schematic.sch
E:/vivado/light_stream2/schematic.sch
write_schematic -format pdf -orientation portrait -scope visible E:/vivado/light_stream2/schematic88.pdf
E:/vivado/light_stream2/schematic88.pdf
write_schematic -format pdf -orientation portrait E:/vivado/light_stream2/cal_level.pdf
E:/vivado/light_stream2/cal_level.pdf
write_schematic -format pdf -orientation portrait E:/vivado/light_stream2/cal_interval.pdf
E:/vivado/light_stream2/cal_interval.pdf
write_schematic -format pdf -orientation portrait E:/vivado/light_stream2/test_posedge.pdf
E:/vivado/light_stream2/test_posedge.pdf
write_schematic -format pdf -orientation portrait E:/vivado/light_stream2/test_edge.pdf
E:/vivado/light_stream2/test_edge.pdf
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 26 11:52:52 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream1_behav xil_defaultlib.light_stream1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream1_behav -key {Behavioral:sim_1:Functional:light_stream1} -tclbatch {light_stream1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1387.664 ; gain = 38.926
launch_runs impl_1 -jobs 4
[Fri Apr 26 11:56:43 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 11:58:20 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1423.844 ; gain = 0.109
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado/light_stream2/light_stream2.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 26 12:10:47 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 12:11:54 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory E:/vivado/light_stream2/light_stream2.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 26 12:13:10 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 26 12:14:05 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr 26 12:15:42 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 12:19:00 2019...
