Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 23 17:34:24 2016
| Host         : Luis-Personal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -rpx Nexys4fpga_timing_summary_routed.rpx
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.110        0.000                      0                 1800        0.060        0.000                      0                 1800        3.750        0.000                       0                   705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.110        0.000                      0                 1800        0.060        0.000                      0                 1800        3.750        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 3.675ns (43.566%)  route 4.760ns (56.434%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.734    12.502    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.352    12.854 r  APPCPU/dig0[4]_i_1/O
                         net (fo=5, routed)           0.629    13.483    N4IF/write_strobe_flop_6[0]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[0]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.413    14.592    N4IF/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 3.675ns (43.566%)  route 4.760ns (56.434%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.734    12.502    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.352    12.854 r  APPCPU/dig0[4]_i_1/O
                         net (fo=5, routed)           0.629    13.483    N4IF/write_strobe_flop_6[0]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[1]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.413    14.592    N4IF/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 3.675ns (43.566%)  route 4.760ns (56.434%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.734    12.502    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.352    12.854 r  APPCPU/dig0[4]_i_1/O
                         net (fo=5, routed)           0.629    13.483    N4IF/write_strobe_flop_6[0]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[2]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.413    14.592    N4IF/dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 3.675ns (43.566%)  route 4.760ns (56.434%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.734    12.502    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.352    12.854 r  APPCPU/dig0[4]_i_1/O
                         net (fo=5, routed)           0.629    13.483    N4IF/write_strobe_flop_6[0]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[3]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.413    14.592    N4IF/dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 3.675ns (43.566%)  route 4.760ns (56.434%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.734    12.502    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.352    12.854 r  APPCPU/dig0[4]_i_1/O
                         net (fo=5, routed)           0.629    13.483    N4IF/write_strobe_flop_6[0]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X4Y94          FDRE                                         r  N4IF/dig0_reg[4]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.413    14.592    N4IF/dig0_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.643ns (43.255%)  route 4.779ns (56.745%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.754    12.521    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.320    12.841 r  APPCPU/dig4[4]_i_1/O
                         net (fo=5, routed)           0.628    13.469    N4IF/write_strobe_flop_2[0]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[0]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.371    14.634    N4IF/dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig4_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.643ns (43.255%)  route 4.779ns (56.745%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.754    12.521    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.320    12.841 r  APPCPU/dig4[4]_i_1/O
                         net (fo=5, routed)           0.628    13.469    N4IF/write_strobe_flop_2[0]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[1]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.371    14.634    N4IF/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig4_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.643ns (43.255%)  route 4.779ns (56.745%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.754    12.521    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.320    12.841 r  APPCPU/dig4[4]_i_1/O
                         net (fo=5, routed)           0.628    13.469    N4IF/write_strobe_flop_2[0]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[2]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.371    14.634    N4IF/dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.643ns (43.255%)  route 4.779ns (56.745%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.754    12.521    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.320    12.841 r  APPCPU/dig4[4]_i_1/O
                         net (fo=5, routed)           0.628    13.469    N4IF/write_strobe_flop_2[0]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[3]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.371    14.634    N4IF/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N4IF/dig4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.643ns (43.255%)  route 4.779ns (56.745%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.689     5.047    PRJ_Demo/JA_OBUF[0]
    RAMB36_X0Y18         RAMB36E1                                     r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.501 r  PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.598     9.099    APPCPU/upper_reg_banks/ADDRC0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.252 f  APPCPU/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.819    10.071    APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y91          LUT5 (Prop_lut5_I0_O)        0.361    10.432 f  APPCPU/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=6, routed)           0.980    11.413    APPCPU/port_id[6]
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.355    11.767 r  APPCPU/dig4[4]_i_2/O
                         net (fo=4, routed)           0.754    12.521    APPCPU/dig4[4]_i_2_n_0
    SLICE_X1Y92          LUT5 (Prop_lut5_I2_O)        0.320    12.841 r  APPCPU/dig4[4]_i_1/O
                         net (fo=5, routed)           0.628    13.469    N4IF/write_strobe_flop_2[0]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         1.603    14.789    N4IF/JA_OBUF[1]
    SLICE_X6Y94          FDRE                                         r  N4IF/dig4_reg[4]/C
                         clock pessimism              0.252    15.041    
                         clock uncertainty           -0.035    15.005    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.371    14.634    N4IF/dig4_reg[4]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.571     1.404    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X9Y86          FDRE                                         r  ROJO/BOTSIMCPU/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  ROJO/BOTSIMCPU/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     1.625    ROJO/BOTSIMCPU/stack_ram_high/DIA0
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.492     1.417    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.564    ROJO/BOTSIMCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.388%)  route 0.170ns (54.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.571     1.404    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X9Y86          FDRE                                         r  ROJO/BOTSIMCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  ROJO/BOTSIMCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.170     1.715    ROJO/BOTSIMPGM/address[6]
    RAMB18_X0Y34         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.886     1.955    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X0Y34         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.490     1.465    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.648    ROJO/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X9Y87          FDRE                                         r  ROJO/BOTSIMCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.172     1.719    ROJO/BOTSIMPGM/address[8]
    RAMB18_X0Y34         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.886     1.955    ROJO/BOTSIMPGM/JA_OBUF[0]
    RAMB18_X0Y34         RAMB18E1                                     r  ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.490     1.465    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.648    ROJO/BOTSIMPGM/kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X11Y87         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.299     1.845    ROJO/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.750    ROJO/BOTSIMCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X11Y87         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.299     1.845    ROJO/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.750    ROJO/BOTSIMCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X11Y87         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.299     1.845    ROJO/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.750    ROJO/BOTSIMCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X11Y87         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.299     1.845    ROJO/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.750    ROJO/BOTSIMCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X11Y87         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.299     1.845    ROJO/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.750    ROJO/BOTSIMCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X11Y87         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.299     1.845    ROJO/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMD32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.750    ROJO/BOTSIMCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROJO/BOTSIMCPU/stack_ram_high/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.062%)  route 0.299ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.572     1.405    ROJO/BOTSIMCPU/JA_OBUF[1]
    SLICE_X11Y87         FDRE                                         r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.546 r  ROJO/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.299     1.845    ROJO/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X8Y86          RAMS32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=705, routed)         0.841     1.910    ROJO/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X8Y86          RAMS32                                       r  ROJO/BOTSIMCPU/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.469     1.440    
    SLICE_X8Y86          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.750    ROJO/BOTSIMCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19    ROJO/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34    ROJO/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18    PRJ_Demo/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  JA_OBUF_BUFG[7]_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y89     APPCPU/active_interrupt_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y87     APPCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y88     APPCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y89     APPCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y92     APPCPU/data_path_loop[4].small_spm.spm_flop/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y90     APPCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y90     APPCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y90     APPCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y90     APPCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y89     APPCPU/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y89     APPCPU/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y89     APPCPU/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y92     APPCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y89     APPCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y89     APPCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y89     APPCPU/stack_ram_high/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y89     APPCPU/stack_ram_high/RAMB/CLK



