
<!DOCTYPE html>


<html lang="en" data-content_root="../../../../../../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chop.passes.graph.transforms.verilog.emit_bram &#8212; MASE 0.0.1 documentation</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../../../../../../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../../../../../../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../../../../../../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../../../../../../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../../../../../../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/graphviz.css?v=4ae1632d" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/mystnb.4510f1fc1dee50b3e5859aac5469c37c29e427902b24a333a5f9fcb2f0b3ac41.css" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-data-viewer/jsonview.bundle.css?v=f6ef2277" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-needs/libs/html/datatables.min.css?v=4b4fd840" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-needs/common_css/need_style.css?v=92936fa5" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-needs/common_css/need_core.css?v=f5b60a78" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-needs/common_css/needstable.css?v=5e1b6797" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-needs/common_css/need_links.css?v=2150a916" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-needs/common_css/need_toggle.css?v=5c6620df" />
    <link rel="stylesheet" type="text/css" href="../../../../../../_static/sphinx-needs/modern.css?v=803738c0" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../../../../../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../../../../../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../../../../../../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../../../../../../_static/jquery.js?v=5d32c60e"></script>
    <script src="../../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
    <script src="../../../../../../_static/documentation_options.js?v=e645c8fa"></script>
    <script src="../../../../../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../../../../../../_static/sphinx-data-viewer/jsonview.bundle.js?v=18cd53c5"></script>
    <script src="../../../../../../_static/sphinx-data-viewer/jsonview_loader.js?v=f7ff7e7d"></script>
    <script src="../../../../../../_static/sphinx-needs/libs/html/datatables.min.js?v=8a4aee21"></script>
    <script src="../../../../../../_static/sphinx-needs/libs/html/datatables_loader.js?v=a2cae175"></script>
    <script src="../../../../../../_static/sphinx-needs/libs/html/sphinx_needs_collapse.js?v=dca66431"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = '_modules/chop/passes/graph/transforms/verilog/emit_bram';</script>
    <link rel="index" title="Index" href="../../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../../search.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../../../../../../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
        
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../../../../../../index.html">
  
  
  
  
  
  
    <p class="title logo__title">MASE 0.0.1 documentation</p>
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Overview</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../modules/documentation/installation.html">Installation</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/getting_started/Get-started-using-Anaconda.html">Getting Started using Conda</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/getting_started/Get-started-using-Docker.html">Getting Started using Docker</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/getting_started/Get-started-using-Nix.html">Getting Started using Nix</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/getting_started/Get-started-students.html">Additional Instructions for Imperial College Students</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/documentation/quickstart.html">Quickstart</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../modules/documentation/tutorials.html">Tutorials</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_1_introduction_to_mase.html">Tutorial 1: Introduction to the Mase IR, MaseGraph and Torch FX passes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_2_lora_finetune.html">Tutorial 2: Finetuning Bert for Sequence Classification using a LoRA adapter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_3_qat.html">Tutorial 3: Running Quantization-Aware Training (QAT) on Bert</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_4_pruning.html">Tutorial 4: Unstructured Pruning on Bert</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_5_nas_optuna.html">Tutorial 5: Neural Architecture Search (NAS) with Mase and Optuna</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_6_mixed_precision_search.html">Tutorial 6: Mixed Precision Quantization Search with Mase and Optuna</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_7_distributed_deployment.html">Tutorial 7: Deploying a Model for Inference on Distributed Clusters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_8_emit_verilog.html">Tutorial 8: Autogenerating an FPGA accelerator for a Transformer Model</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/tutorial_9_kernel_fusion.html">Tutorial 9: Running Kernel Fusion for Inference Acceleration on GPUs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/advanced/tensorRT_quantization_tutorial.html">Advanced: TensorRT Quantization Tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/advanced/onnxrt_quantization_tutorial.html">Advanced: ONNX Runtime Tutorial</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/advanced/cli.html">Advanced: Using Mase CLI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/developer/Add-model-to-machop.html">Developer: Guide on how to add a new model into Machop</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/developer/doc_writing.html">Developer: How to write documentations in MASE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/tutorials/developer/how_to_extend_search.html">Developer: How to extend search</a></li>
</ul>
</details></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../../modules/documentation/health.html">Repository Health</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../modules/documentation/specifications.html">Coding Style Specifications</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/specifications/C-coding-style-specifications.html">C/C++ Coding Style Specifications</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/specifications/Python-coding-style-specifications.html">Python Coding Style Specifications</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/documentation/specifications/Verilog-coding-style-specifications.html">Verilog Coding Style Specifications</a></li>
</ul>
</details></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Machop API</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../modules/machop.html">Machop Documentation</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/actions.html">chop.actions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/datasets.html">chop.datasets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/distributed.html">chop.distributed</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/ir.html">chop.ir</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/models.html">chop.models</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/nn.html">chop.nn</a></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/chop/nn_quantized.html">chop.nn.quantized</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/chop/nn_quantized_functional.html">chop.nn.quantized.functional</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/chop/nn_quantized_modules.html">chop.nn.quantized.modules</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/chop/passes.html">chop.passes</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3 has-children"><a class="reference internal" href="../../../../../../modules/chop/passes_module.html">chop.passes.module</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/module_analysis/quantization.html">chop.passes.module.transform.quantize</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/module_transform/quantization.html">chop.passes.module.transform.quantize</a></li>
</ul>
</details></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../../../../../../modules/chop/passes_graph.html">chop.passes.graph</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/add_metadata.html">chop.passes.graph.analysis.add_metadata</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/autosharding.html">chop.passes.graph.analysis.autosharding</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/init_metadata.html">chop.passes.graph.analysis.init_metadata</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/report.html">chop.passes.graph.analysis.report</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/statistical_profiler.html">chop.passes.graph.analysis.statistical_profiler.profile_statistics</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/verify.html">chop.passes.graph.analysis.verify.verify</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/quantization.html">chop.passes.graph.calculate_avg_bits_mg_analysis_pass</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/pruning.html">chop.passes.graph.pruning</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/analysis/runtime.html">chop.passes.graph.analysis.runtime</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/transform/pruning.html">chop.passes.transform.pruning</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/transform/quantize.html">chop.passes.transform.quantize</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/transform/verilog.html">chop.passes.transform.verilog</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/transform/utils.html">chop.passes.transform.utils</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/transform/tensorrt.html">chop.passes.transform.tensorrt</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/interface/save_and_load.html">chop.passes.interface.save_and_load</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/interface/tensorrt.html">chop.passes.interface.tensorrt</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../../../../../modules/chop/interface/onnxrt.html">chop.passes.interface.onnxrt</a></li>
</ul>
</details></li>
</ul>
</details></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/pipelines.html">chop.pipelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/chop/tools.html">chop.tools</a></li>
</ul>
</details></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Mase Components</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../modules/hardware/hardware_documentation.html">Hardware Documentation</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/activations.html">Activations</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/activations/gelu.html">GELU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/activations/selu.html">SELU</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/activations/softplus.html">SoftPlus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/activations/softsign.html">SoftSign</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/activations/tanh.html">Tanh</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/arithmetic.html">Arithmetic Units</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/arithmetic/mac.html">Multiply-Accumulate (MAC) Unit</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/axi.html">AXI Components</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/axi/read_master.html">AXI Read Master</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/buffers.html">Buffers</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/buffers/hybrid_buffer.html">Hybrid Buffer</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/linear.html">Linear Layer</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/linear/fixed_linear.html">Fixed-Point Linear Layer</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/memory.html">Memory Components</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/memory/matrix_bank.html">Matrix Bank</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/norm.html">Normalization</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/norm/batch_norm_2d.html">Batch Norm 2D</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/norm/group_norm_2d.html">Group Norm 2D</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/norm/norm.html">Normalization Module</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/norm/rms_norm_2d.html">RMS Norm 2D</a></li>
</ul>
</details></li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../../../../../modules/hardware/systolic_modules.html">Systolic Modules</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l3"><a class="reference internal" href="../../../../../../modules/hardware/systolic_modules/output_stationary.html">Output Stationary Systolic Module</a></li>
</ul>
</details></li>
</ul>
</details></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Advanced Deep Learning Systems</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../modules/adls_2024.html">Advanced Deep Learning Systems: 2024/2025</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2024/lab_0_introduction.html">Lab 0: Introduction to Mase</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2024/lab_1_compression.html">Lab 1: Model Compression (Quantization and Pruning)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2024/lab_2_nas.html">Lab 2: Neural Architecture Search</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2024/lab_3_mixed_precision_search.html">Lab 3: Mixed Precision Search</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2024/lab4-hardware.html">Lab 4 (Hardware Stream) Emitting Hardware</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2024/lab4-software.html">Lab 4 (Software Stream) Performance Engineering</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2024/setup_docker_env.html">ADLS Docker Environment Setup</a></li>
</ul>
</details></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../../../../../modules/adls_2023.html">Advanced Deep Learning Systems: 2023/2024</a><details><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2023/lab1.html">Lab 1 for Advanced Deep Learning Systems (ADLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2023/lab2.html">Lab 2 for Advanced Deep Learning Systems (ADLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2023/lab3.html">Lab 3 for Advanced Deep Learning Systems (ADLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2023/lab4-hardware.html">Lab 4 (Hardware Stream) for Advanced Deep Learning Systems (ADLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2023/lab4-software.html">Lab 4 (Software Stream) for Advanced Deep Learning Systems (ADLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../../../modules/labs_2023/setup_docker_env.html">ADLS Docker Environment Setup</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">



<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>

</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1></h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <h1>Source code for chop.passes.graph.transforms.verilog.emit_bram</h1><div class="highlight"><pre>
<span></span><span class="kn">import</span><span class="w"> </span><span class="nn">logging</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">math</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">os</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">struct</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">time</span>

<span class="kn">import</span><span class="w"> </span><span class="nn">torch</span>

<span class="kn">from</span><span class="w"> </span><span class="nn">chop.passes.graph.utils</span><span class="w"> </span><span class="kn">import</span> <span class="n">vf</span><span class="p">,</span> <span class="n">v2p</span><span class="p">,</span> <span class="n">get_module_by_name</span><span class="p">,</span> <span class="n">init_project</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">chop.nn.quantizers</span><span class="w"> </span><span class="kn">import</span> <span class="n">integer_quantizer_for_hw</span><span class="p">,</span> <span class="n">integer_floor_quantizer_for_hw</span>

<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="vm">__name__</span><span class="p">)</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">pathlib</span><span class="w"> </span><span class="kn">import</span> <span class="n">Path</span>


<span class="k">def</span><span class="w"> </span><span class="nf">iceil</span><span class="p">(</span><span class="n">x</span><span class="p">):</span>
    <span class="k">return</span> <span class="nb">int</span><span class="p">(</span><span class="n">math</span><span class="o">.</span><span class="n">ceil</span><span class="p">(</span><span class="n">x</span><span class="p">))</span>


<span class="k">def</span><span class="w"> </span><span class="nf">clog2</span><span class="p">(</span><span class="n">x</span><span class="p">):</span>
    <span class="k">return</span> <span class="n">iceil</span><span class="p">(</span><span class="n">math</span><span class="o">.</span><span class="n">log2</span><span class="p">(</span><span class="n">x</span><span class="p">))</span>


<span class="k">def</span><span class="w"> </span><span class="nf">_cap</span><span class="p">(</span><span class="n">name</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    capitalize a string</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">return</span> <span class="nb">str</span><span class="p">(</span><span class="n">name</span><span class="p">)</span><span class="o">.</span><span class="n">upper</span><span class="p">()</span>


<span class="k">def</span><span class="w"> </span><span class="nf">emit_parameters_in_mem_internal</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">file_name</span><span class="p">,</span> <span class="n">data_name</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Emit single-port ROM hardware components for each parameter</span>
<span class="sd">    (Mostly because Vivado does not support string type parameters...)</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="c1"># ! TO DO: currently emitting too many parameters</span>

    <span class="n">verilog_param_name</span> <span class="o">=</span> <span class="n">param_name</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">&quot;.&quot;</span><span class="p">,</span> <span class="s2">&quot;_&quot;</span><span class="p">)</span>
    <span class="n">total_size</span> <span class="o">=</span> <span class="n">math</span><span class="o">.</span><span class="n">prod</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">verilog_param_name</span><span class="p">][</span><span class="s2">&quot;shape&quot;</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="c1"># TO DO: change setting parallelism for weight in metadata</span>
    <span class="c1"># node.meta[&quot;mase&quot;].parameters[&quot;hardware&quot;][&quot;verilog_param&quot;][f&quot;{_cap(param_name)}_PARALLELISM_DIM_1&quot;]</span>
    <span class="n">out_size</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
            <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0&quot;</span>
        <span class="p">]</span>
        <span class="o">*</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
            <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1&quot;</span>
        <span class="p">]</span>
    <span class="p">)</span>
    <span class="n">out_depth</span> <span class="o">=</span> <span class="nb">int</span><span class="p">((</span><span class="n">total_size</span> <span class="o">+</span> <span class="n">out_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">out_size</span><span class="p">)</span>
    <span class="n">out_width</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">verilog_param_name</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span>
            <span class="mi">0</span>
        <span class="p">]</span>
    <span class="p">)</span>

    <span class="n">addr_width</span> <span class="o">=</span> <span class="n">clog2</span><span class="p">(</span><span class="n">out_depth</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span>

    <span class="n">node_param_name</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">vf</span><span class="p">(</span><span class="n">node</span><span class="o">.</span><span class="n">name</span><span class="p">)</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">verilog_param_name</span><span class="si">}</span><span class="s2">&quot;</span>

    <span class="n">rom_verilog</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;</span>
<span class="s2">// =====================================</span>
<span class="s2">//     Mase Hardware</span>
<span class="s2">//     Parameter: </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span>
<span class="s2">//     </span><span class="si">{</span><span class="n">time</span><span class="o">.</span><span class="n">strftime</span><span class="p">(</span><span class="s1">&#39;</span><span class="si">%d</span><span class="s1">/%m/%Y %H:%M:%S&#39;</span><span class="p">)</span><span class="si">}</span>
<span class="s2">// =====================================</span>

<span class="s2">`timescale 1 ns / 1 ps</span>
<span class="s2">module </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_rom #(</span>
<span class="s2">  parameter DWIDTH = </span><span class="si">{</span><span class="n">out_size</span><span class="o">*</span><span class="n">out_width</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter MEM_SIZE = </span><span class="si">{</span><span class="n">out_depth</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter AWIDTH = $clog2(MEM_SIZE) + 1</span>
<span class="s2">) (</span>
<span class="s2">    input clk,</span>
<span class="s2">    input logic [AWIDTH-1:0] addr0,</span>
<span class="s2">    input ce0,</span>
<span class="s2">    output logic [DWIDTH-1:0] q0</span>
<span class="s2">);</span>

<span class="s2">  logic [DWIDTH-1:0] ram[0:MEM_SIZE-1];</span>
<span class="s2">  logic [DWIDTH-1:0] q0_t0;</span>
<span class="s2">  logic [DWIDTH-1:0] q0_t1;</span>

<span class="s2">  initial begin</span>
<span class="s2">    $readmemh(&quot;</span><span class="si">{</span><span class="n">data_name</span><span class="si">}</span><span class="s2">&quot;, ram);</span>
<span class="s2">  end</span>

<span class="s2">  assign q0 = q0_t1;</span>

<span class="s2">  always_ff @(posedge clk) if (ce0) q0_t1 &lt;= q0_t0;</span>
<span class="s2">  always_ff @(posedge clk) if (ce0) q0_t0 &lt;= ram[addr0];</span>

<span class="s2">endmodule</span>

<span class="s2">`timescale 1 ns / 1 ps</span>
<span class="s2">module </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2"> #(</span>
<span class="s2">  parameter DATA_WIDTH = 32&#39;d</span><span class="si">{</span><span class="n">out_width</span><span class="o">*</span><span class="n">out_size</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter ADDR_RANGE = 32&#39;d</span><span class="si">{</span><span class="n">out_depth</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter ADDR_WIDTH = $clog2(ADDR_RANGE) + 1</span>
<span class="s2">) (</span>
<span class="s2">  input reset,</span>
<span class="s2">  input clk,</span>
<span class="s2">  input logic [ADDR_WIDTH - 1:0] address0,</span>
<span class="s2">  input ce0,</span>
<span class="s2">  output logic [DATA_WIDTH - 1:0] q0</span>
<span class="s2">);</span>

<span class="s2">  </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_rom </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_rom_U (</span>
<span class="s2">      .clk(clk),</span>
<span class="s2">      .addr0(address0),</span>
<span class="s2">      .ce0(ce0),</span>
<span class="s2">      .q0(q0)</span>
<span class="s2">  );</span>

<span class="s2">endmodule</span>


<span class="s2">`timescale 1ns / 1ps</span>
<span class="s2">module </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_source #(</span>
<span class="s2">    parameter </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_TENSOR_SIZE_DIM_0  = 32,</span>
<span class="s2">    parameter </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_TENSOR_SIZE_DIM_1  = 1,</span>
<span class="s2">    parameter </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_0 = 16,</span>
<span class="s2">    parameter </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_1 = 3,</span>

<span class="s2">    parameter </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0 = 1,</span>
<span class="s2">    parameter </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1 = 1,</span>
<span class="s2">    parameter OUT_DEPTH = ((</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_TENSOR_SIZE_DIM_0 + </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0 - 1) / </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0) * ((</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_TENSOR_SIZE_DIM_1 + </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1 - 1) / </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1)</span>
<span class="s2">) (</span>
<span class="s2">    input clk,</span>
<span class="s2">    input rst,</span>

<span class="s2">    output logic [</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_0-1:0] data_out      [</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0 * </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1-1:0],</span>
<span class="s2">    output                       data_out_valid,</span>
<span class="s2">    input                        data_out_ready</span>
<span class="s2">);</span>
<span class="s2">  // 1-bit wider so IN_DEPTH also fits.</span>
<span class="s2">  localparam COUNTER_WIDTH = $clog2(OUT_DEPTH);</span>
<span class="s2">  logic [COUNTER_WIDTH:0] counter;</span>

<span class="s2">  always_ff @(posedge clk)</span>
<span class="s2">    if (rst) counter &lt;= 0;</span>
<span class="s2">    else begin</span>
<span class="s2">      if (data_out_ready) begin</span>
<span class="s2">        if (counter == OUT_DEPTH - 1) counter &lt;= 0;</span>
<span class="s2">        else counter &lt;= counter + 1;</span>
<span class="s2">      end</span>
<span class="s2">    end</span>

<span class="s2">  logic [1:0] clear;</span>
<span class="s2">  always_ff @(posedge clk)</span>
<span class="s2">    if (rst) clear &lt;= 0;</span>
<span class="s2">    else if ((data_out_ready == 1) &amp;&amp; (clear != 2)) clear &lt;= clear + 1;</span>
<span class="s2">  logic ce0;</span>
<span class="s2">  assign ce0 = data_out_ready;</span>

<span class="s2">  logic [</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_0*</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0*</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1-1:0] data_vector;</span>
<span class="s2">  </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2"> #(</span>
<span class="s2">      .DATA_WIDTH(</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_0 * </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0 * </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1),</span>
<span class="s2">      .ADDR_RANGE(OUT_DEPTH)</span>
<span class="s2">  ) </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_mem (</span>
<span class="s2">      .clk(clk),</span>
<span class="s2">      .reset(rst),</span>
<span class="s2">      .address0(counter),</span>
<span class="s2">      .ce0(ce0),</span>
<span class="s2">      .q0(data_vector)</span>
<span class="s2">  );</span>

<span class="s2">  // Cocotb/verilator does not support array flattening, so</span>
<span class="s2">  // we need to manually add some reshaping process.</span>
<span class="s2">  for (genvar j = 0; j &lt; </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0 * </span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1; j++)</span>
<span class="s2">    assign data_out[j] = data_vector[</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_0*j+</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_0-1:</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PRECISION_0*j];</span>

<span class="s2">  assign data_out_valid = clear == 2;</span>

<span class="s2">endmodule</span>
<span class="s2">&quot;&quot;&quot;</span>

    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">file_name</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">rom_verilog</span><span class="p">)</span>
    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span>
        <span class="sa">f</span><span class="s2">&quot;ROM module </span><span class="si">{</span><span class="n">verilog_param_name</span><span class="si">}</span><span class="s2"> successfully written into </span><span class="si">{</span><span class="n">file_name</span><span class="si">}</span><span class="s2">&quot;</span>
    <span class="p">)</span>
    <span class="k">assert</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">isfile</span><span class="p">(</span><span class="n">file_name</span><span class="p">),</span> <span class="s2">&quot;ROM Verilog generation failed.&quot;</span>
    <span class="c1"># os.system(f&quot;verible-verilog-format --inplace {file_name}&quot;)</span>


<span class="k">def</span><span class="w"> </span><span class="nf">emit_parameters_in_dat_internal</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">file_name</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Emit initialised data for the ROM block. Each element must be in 8 HEX digits.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">verilog_param_name</span> <span class="o">=</span> <span class="n">param_name</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">&quot;.&quot;</span><span class="p">,</span> <span class="s2">&quot;_&quot;</span><span class="p">)</span>
    <span class="n">total_size</span> <span class="o">=</span> <span class="n">math</span><span class="o">.</span><span class="n">prod</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">verilog_param_name</span><span class="p">][</span><span class="s2">&quot;shape&quot;</span><span class="p">]</span>
    <span class="p">)</span>

    <span class="c1"># TO DO: change setting parallelism for weight in metadata</span>
    <span class="c1"># node.meta[&quot;mase&quot;].parameters[&quot;hardware&quot;][&quot;verilog_param&quot;][f&quot;{_cap(param_name)}_PARALLELISM_DIM_1&quot;]</span>
    <span class="n">out_size</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
            <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_0&quot;</span>
        <span class="p">]</span>
        <span class="o">*</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
            <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">_cap</span><span class="p">(</span><span class="n">verilog_param_name</span><span class="p">)</span><span class="si">}</span><span class="s2">_PARALLELISM_DIM_1&quot;</span>
        <span class="p">]</span>
    <span class="p">)</span>
    <span class="n">out_depth</span> <span class="o">=</span> <span class="nb">int</span><span class="p">((</span><span class="n">total_size</span> <span class="o">+</span> <span class="n">out_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">out_size</span><span class="p">)</span>

    <span class="n">data_buff</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
    <span class="n">param_data</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">module</span><span class="o">.</span><span class="n">get_parameter</span><span class="p">(</span><span class="n">param_name</span><span class="p">)</span><span class="o">.</span><span class="n">data</span>
    <span class="k">if</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;interface&quot;</span><span class="p">][</span><span class="n">verilog_param_name</span><span class="p">][</span>
        <span class="s2">&quot;transpose&quot;</span>
    <span class="p">]:</span>
        <span class="n">param_data</span> <span class="o">=</span> <span class="n">torch</span><span class="o">.</span><span class="n">reshape</span><span class="p">(</span>
            <span class="n">param_data</span><span class="p">,</span>
            <span class="p">(</span>
                <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
                    <span class="s2">&quot;DATA_OUT_0_SIZE&quot;</span>
                <span class="p">],</span>
                <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
                    <span class="s2">&quot;DATA_IN_0_DEPTH&quot;</span>
                <span class="p">],</span>
                <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
                    <span class="s2">&quot;DATA_IN_0_SIZE&quot;</span>
                <span class="p">],</span>
            <span class="p">),</span>
        <span class="p">)</span>
        <span class="n">param_data</span> <span class="o">=</span> <span class="n">torch</span><span class="o">.</span><span class="n">transpose</span><span class="p">(</span><span class="n">param_data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span>
    <span class="n">param_data</span> <span class="o">=</span> <span class="n">torch</span><span class="o">.</span><span class="n">flatten</span><span class="p">(</span><span class="n">param_data</span><span class="p">)</span><span class="o">.</span><span class="n">tolist</span><span class="p">()</span>

    <span class="k">if</span> <span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">verilog_param_name</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span>
        <span class="o">==</span> <span class="s2">&quot;fixed&quot;</span>
    <span class="p">):</span>
        <span class="n">width</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">verilog_param_name</span><span class="p">][</span>
            <span class="s2">&quot;precision&quot;</span>
        <span class="p">][</span><span class="mi">0</span><span class="p">]</span>
        <span class="n">frac_width</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">verilog_param_name</span><span class="p">][</span>
            <span class="s2">&quot;precision&quot;</span>
        <span class="p">][</span><span class="mi">1</span><span class="p">]</span>

        <span class="k">if</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">module</span><span class="o">.</span><span class="n">config</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">&quot;floor&quot;</span><span class="p">,</span> <span class="kc">False</span><span class="p">):</span>
            <span class="n">base_quantizer</span> <span class="o">=</span> <span class="n">integer_floor_quantizer_for_hw</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">base_quantizer</span> <span class="o">=</span> <span class="n">integer_quantizer_for_hw</span>

        <span class="n">scale</span> <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="n">frac_width</span>
        <span class="n">thresh</span> <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="n">width</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">out_depth</span><span class="p">):</span>
            <span class="n">line_buff</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
            <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">out_size</span><span class="p">):</span>
                <span class="k">if</span> <span class="n">i</span> <span class="o">*</span> <span class="n">out_size</span> <span class="o">+</span> <span class="n">out_size</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">j</span> <span class="o">&gt;=</span> <span class="nb">len</span><span class="p">(</span><span class="n">param_data</span><span class="p">):</span>
                    <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span>
                <span class="k">else</span><span class="p">:</span>
                    <span class="n">value</span> <span class="o">=</span> <span class="n">param_data</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="n">out_size</span> <span class="o">+</span> <span class="n">out_size</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">j</span><span class="p">]</span>

                <span class="c1"># TODO: please clear this up later</span>
                <span class="n">value</span> <span class="o">=</span> <span class="n">base_quantizer</span><span class="p">(</span><span class="n">torch</span><span class="o">.</span><span class="n">tensor</span><span class="p">(</span><span class="n">value</span><span class="p">),</span> <span class="n">width</span><span class="p">,</span> <span class="n">frac_width</span><span class="p">)</span><span class="o">.</span><span class="n">item</span><span class="p">()</span>
                <span class="n">value</span> <span class="o">=</span> <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="n">value</span><span class="p">))</span>
                <span class="n">value_bits</span> <span class="o">=</span> <span class="n">value</span><span class="p">[</span><span class="n">value</span><span class="o">.</span><span class="n">find</span><span class="p">(</span><span class="s2">&quot;0b&quot;</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="p">:]</span>
                <span class="n">value_bits</span> <span class="o">=</span> <span class="s2">&quot;0&quot;</span> <span class="o">*</span> <span class="p">(</span><span class="n">width</span> <span class="o">-</span> <span class="nb">len</span><span class="p">(</span><span class="n">value_bits</span><span class="p">))</span> <span class="o">+</span> <span class="n">value_bits</span>
                <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">value_bits</span><span class="p">)</span> <span class="o">==</span> <span class="n">width</span>
                <span class="n">value_bits</span> <span class="o">=</span> <span class="nb">hex</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">value_bits</span><span class="p">,</span> <span class="mi">2</span><span class="p">))</span>
                <span class="n">value_bits</span> <span class="o">=</span> <span class="n">value_bits</span><span class="p">[</span><span class="n">value_bits</span><span class="o">.</span><span class="n">find</span><span class="p">(</span><span class="s2">&quot;0x&quot;</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="p">:]</span>
                <span class="n">value_bits</span> <span class="o">=</span> <span class="s2">&quot;0&quot;</span> <span class="o">*</span> <span class="p">(</span><span class="n">width</span> <span class="o">//</span> <span class="mi">4</span> <span class="o">-</span> <span class="nb">len</span><span class="p">(</span><span class="n">value_bits</span><span class="p">))</span> <span class="o">+</span> <span class="n">value_bits</span>
                <span class="n">line_buff</span> <span class="o">=</span> <span class="n">value_bits</span> <span class="o">+</span> <span class="n">line_buff</span>

            <span class="n">data_buff</span> <span class="o">+=</span> <span class="n">line_buff</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="k">assert</span> <span class="kc">False</span><span class="p">,</span> <span class="s2">&quot;Emitting non-fixed parameters is not supported.&quot;</span>

    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">file_name</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">data_buff</span><span class="p">)</span>
    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Init data </span><span class="si">{</span><span class="n">param_name</span><span class="si">}</span><span class="s2"> successfully written into </span><span class="si">{</span><span class="n">file_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
    <span class="k">assert</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">isfile</span><span class="p">(</span><span class="n">file_name</span><span class="p">),</span> <span class="s2">&quot;ROM data generation failed.&quot;</span>


<span class="k">def</span><span class="w"> </span><span class="nf">emit_parameters_in_dat_hls</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">file_name</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Emit initialised data for the ROM block. Each element must be in 8 HEX digits.</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">total_size</span> <span class="o">=</span> <span class="n">math</span><span class="o">.</span><span class="n">prod</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;shape&quot;</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="n">out_depth</span> <span class="o">=</span> <span class="n">total_size</span>
    <span class="n">out_size</span> <span class="o">=</span> <span class="mi">1</span>
    <span class="n">out_width</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
        <span class="s2">&quot;</span><span class="si">{}</span><span class="s2">_WIDTH&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">param_name</span><span class="o">.</span><span class="n">upper</span><span class="p">())</span>
    <span class="p">]</span>

    <span class="n">data_buff</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
    <span class="n">param_data</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">module</span><span class="o">.</span><span class="n">get_parameter</span><span class="p">(</span><span class="n">param_name</span><span class="p">)</span><span class="o">.</span><span class="n">data</span>
    <span class="n">param_data</span> <span class="o">=</span> <span class="n">torch</span><span class="o">.</span><span class="n">flatten</span><span class="p">(</span><span class="n">param_data</span><span class="p">)</span><span class="o">.</span><span class="n">tolist</span><span class="p">()</span>

    <span class="k">if</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;fixed&quot;</span><span class="p">:</span>
        <span class="n">width</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span>
            <span class="mi">0</span>
        <span class="p">]</span>
        <span class="n">frac_width</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span>
            <span class="s2">&quot;precision&quot;</span>
        <span class="p">][</span><span class="mi">1</span><span class="p">]</span>

        <span class="n">scale</span> <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="n">frac_width</span>
        <span class="n">thresh</span> <span class="o">=</span> <span class="mi">2</span><span class="o">**</span><span class="n">width</span>
        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">out_depth</span><span class="p">):</span>
            <span class="n">line_buff</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
            <span class="k">for</span> <span class="n">j</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">out_size</span><span class="p">):</span>
                <span class="n">value</span> <span class="o">=</span> <span class="n">param_data</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="n">out_size</span> <span class="o">+</span> <span class="n">out_size</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">j</span><span class="p">]</span>
                <span class="n">value</span> <span class="o">=</span> <span class="n">integer_quantizer_for_hw</span><span class="p">(</span>
                    <span class="n">torch</span><span class="o">.</span><span class="n">tensor</span><span class="p">(</span><span class="n">value</span><span class="p">),</span> <span class="n">width</span><span class="p">,</span> <span class="n">frac_width</span>
                <span class="p">)</span><span class="o">.</span><span class="n">item</span><span class="p">()</span>
                <span class="n">value</span> <span class="o">=</span> <span class="nb">str</span><span class="p">(</span><span class="nb">bin</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">value</span> <span class="o">*</span> <span class="n">scale</span><span class="p">)</span> <span class="o">%</span> <span class="n">thresh</span><span class="p">))</span>
                <span class="n">value_bits</span> <span class="o">=</span> <span class="n">value</span><span class="p">[</span><span class="n">value</span><span class="o">.</span><span class="n">find</span><span class="p">(</span><span class="s2">&quot;0b&quot;</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="p">:]</span>
                <span class="n">value_bits</span> <span class="o">=</span> <span class="s2">&quot;0&quot;</span> <span class="o">*</span> <span class="p">(</span><span class="n">width</span> <span class="o">-</span> <span class="nb">len</span><span class="p">(</span><span class="n">value_bits</span><span class="p">))</span> <span class="o">+</span> <span class="n">value_bits</span>
                <span class="k">assert</span> <span class="nb">len</span><span class="p">(</span><span class="n">value_bits</span><span class="p">)</span> <span class="o">==</span> <span class="n">width</span>
                <span class="n">line_buff</span> <span class="o">+=</span> <span class="n">value_bits</span>

            <span class="n">hex_buff</span> <span class="o">=</span> <span class="nb">hex</span><span class="p">(</span><span class="nb">int</span><span class="p">(</span><span class="n">line_buff</span><span class="p">,</span> <span class="mi">2</span><span class="p">))</span>
            <span class="n">data_buff</span> <span class="o">+=</span> <span class="n">hex_buff</span><span class="p">[</span><span class="n">hex_buff</span><span class="o">.</span><span class="n">find</span><span class="p">(</span><span class="s2">&quot;0x&quot;</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="p">:]</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span>
    <span class="k">elif</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;type&quot;</span><span class="p">]</span> <span class="o">==</span> <span class="s2">&quot;float&quot;</span><span class="p">:</span>
        <span class="n">width</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;precision&quot;</span><span class="p">][</span>
            <span class="mi">0</span>
        <span class="p">]</span>
        <span class="k">assert</span> <span class="n">width</span> <span class="o">==</span> <span class="mi">32</span><span class="p">,</span> <span class="s2">&quot;Only float32 is supported for now.&quot;</span>

        <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">out_depth</span><span class="p">):</span>
            <span class="n">line_buff</span> <span class="o">=</span> <span class="s2">&quot;&quot;</span>
            <span class="n">value</span> <span class="o">=</span> <span class="n">param_data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>
            <span class="n">hex_buff</span> <span class="o">=</span> <span class="nb">hex</span><span class="p">(</span><span class="n">struct</span><span class="o">.</span><span class="n">unpack</span><span class="p">(</span><span class="s2">&quot;&lt;I&quot;</span><span class="p">,</span> <span class="n">struct</span><span class="o">.</span><span class="n">pack</span><span class="p">(</span><span class="s2">&quot;&lt;f&quot;</span><span class="p">,</span> <span class="n">value</span><span class="p">))[</span><span class="mi">0</span><span class="p">])</span>
            <span class="c1"># Double will then be:</span>
            <span class="c1"># hex(struct.unpack(&#39;&lt;Q&#39;, struct.pack(&#39;&lt;d&#39;, value))[0])</span>
            <span class="n">data_buff</span> <span class="o">+=</span> <span class="n">hex_buff</span><span class="p">[</span><span class="n">hex_buff</span><span class="o">.</span><span class="n">find</span><span class="p">(</span><span class="s2">&quot;0x&quot;</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span> <span class="p">:]</span> <span class="o">+</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">&quot;</span>
    <span class="k">else</span><span class="p">:</span>
        <span class="k">assert</span> <span class="kc">False</span><span class="p">,</span> <span class="s2">&quot;Emitting unknown type of parameters is not supported.&quot;</span>

    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">file_name</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">data_buff</span><span class="p">)</span>
    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;Init data </span><span class="si">{</span><span class="n">param_name</span><span class="si">}</span><span class="s2"> successfully written into </span><span class="si">{</span><span class="n">file_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
    <span class="k">assert</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">isfile</span><span class="p">(</span><span class="n">file_name</span><span class="p">),</span> <span class="s2">&quot;ROM data generation failed.&quot;</span>


<span class="k">def</span><span class="w"> </span><span class="nf">emit_bram_handshake</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">rtl_dir</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Enumerate input parameters of the internal node and emit a ROM block</span>
<span class="sd">    with handshake interface for each parameter</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">node_name</span> <span class="o">=</span> <span class="n">vf</span><span class="p">(</span><span class="n">node</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">parameter</span> <span class="ow">in</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">module</span><span class="o">.</span><span class="n">named_parameters</span><span class="p">():</span>
        <span class="n">param_verilog_name</span> <span class="o">=</span> <span class="n">param_name</span><span class="o">.</span><span class="n">replace</span><span class="p">(</span><span class="s2">&quot;.&quot;</span><span class="p">,</span> <span class="s2">&quot;_&quot;</span><span class="p">)</span>
        <span class="k">if</span> <span class="p">(</span>
            <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;interface&quot;</span><span class="p">][</span><span class="n">param_verilog_name</span><span class="p">][</span>
                <span class="s2">&quot;storage&quot;</span>
            <span class="p">]</span>
            <span class="o">==</span> <span class="s2">&quot;BRAM&quot;</span>
        <span class="p">):</span>
            <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span>
                <span class="sa">f</span><span class="s2">&quot;Emitting DAT file for node: </span><span class="si">{</span><span class="n">node_name</span><span class="si">}</span><span class="s2">, parameter: </span><span class="si">{</span><span class="n">param_verilog_name</span><span class="si">}</span><span class="s2">&quot;</span>
            <span class="p">)</span>
            <span class="n">verilog_name</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span>
                <span class="n">rtl_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">node_name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">param_verilog_name</span><span class="si">}</span><span class="s2">_source.sv&quot;</span>
            <span class="p">)</span>
            <span class="n">data_name</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span>
                <span class="n">rtl_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">node_name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">param_verilog_name</span><span class="si">}</span><span class="s2">_rom.dat&quot;</span>
            <span class="p">)</span>
            <span class="n">emit_parameters_in_mem_internal</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">verilog_name</span><span class="p">,</span> <span class="n">data_name</span><span class="p">)</span>
            <span class="n">emit_parameters_in_dat_internal</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">data_name</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">assert</span> <span class="kc">False</span><span class="p">,</span> <span class="s2">&quot;Emtting parameters in non-BRAM hardware is not supported.&quot;</span>


<span class="k">def</span><span class="w"> </span><span class="nf">emit_parameters_in_mem_hls</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">file_name</span><span class="p">,</span> <span class="n">data_name</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Emit single-port ROM hardware components for each parameter</span>
<span class="sd">    (Mostly because Vivado does not support string type parameters...)</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="c1"># The depth of parameters matches with the input depth</span>
    <span class="n">total_size</span> <span class="o">=</span> <span class="n">math</span><span class="o">.</span><span class="n">prod</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;shape&quot;</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="n">out_depth</span> <span class="o">=</span> <span class="n">total_size</span>
    <span class="n">addr_width</span> <span class="o">=</span> <span class="n">clog2</span><span class="p">(</span><span class="n">out_depth</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span>
    <span class="n">total_size</span> <span class="o">=</span> <span class="n">math</span><span class="o">.</span><span class="n">prod</span><span class="p">(</span>
        <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;common&quot;</span><span class="p">][</span><span class="s2">&quot;args&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;shape&quot;</span><span class="p">]</span>
    <span class="p">)</span>
    <span class="n">out_size</span> <span class="o">=</span> <span class="n">iceil</span><span class="p">(</span><span class="n">total_size</span> <span class="o">/</span> <span class="n">out_depth</span><span class="p">)</span>
    <span class="k">assert</span> <span class="p">(</span>
        <span class="n">total_size</span> <span class="o">%</span> <span class="n">out_depth</span> <span class="o">==</span> <span class="mi">0</span>
    <span class="p">),</span> <span class="sa">f</span><span class="s2">&quot;Cannot partition imperfect size for now = </span><span class="si">{</span><span class="n">total_size</span><span class="si">}</span><span class="s2"> / </span><span class="si">{</span><span class="n">out_depth</span><span class="si">}</span><span class="s2">.&quot;</span>
    <span class="c1"># Assume the first index is the total width</span>
    <span class="n">out_width</span> <span class="o">=</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;verilog_param&quot;</span><span class="p">][</span>
        <span class="s2">&quot;</span><span class="si">{}</span><span class="s2">_WIDTH&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">param_name</span><span class="o">.</span><span class="n">upper</span><span class="p">())</span>
    <span class="p">]</span>

    <span class="n">node_name</span> <span class="o">=</span> <span class="n">vf</span><span class="p">(</span><span class="n">node</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
    <span class="n">node_param_name</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">node_name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">param_name</span><span class="si">}</span><span class="s2">&quot;</span>
    <span class="n">time_to_emit</span> <span class="o">=</span> <span class="n">time</span><span class="o">.</span><span class="n">strftime</span><span class="p">(</span><span class="s2">&quot;</span><span class="si">%d</span><span class="s2">/%m/%Y %H:%M:%S&quot;</span><span class="p">)</span>

    <span class="n">rom_verilog</span> <span class="o">=</span> <span class="sa">f</span><span class="s2">&quot;&quot;&quot;</span>
<span class="s2">// =====================================</span>
<span class="s2">//     Mase Hardware</span>
<span class="s2">//     Parameter: </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span>
<span class="s2">//     </span><span class="si">{</span><span class="n">time_to_emit</span><span class="si">}</span>
<span class="s2">// =====================================</span>

<span class="s2">`timescale 1 ns / 1 ps</span>
<span class="s2">module </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_rom #(</span>
<span class="s2">  parameter DWIDTH = </span><span class="si">{</span><span class="n">out_size</span><span class="o">*</span><span class="n">out_width</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter MEM_SIZE = </span><span class="si">{</span><span class="n">out_depth</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter AWIDTH = $clog2(MEM_SIZE) + 1</span>
<span class="s2">) (</span>
<span class="s2">    input clk,</span>
<span class="s2">    input logic [AWIDTH-1:0] addr0,</span>
<span class="s2">    input ce0,</span>
<span class="s2">    output logic [DWIDTH-1:0] q0</span>
<span class="s2">);</span>

<span class="s2">  logic [DWIDTH-1:0] ram[0:MEM_SIZE-1];</span>
<span class="s2">  logic [DWIDTH-1:0] q0_t0;</span>
<span class="s2">  logic [DWIDTH-1:0] q0_t1;</span>

<span class="s2">  initial begin</span>
<span class="s2">    $readmemh(&quot;</span><span class="si">{</span><span class="n">data_name</span><span class="si">}</span><span class="s2">&quot;, ram);</span>
<span class="s2">  end</span>

<span class="s2">  assign q0 = q0_t1;</span>

<span class="s2">  always_ff @(posedge clk) if (ce0) q0_t1 &lt;= q0_t0;</span>
<span class="s2">  always_ff @(posedge clk) if (ce0) q0_t0 &lt;= ram[addr0];</span>

<span class="s2">endmodule</span>

<span class="s2">`timescale 1 ns / 1 ps</span>
<span class="s2">module </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_source #(</span>
<span class="s2">  parameter DATA_WIDTH = 32&#39;d</span><span class="si">{</span><span class="n">out_width</span><span class="o">*</span><span class="n">out_size</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter ADDR_RANGE = 32&#39;d</span><span class="si">{</span><span class="n">out_depth</span><span class="si">}</span><span class="s2">,</span>
<span class="s2">  parameter ADDR_WIDTH = $clog2(ADDR_RANGE) + 1</span>
<span class="s2">) (</span>
<span class="s2">  input reset,</span>
<span class="s2">  input clk,</span>
<span class="s2">  input logic [ADDR_WIDTH - 1:0] address0,</span>
<span class="s2">  input ce0,</span>
<span class="s2">  output logic [DATA_WIDTH - 1:0] q0</span>
<span class="s2">);</span>

<span class="s2">  </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_rom </span><span class="si">{</span><span class="n">node_param_name</span><span class="si">}</span><span class="s2">_rom_U (</span>
<span class="s2">      .clk(clk),</span>
<span class="s2">      .addr0(address0),</span>
<span class="s2">      .ce0(ce0),</span>
<span class="s2">      .q0(q0)</span>
<span class="s2">  );</span>

<span class="s2">endmodule</span>
<span class="s2">&quot;&quot;&quot;</span>

    <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">file_name</span><span class="p">,</span> <span class="s2">&quot;w&quot;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s2">&quot;utf-8&quot;</span><span class="p">)</span> <span class="k">as</span> <span class="n">outf</span><span class="p">:</span>
        <span class="n">outf</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">rom_verilog</span><span class="p">)</span>
    <span class="n">logger</span><span class="o">.</span><span class="n">debug</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot;ROM module </span><span class="si">{</span><span class="n">param_name</span><span class="si">}</span><span class="s2"> successfully written into </span><span class="si">{</span><span class="n">file_name</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
    <span class="k">assert</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">isfile</span><span class="p">(</span><span class="n">file_name</span><span class="p">),</span> <span class="s2">&quot;ROM Verilog generation failed.&quot;</span>
    <span class="c1"># os.system(f&quot;verible-verilog-format --inplace {file_name}&quot;)</span>


<span class="k">def</span><span class="w"> </span><span class="nf">emit_bram_hls</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">rtl_dir</span><span class="p">):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Enumerate input parameters of the hls node and emit a ROM block</span>
<span class="sd">    with handshake interface for each parameter</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="n">node_name</span> <span class="o">=</span> <span class="n">vf</span><span class="p">(</span><span class="n">node</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>
    <span class="k">for</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">parameter</span> <span class="ow">in</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">module</span><span class="o">.</span><span class="n">named_parameters</span><span class="p">():</span>
        <span class="k">if</span> <span class="p">(</span>
            <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;interface&quot;</span><span class="p">][</span><span class="n">param_name</span><span class="p">][</span><span class="s2">&quot;storage&quot;</span><span class="p">]</span>
            <span class="o">==</span> <span class="s2">&quot;BRAM&quot;</span>
        <span class="p">):</span>
            <span class="c1"># Verilog code of the ROM has been emitted using mlir passes</span>
            <span class="n">verilog_name</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">rtl_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">node_name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">param_name</span><span class="si">}</span><span class="s2">.sv&quot;</span><span class="p">)</span>
            <span class="n">data_name</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">rtl_dir</span><span class="p">,</span> <span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">node_name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">param_name</span><span class="si">}</span><span class="s2">_rom.dat&quot;</span><span class="p">)</span>
            <span class="n">emit_parameters_in_mem_hls</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">verilog_name</span><span class="p">,</span> <span class="n">data_name</span><span class="p">)</span>
            <span class="n">emit_parameters_in_dat_hls</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">param_name</span><span class="p">,</span> <span class="n">data_name</span><span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="k">assert</span> <span class="kc">False</span><span class="p">,</span> <span class="s2">&quot;Emtting parameters in non-BRAM hardware is not supported.&quot;</span>


<div class="viewcode-block" id="emit_bram_transform_pass">
<a class="viewcode-back" href="../../../../../../modules/chop/transform/verilog.html#chop.passes.graph.transforms.verilog.emit_bram_transform_pass">[docs]</a>
<span class="k">def</span><span class="w"> </span><span class="nf">emit_bram_transform_pass</span><span class="p">(</span><span class="n">graph</span><span class="p">,</span> <span class="n">pass_args</span><span class="o">=</span><span class="p">{}):</span>
<span class="w">    </span><span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    Enumerate input parameters of the node and emit a ROM block with</span>
<span class="sd">    handshake interface for each parameter</span>


<span class="sd">    :param graph: a MaseGraph</span>
<span class="sd">    :type graph: MaseGraph</span>
<span class="sd">    :param pass_args: this pass requires additional arguments which is explained below, defaults to {}</span>
<span class="sd">    :type pass_args: _type_, optional</span>
<span class="sd">    :return: return a tuple of a MaseGraph and an empty dict (no additional info to return)</span>
<span class="sd">    :rtype: tuple(MaseGraph, Dict)</span>


<span class="sd">    - pass_args</span>
<span class="sd">        - project_dir -&gt; str : the directory of the project for cosimulation</span>
<span class="sd">        - top_name -&gt; str : name of the top module</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="n">logger</span><span class="o">.</span><span class="n">info</span><span class="p">(</span><span class="s2">&quot;Emitting BRAM...&quot;</span><span class="p">)</span>
    <span class="n">project_dir</span> <span class="o">=</span> <span class="p">(</span>
        <span class="n">pass_args</span><span class="p">[</span><span class="s2">&quot;project_dir&quot;</span><span class="p">]</span>
        <span class="k">if</span> <span class="s2">&quot;project_dir&quot;</span> <span class="ow">in</span> <span class="n">pass_args</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span>
        <span class="k">else</span> <span class="n">Path</span><span class="o">.</span><span class="n">home</span><span class="p">()</span> <span class="o">/</span> <span class="s2">&quot;.mase&quot;</span> <span class="o">/</span> <span class="s2">&quot;top&quot;</span>
    <span class="p">)</span>
    <span class="n">top_name</span> <span class="o">=</span> <span class="n">pass_args</span><span class="p">[</span><span class="s2">&quot;top_name&quot;</span><span class="p">]</span> <span class="k">if</span> <span class="s2">&quot;top_name&quot;</span> <span class="ow">in</span> <span class="n">pass_args</span><span class="o">.</span><span class="n">keys</span><span class="p">()</span> <span class="k">else</span> <span class="s2">&quot;top&quot;</span>

    <span class="n">init_project</span><span class="p">(</span><span class="n">project_dir</span><span class="p">)</span>
    <span class="n">rtl_dir</span> <span class="o">=</span> <span class="n">os</span><span class="o">.</span><span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">project_dir</span><span class="p">,</span> <span class="s2">&quot;hardware&quot;</span><span class="p">,</span> <span class="s2">&quot;rtl&quot;</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">node</span> <span class="ow">in</span> <span class="n">graph</span><span class="o">.</span><span class="n">fx_graph</span><span class="o">.</span><span class="n">nodes</span><span class="p">:</span>
        <span class="k">if</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;is_implicit&quot;</span><span class="p">]:</span>
            <span class="k">continue</span>
        <span class="c1"># Only modules have internal parameters</span>
        <span class="k">if</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">module</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">continue</span>
        <span class="k">if</span> <span class="s2">&quot;INTERNAL&quot;</span> <span class="ow">in</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;toolchain&quot;</span><span class="p">]:</span>
            <span class="n">emit_bram_handshake</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">rtl_dir</span><span class="p">)</span>
        <span class="k">elif</span> <span class="s2">&quot;MLIR_HLS&quot;</span> <span class="ow">in</span> <span class="n">node</span><span class="o">.</span><span class="n">meta</span><span class="p">[</span><span class="s2">&quot;mase&quot;</span><span class="p">]</span><span class="o">.</span><span class="n">parameters</span><span class="p">[</span><span class="s2">&quot;hardware&quot;</span><span class="p">][</span><span class="s2">&quot;toolchain&quot;</span><span class="p">]:</span>
            <span class="n">emit_bram_hls</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">rtl_dir</span><span class="p">)</span>

    <span class="k">return</span> <span class="n">graph</span><span class="p">,</span> <span class="kc">None</span></div>

</pre></div>

                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
</div>
                </footer>
              
            </div>
            
            
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By DeepWok
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
      © Copyright 2023, DeepWok.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../../../../../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../../../../../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>