## Computer-aided VLSI System design (CVSD) 
EEE 5022, National Taiwan University, 2018 Spring  
Learn the flow of digital IC design:  
RTL coding (Verilog), Synthesis, DFT/ATPG, Static Timing Analysis, Placement and Routing, DRC/LVS/LPE, Verification  
  
Homework Assignments related to Verilog implementation are available on this repo.

### Homework related to Verilog implementation:  
1. ALU (HW1): https://github.com/02stevenyang850527/CVSD/tree/master/hw1
2. Frequency Analysis System: https://github.com/02stevenyang850527/CVSD/tree/master/hw2
3. Local Median Filter Engine: https://github.com/02stevenyang850527/CVSD/tree/master/hw2

