{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697697235198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697697235199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 23:33:55 2023 " "Processing started: Wed Oct 18 23:33:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697697235199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697235199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697235199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697697235409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697697235409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyclone_v_top " "Found entity 1: cyclone_v_top" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697240631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" { { "Info" "ISGN_ENTITY_NAME" "1 PUF " "Found entity 1: PUF" {  } { { "../sources/PUF.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697240633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 RO_basic " "Found entity 1: RO_basic" {  } { { "../sources/RO_basic.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240633 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_wrapper " "Found entity 2: not_wrapper" {  } { { "../sources/RO_basic.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240633 ""} { "Info" "ISGN_ENTITY_NAME" "3 nand_wrapper " "Found entity 3: nand_wrapper" {  } { { "../sources/RO_basic.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/RO_basic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697240633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_group " "Found entity 1: Counter_group" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240634 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "../sources/Counter_group.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/Counter_group.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697240634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_PUF " "Found entity 1: pre_PUF" {  } { { "../sources/pre_PUF.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/pre_PUF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697240635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697240635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyclone_v_top " "Elaborating entity \"cyclone_v_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697697240672 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..4\] cyclone_v_top.v(15) " "Output port \"LEDG\[7..4\]\" at cyclone_v_top.v(15) has no driver" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697697240673 "|cyclone_v_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR cyclone_v_top.v(18) " "Output port \"LEDR\" at cyclone_v_top.v(18) has no driver" {  } { { "../sources/cyclone_v_top.v" "" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697697240673 "|cyclone_v_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PUF PUF:PUF_inst0 " "Elaborating entity \"PUF\" for hierarchy \"PUF:PUF_inst0\"" {  } { { "../sources/cyclone_v_top.v" "PUF_inst0" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/cyclone_v_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697240687 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "prePUF_inst0 prePUF " "Node instance \"prePUF_inst0\" instantiates undefined entity \"prePUF\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../sources/PUF.v" "prePUF_inst0" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1697697240695 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "prePUF_inst1 prePUF " "Node instance \"prePUF_inst1\" instantiates undefined entity \"prePUF\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../sources/PUF.v" "prePUF_inst1" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" 26 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1697697240695 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "prePUF_inst2 prePUF " "Node instance \"prePUF_inst2\" instantiates undefined entity \"prePUF\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../sources/PUF.v" "prePUF_inst2" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1697697240695 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "prePUF_inst3 prePUF " "Node instance \"prePUF_inst3\" instantiates undefined entity \"prePUF\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../sources/PUF.v" "prePUF_inst3" { Text "/home/cen598/Documents/CSE598_Project3_Handout/project3_part2/sources/PUF.v" 42 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1697697240695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697697240727 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 18 23:34:00 2023 " "Processing ended: Wed Oct 18 23:34:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697697240727 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697697240727 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697697240727 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697240727 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697241425 ""}
