{
  "module_name": "cpu_if_regs.h",
  "hash_id": "709a59e0414cd0ff9ba67bda6b6b417a0e738f8a4d5c55cd426b422f81bfcc29",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/cpu_if_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_CPU_IF_REGS_H_\n#define ASIC_REG_CPU_IF_REGS_H_\n\n \n\n#define mmCPU_IF_ARUSER_OVR                                          0x442104\n\n#define mmCPU_IF_ARUSER_OVR_EN                                       0x442108\n\n#define mmCPU_IF_AWUSER_OVR                                          0x44210C\n\n#define mmCPU_IF_AWUSER_OVR_EN                                       0x442110\n\n#define mmCPU_IF_AXCACHE_OVR                                         0x442114\n\n#define mmCPU_IF_LOCK_OVR                                            0x442118\n\n#define mmCPU_IF_PROT_OVR                                            0x44211C\n\n#define mmCPU_IF_MAX_OUTSTANDING                                     0x442120\n\n#define mmCPU_IF_EARLY_BRESP_EN                                      0x442124\n\n#define mmCPU_IF_FORCE_RSP_OK                                        0x442128\n\n#define mmCPU_IF_CPU_MSB_ADDR                                        0x44212C\n\n#define mmCPU_IF_AXI_SPLIT_INTR                                      0x442130\n\n#define mmCPU_IF_TOTAL_WR_CNT                                        0x442140\n\n#define mmCPU_IF_INFLIGHT_WR_CNT                                     0x442144\n\n#define mmCPU_IF_TOTAL_RD_CNT                                        0x442150\n\n#define mmCPU_IF_INFLIGHT_RD_CNT                                     0x442154\n\n#define mmCPU_IF_PF_PQ_PI                                            0x442200\n\n#define mmCPU_IF_PQ_BASE_ADDR_LOW                                    0x442204\n\n#define mmCPU_IF_PQ_BASE_ADDR_HIGH                                   0x442208\n\n#define mmCPU_IF_PQ_LENGTH                                           0x44220C\n\n#define mmCPU_IF_CQ_BASE_ADDR_LOW                                    0x442210\n\n#define mmCPU_IF_CQ_BASE_ADDR_HIGH                                   0x442214\n\n#define mmCPU_IF_CQ_LENGTH                                           0x442218\n\n#define mmCPU_IF_EQ_BASE_ADDR_LOW                                    0x442220\n\n#define mmCPU_IF_EQ_BASE_ADDR_HIGH                                   0x442224\n\n#define mmCPU_IF_EQ_LENGTH                                           0x442228\n\n#define mmCPU_IF_EQ_RD_OFFS                                          0x44222C\n\n#define mmCPU_IF_QUEUE_INIT                                          0x442230\n\n#define mmCPU_IF_TPC_SERR_INTR_STS                                   0x442300\n\n#define mmCPU_IF_TPC_SERR_INTR_CLR                                   0x442304\n\n#define mmCPU_IF_TPC_SERR_INTR_MASK                                  0x442308\n\n#define mmCPU_IF_TPC_DERR_INTR_STS                                   0x442310\n\n#define mmCPU_IF_TPC_DERR_INTR_CLR                                   0x442314\n\n#define mmCPU_IF_TPC_DERR_INTR_MASK                                  0x442318\n\n#define mmCPU_IF_DMA_SERR_INTR_STS                                   0x442320\n\n#define mmCPU_IF_DMA_SERR_INTR_CLR                                   0x442324\n\n#define mmCPU_IF_DMA_SERR_INTR_MASK                                  0x442328\n\n#define mmCPU_IF_DMA_DERR_INTR_STS                                   0x442330\n\n#define mmCPU_IF_DMA_DERR_INTR_CLR                                   0x442334\n\n#define mmCPU_IF_DMA_DERR_INTR_MASK                                  0x442338\n\n#define mmCPU_IF_SRAM_SERR_INTR_STS                                  0x442340\n\n#define mmCPU_IF_SRAM_SERR_INTR_CLR                                  0x442344\n\n#define mmCPU_IF_SRAM_SERR_INTR_MASK                                 0x442348\n\n#define mmCPU_IF_SRAM_DERR_INTR_STS                                  0x442350\n\n#define mmCPU_IF_SRAM_DERR_INTR_CLR                                  0x442354\n\n#define mmCPU_IF_SRAM_DERR_INTR_MASK                                 0x442358\n\n#define mmCPU_IF_NIC_SERR_INTR_STS                                   0x442360\n\n#define mmCPU_IF_NIC_SERR_INTR_CLR                                   0x442364\n\n#define mmCPU_IF_NIC_SERR_INTR_MASK                                  0x442368\n\n#define mmCPU_IF_NIC_DERR_INTR_STS                                   0x442370\n\n#define mmCPU_IF_NIC_DERR_INTR_CLR                                   0x442374\n\n#define mmCPU_IF_NIC_DERR_INTR_MASK                                  0x442378\n\n#define mmCPU_IF_DMA_IF_SERR_INTR_STS                                0x442380\n\n#define mmCPU_IF_DMA_IF_SERR_INTR_CLR                                0x442384\n\n#define mmCPU_IF_DMA_IF_SERR_INTR_MASK                               0x442388\n\n#define mmCPU_IF_DMA_IF_DERR_INTR_STS                                0x442390\n\n#define mmCPU_IF_DMA_IF_DERR_INTR_CLR                                0x442394\n\n#define mmCPU_IF_DMA_IF_DERR_INTR_MASK                               0x442398\n\n#define mmCPU_IF_HBM_SERR_INTR_STS                                   0x4423A0\n\n#define mmCPU_IF_HBM_SERR_INTR_CLR                                   0x4423A4\n\n#define mmCPU_IF_HBM_SERR_INTR_MASK                                  0x4423A8\n\n#define mmCPU_IF_HBM_DERR_INTR_STS                                   0x4423B0\n\n#define mmCPU_IF_HBM_DERR_INTR_CLR                                   0x4423B4\n\n#define mmCPU_IF_HBM_DERR_INTR_MASK                                  0x4423B8\n\n#define mmCPU_IF_PLL_SEI_INTR_STS                                    0x442400\n\n#define mmCPU_IF_PLL_SEI_INTR_CLR                                    0x442404\n\n#define mmCPU_IF_PLL_SEI_INTR_MASK                                   0x442408\n\n#define mmCPU_IF_NIC_SEI_INTR_STS                                    0x442410\n\n#define mmCPU_IF_NIC_SEI_INTR_CLR                                    0x442414\n\n#define mmCPU_IF_NIC_SEI_INTR_MASK                                   0x442418\n\n#define mmCPU_IF_DMA_SEI_INTR_STS                                    0x442420\n\n#define mmCPU_IF_DMA_SEI_INTR_CLR                                    0x442424\n\n#define mmCPU_IF_DMA_SEI_INTR_MASK                                   0x442428\n\n#define mmCPU_IF_DMA_IF_SEI_INTR_STS                                 0x442430\n\n#define mmCPU_IF_DMA_IF_SEI_INTR_CLR                                 0x442434\n\n#define mmCPU_IF_DMA_IF_SEI_INTR_MASK                                0x442438\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}