

================================================================
== Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8'
================================================================
* Date:           Mon May  5 03:27:07 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4690|     4690|  23.450 us|  23.450 us|  4690|  4690|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_7_VITIS_LOOP_38_8  |     4688|     4688|        29|          1|          1|  4661|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hz, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ey, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ex, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten13"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc105"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i13 %indvar_flatten13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 42 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.64ns)   --->   "%icmp_ln36 = icmp_eq  i13 %indvar_flatten13_load, i13 4661" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 44 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.75ns)   --->   "%add_ln36 = add i13 %indvar_flatten13_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 45 'add' 'add_ln36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc108, void %for.inc111.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 46 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i6 %i"   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln38 = icmp_eq  i7 %j_load, i7 79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 49 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.30ns)   --->   "%select_ln36 = select i1 %icmp_ln38, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 50 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%indvars_iv_next4216 = add i6 %i_load, i6 1"   --->   Operation 51 'add' 'indvars_iv_next4216' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln36_1 = select i1 %icmp_ln38, i6 %indvars_iv_next4216, i6 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 52 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln36_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 53 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i12 %tmp_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 54 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln36_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 55 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i10 %tmp_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 56 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln39_1 = add i13 %zext_ln39, i13 %zext_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 57 'add' 'add_ln39_1' <Predicate = (!icmp_ln36)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%indvars_iv_next42_mid1 = add i6 %i_load, i6 2"   --->   Operation 58 'add' 'indvars_iv_next42_mid1' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.29ns)   --->   "%select_ln36_2 = select i1 %icmp_ln38, i6 %indvars_iv_next42_mid1, i6 %indvars_iv_next4216" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 59 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln36_2, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 60 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i12 %tmp_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 61 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln36_2, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 62 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i10 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 63 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_2 = add i13 %zext_ln39_2, i13 %zext_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 64 'add' 'add_ln39_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i7 %select_ln36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 65 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.75ns)   --->   "%add_ln39_3 = add i13 %add_ln39_1, i13 %zext_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 66 'add' 'add_ln39_3' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln39_4 = add i13 %add_ln39_2, i13 %zext_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 67 'add' 'add_ln39_4' <Predicate = (!icmp_ln36)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln39 = add i7 %select_ln36, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 68 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i7 %add_ln39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 69 'zext' 'zext_ln39_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.75ns)   --->   "%add_ln39_5 = add i13 %add_ln39_1, i13 %zext_ln39_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 70 'add' 'add_ln39_5' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln38 = store i13 %add_ln36, i13 %indvar_flatten13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 71 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln38 = store i6 %select_ln36_1, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 72 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln38 = store i7 %add_ln39, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 73 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i13 %add_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 74 'zext' 'zext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ex_addr = getelementptr i64 %ex, i64 0, i64 %zext_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 75 'getelementptr' 'ex_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i13 %add_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 76 'zext' 'zext_ln39_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ex_addr_1 = getelementptr i64 %ex, i64 0, i64 %zext_ln39_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 77 'getelementptr' 'ex_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.98ns)   --->   "%ex_load = load i13 %ex_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 78 'load' 'ex_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_2 : Operation 79 [2/2] (2.98ns)   --->   "%ex_load_1 = load i13 %ex_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 79 'load' 'ex_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 80 [1/2] (2.98ns)   --->   "%ex_load = load i13 %ex_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 80 'load' 'ex_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_3 : Operation 81 [1/2] (2.98ns)   --->   "%ex_load_1 = load i13 %ex_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 81 'load' 'ex_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i64 %ex_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 82 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i64 %ex_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 83 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [5/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 84 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 85 [4/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 85 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 86 [3/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 86 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i13 %add_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 87 'zext' 'zext_ln39_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ey_addr = getelementptr i64 %ey, i64 0, i64 %zext_ln39_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 88 'getelementptr' 'ey_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 89 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [2/2] (2.98ns)   --->   "%ey_load = load i13 %ey_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 90 'load' 'ey_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 91 [1/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 91 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/2] (2.98ns)   --->   "%ey_load = load i13 %ey_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 92 'load' 'ey_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i64 %ey_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 93 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [5/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 94 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 95 [4/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 95 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 96 [3/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 96 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%ey_addr_1 = getelementptr i64 %ey, i64 0, i64 %zext_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 97 'getelementptr' 'ey_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr i64 %hz, i64 0, i64 %zext_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 98 'getelementptr' 'hz_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [2/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 99 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [2/2] (2.98ns)   --->   "%ey_load_1 = load i13 %ey_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 100 'load' 'ey_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 101 [1/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 101 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/2] (2.98ns)   --->   "%ey_load_1 = load i13 %ey_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 102 'load' 'ey_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i64 %ey_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 103 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [5/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 104 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 105 [4/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 105 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 106 [3/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 106 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 107 [2/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 107 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 108 [1/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 108 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 109 [5/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 109 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 110 [4/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 110 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 111 [3/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 111 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.33>
ST_22 : Operation 112 [2/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 112 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_22 : Operation 113 [2/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 113 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 114 [1/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 114 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_23 : Operation 115 [1/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 115 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %hz_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 116 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 117 [5/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 117 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 118 [4/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 118 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 119 [3/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 119 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 120 [2/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 120 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 121 [1/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 121 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.98>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_7_VITIS_LOOP_38_8_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4661, i64 4661, i64 4661"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:6]   --->   Operation 125 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i64 %sub6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 126 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (2.98ns)   --->   "%store_ln39 = store i64 %bitcast_ln39_5, i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 127 'store' 'store_ln39' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_29 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 128 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.5ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load') on local variable 'i' [22]  (0 ns)
	'add' operation ('indvars_iv_next4216') [27]  (0.706 ns)
	'select' operation ('select_ln36_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36) [28]  (0.293 ns)
	'add' operation ('add_ln39_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [33]  (0.745 ns)
	'add' operation ('add_ln39_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [43]  (0.755 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('ex_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [58]  (0 ns)
	'load' operation ('ex_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) on array 'ex' [59]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('ex_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) on array 'ex' [59]  (2.98 ns)

 <State 4>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [63]  (2.9 ns)

 <State 5>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [63]  (2.9 ns)

 <State 6>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [63]  (2.9 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('ey_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [48]  (0 ns)
	'load' operation ('ey_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) on array 'ey' [64]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'load' operation ('ey_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) on array 'ey' [64]  (2.98 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [66]  (2.9 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [66]  (2.9 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [66]  (2.9 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('ey_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [49]  (0 ns)
	'load' operation ('ey_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) on array 'ey' [67]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'load' operation ('ey_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) on array 'ey' [67]  (2.98 ns)

 <State 14>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [69]  (2.9 ns)

 <State 15>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [69]  (2.9 ns)

 <State 16>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [69]  (2.9 ns)

 <State 17>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [69]  (2.9 ns)

 <State 18>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [69]  (2.9 ns)

 <State 19>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [70]  (3.33 ns)

 <State 20>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [70]  (3.33 ns)

 <State 21>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [70]  (3.33 ns)

 <State 22>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [70]  (3.33 ns)

 <State 23>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [70]  (3.33 ns)

 <State 24>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [71]  (2.9 ns)

 <State 25>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [71]  (2.9 ns)

 <State 26>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [71]  (2.9 ns)

 <State 27>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [71]  (2.9 ns)

 <State 28>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) [71]  (2.9 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'store' operation ('store_ln39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39) of variable 'bitcast_ln39_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39 on array 'hz' [73]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
