

<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>

</head>

<body>

    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637135575081193750%26DBCODE%3dCJFD%26TABLEName%3dCJFDTEMP%26FileName%3dDZCL201919024%26RESULT%3d1%26SIGN%3d556fp7QQh2EZ7Fqxu%252f8qcoQtBfQ%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=DZCL201919024&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=DZCL201919024&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>


    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201919024&amp;v=MTgzNTN5bm1WNy9JSVRmSVlyRzRIOWpOcG85SFlJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#33" data-title="&lt;b&gt;0 引  言&lt;/b&gt; "><b>0 引  言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#37" data-title="&lt;b&gt;1 信号反射仿真分析&lt;/b&gt; "><b>1 信号反射仿真分析</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#38" data-title="&lt;b&gt;1.1 反射的产生及机理定理&lt;/b&gt;"><b>1.1 反射的产生及机理定理</b></a></li>
                                                <li><a href="#43" data-title="&lt;b&gt;1.2 反射仿真分析&lt;/b&gt;"><b>1.2 反射仿真分析</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#51" data-title="&lt;b&gt;2 串联端接仿真及应用&lt;/b&gt; "><b>2 串联端接仿真及应用</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#52" data-title="&lt;b&gt;2.1 串联端接仿真分析&lt;/b&gt;"><b>2.1 串联端接仿真分析</b></a></li>
                                                <li><a href="#72" data-title="&lt;b&gt;2.2 串联端接应用及BoardSim&lt;/b&gt;"><b>2.2 串联端接应用及BoardSim</b></a></li>
                                                <li><a href="#79" data-title="&lt;b&gt;2.3 总  结&lt;/b&gt;"><b>2.3 总  结</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#82" data-title="&lt;b&gt;3 戴维南端接仿真及应用&lt;/b&gt; "><b>3 戴维南端接仿真及应用</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#83" data-title="&lt;b&gt;3.1 戴维南端接仿真分析&lt;/b&gt;"><b>3.1 戴维南端接仿真分析</b></a></li>
                                                <li><a href="#105" data-title="&lt;b&gt;3.2 戴维南端接应用及BoardSim&lt;/b&gt;"><b>3.2 戴维南端接应用及BoardSim</b></a></li>
                                                <li><a href="#112" data-title="&lt;b&gt;3.3 总  结&lt;/b&gt;"><b>3.3 总  结</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#115" data-title="&lt;b&gt;4 结  论&lt;/b&gt; "><b>4 结  论</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#45" data-title="图1 无端接匹配拓扑结构">图1 无端接匹配拓扑结构</a></li>
                                                <li><a href="#47" data-title="图2 无端接仿真信号幅值">图2 无端接仿真信号幅值</a></li>
                                                <li><a href="#49" data-title="&lt;b&gt;表1 信号理论计算和仿真结果&lt;/b&gt;"><b>表1 信号理论计算和仿真结果</b></a></li>
                                                <li><a href="#55" data-title="图3 源端串联端接拓扑结构">图3 源端串联端接拓扑结构</a></li>
                                                <li><a href="#58" data-title="图4 源端串联端接接收端仿真结果">图4 源端串联端接接收端仿真结果</a></li>
                                                <li><a href="#59" data-title="&lt;b&gt;表2 不同戴维南匹配高低电平稳态仿真值&lt;/b&gt;"><b>表2 不同戴维南匹配高低电平稳态仿真值</b></a></li>
                                                <li><a href="#74" data-title="图5 典型源端串联时钟电路设计">图5 典型源端串联时钟电路设计</a></li>
                                                <li><a href="#76" data-title="图6 接收端U8仿真结果">图6 接收端U8仿真结果</a></li>
                                                <li><a href="#77" data-title="图7 接收端U8实测结果">图7 接收端U8实测结果</a></li>
                                                <li><a href="#86" data-title="图8 戴维南端接匹配拓扑结构">图8 戴维南端接匹配拓扑结构</a></li>
                                                <li><a href="#90" data-title="图9 不同匹配戴维南端接接收端仿真结果">图9 不同匹配戴维南端接接收端仿真结果</a></li>
                                                <li><a href="#91" data-title="&lt;b&gt;表3 不同戴维南匹配高低电平稳态仿真值&lt;/b&gt;"><b>表3 不同戴维南匹配高低电平稳态仿真值</b></a></li>
                                                <li><a href="#107" data-title="图10 典型戴维南端接时钟电路设计">图10 典型戴维南端接时钟电路设计</a></li>
                                                <li><a href="#109" data-title="图11 接收端U6仿真结果">图11 接收端U6仿真结果</a></li>
                                                <li><a href="#110" data-title="图12 接收端U6实测结果">图12 接收端U6实测结果</a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" 麻勤勤,石和荣,孟宏峰.基于SIwave和Designer的差分过孔仿真分析[J].电子测量技术,2016,39(1):40-44." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201601012&amp;v=MTIxMjk5Zk1ybzlFWm9RS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVp0RnlubVY3L0lJVGZJWXJHNEg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[1]</b>
                                         麻勤勤,石和荣,孟宏峰.基于SIwave和Designer的差分过孔仿真分析[J].电子测量技术,2016,39(1):40-44.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" 彭元杰,何怡刚,郭杰荣,等.传输线中信号反射的研究[J].现代电子技术,2007,30(21):179-181." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDDJ200721060&amp;v=MjUwODNQWkxHNEh0Yk9ybzlEWklRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVp0RnlubVY3L0lQU24=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[2]</b>
                                         彭元杰,何怡刚,郭杰荣,等.传输线中信号反射的研究[J].现代电子技术,2007,30(21):179-181.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" 梁云忠,李红,伍权,等.高速传输电连接器差分阻抗优化[J].电子测量与仪器学报,2017,31(3):481-486." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZIY201703028&amp;v=MDk2MjY0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEZ5bm1WNy9JSVRmQ2Q3RzRIOWJNckk5SGJJUUtESDg0dlI=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[3]</b>
                                         梁云忠,李红,伍权,等.高速传输电连接器差分阻抗优化[J].电子测量与仪器学报,2017,31(3):481-486.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" 刘丹,李树彪,庄志远.矢量网络分析仪的时频域阻抗测量技术[J].国外电子测量技术,2017,36(8):38-41." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWCL201708011&amp;v=MTYxNjM0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEZ5bm1WNy9JSWpySVlyRzRIOWJNcDQ5RVpZUUtESDg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[4]</b>
                                         刘丹,李树彪,庄志远.矢量网络分析仪的时频域阻抗测量技术[J].国外电子测量技术,2017,36(8):38-41.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" HALL S H,HECK H L.Advanced signal integrity for high-speed digital designs[M].Hoboken:Wiley,2009." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Advanced signal integrity for high-speed digital designs">
                                        <b>[5]</b>
                                         HALL S H,HECK H L.Advanced signal integrity for high-speed digital designs[M].Hoboken:Wiley,2009.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" >
                                        <b>[6]</b>
                                     章云.高速电路中的信号完整性分析与仿真 [D].上海:上海交通大学,2013.</a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" 窦垭锡,陈星,高群福.高速DAC与FPGA接口信号完整性的仿真分析[J].电子测量技术,2012,35(8):120-124." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201208029&amp;v=MDg1MTc3L0lJVGZJWXJHNEg5UE1wNDlIYllRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVp0RnlubVY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[7]</b>
                                         窦垭锡,陈星,高群福.高速DAC与FPGA接口信号完整性的仿真分析[J].电子测量技术,2012,35(8):120-124.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" 韩德强,谢伟,刘立哲,等.FPGA开发板设计中的信号完整性分析[J].电子技术应用,2011,37 (6):28-30,34." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZJY201106026&amp;v=MDY4NzE0TzN6cXFCdEdGckNVUjdxZlp1WnRGeW5tVjcvSUlUZkJkN0c0SDlETXFZOUhZb1FLREg4NHZSNFQ2ajU=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[8]</b>
                                         韩德强,谢伟,刘立哲,等.FPGA开发板设计中的信号完整性分析[J].电子技术应用,2011,37 (6):28-30,34.
                                    </a>
                                </li>
                                <li id="19">


                                    <a id="bibliography_9" title=" BOGATIN E.信号完整性与电源完整性分析 [M].李玉山,译.2版.北京:电子工业出版社,2015:155." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121244902000&amp;v=MDI0NzNidm5LcmlmWmVadkZ5bm1VNzdMSkY0VVhGcXpHYks2SDlQSXE0WkZadXNQREJNOHp4VVNtRGQ5U0g3bjN4RTlm&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         BOGATIN E.信号完整性与电源完整性分析 [M].李玉山,译.2版.北京:电子工业出版社,2015:155.
                                    </a>
                                </li>
                                <li id="21">


                                    <a id="bibliography_10" title=" 王文涛,赵娜,郑宜忠.高速PCB设计中信号反射的抑制方法[J].无线电工程,2014,44(8):67-73." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXDG201408020&amp;v=MTQ0MTM0OUhaSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnRGeW5tVjcvSU1qWFBhYkc0SDlYTXA=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[10]</b>
                                         王文涛,赵娜,郑宜忠.高速PCB设计中信号反射的抑制方法[J].无线电工程,2014,44(8):67-73.
                                    </a>
                                </li>
                                <li id="23">


                                    <a id="bibliography_11" title=" 郝慈环,颜学龙.高速互连中信号完整性测试单元分析[J].电子测量技术,2010,29(5):28-42." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWCL201005013&amp;v=MjA5OTgvSUlqcklZckc0SDlITXFvOUVaNFFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnRGeW5tVjc=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[11]</b>
                                         郝慈环,颜学龙.高速互连中信号完整性测试单元分析[J].电子测量技术,2010,29(5):28-42.
                                    </a>
                                </li>
                                <li id="25">


                                    <a id="bibliography_12" title=" 倪芸,姚晓东.高速并行总线信号完整性分析设计[J].电子测量技术,2013,36(4):106-110." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201304026&amp;v=MDM4NjlqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEZ5bm1WNy9JSVRmSVlyRzRIOUxNcTQ5SFlvUUtESDg0dlI0VDY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[12]</b>
                                         倪芸,姚晓东.高速并行总线信号完整性分析设计[J].电子测量技术,2013,36(4):106-110.
                                    </a>
                                </li>
                                <li id="27">


                                    <a id="bibliography_13" title=" 赵灿,林建辉.信号反射研究及解决方案[J].现代机械,2015,42(4):67-69." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDJX201504018&amp;v=MDE5MjVyRzRIOVRNcTQ5RWJJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEZ5bm1WNy9JUFNuQmQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[13]</b>
                                         赵灿,林建辉.信号反射研究及解决方案[J].现代机械,2015,42(4):67-69.
                                    </a>
                                </li>
                                <li id="29">


                                    <a id="bibliography_14" title=" 周润景,贾雯.基于Hyperlynx9.0信号和电源完整性仿真分析[M].北京:电子工业出版社,2017:35." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121303371000&amp;v=MjU1OTBubVU3N0xKRjRVWEZxekdiSzZIOUxNckl4Q1plc1BEQk04enhVU21EZDlTSDduM3hFOWZidm5LcmlmWmVadkZ5&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[14]</b>
                                         周润景,贾雯.基于Hyperlynx9.0信号和电源完整性仿真分析[M].北京:电子工业出版社,2017:35.
                                    </a>
                                </li>
                                <li id="31">


                                    <a id="bibliography_15" >
                                        <b>[15]</b>
                                     于争.信号完整性揭秘-于博士SI设计手记[M].北京:机械工业出版社,2013:122.</a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=DZCL" target="_blank">电子测量技术</a>
                2019,42(19),142-147 DOI:10.19651/j.cnki.emt.1902866            </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>基于Hyperlynx的信号反射仿真分析及应用</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="javascript:;">陈全</a>
                                <a href="javascript:;">张艳飞</a>
                                <a href="javascript:;">杜晓华</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E8%88%AA%E5%A4%A9%E5%A4%A9%E7%BB%98%E6%95%B0%E6%8D%AE%E6%8A%80%E6%9C%AF%E6%9C%89%E9%99%90%E5%85%AC%E5%8F%B8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安航天天绘数据技术有限公司</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对信号完整性中的反射问题,运用Hyperlynx工具对失配时的反射进行仿真分析,结合反射理论进行计算,仿真结果与理论计算结果几乎一致,接收端仿真误差约为2.5%,驱动端仿真误差约1%。同时,对串联端接和戴维南端接进行了仿真分析和理论推算,理论与仿真高度切合,并对这两种端接匹配的典型时钟电路进行了实际测量,测量结果与仿真结果较为接近。研究表明仿真具有一定的准确性,恰当的运用仿真,可较为精准地模拟出实际的应用情况。通过对这两种端接匹配的批量仿真和理论分析,深层次理解反射和匹配的原理,总结出较为简单易行的仿真和应用技巧,便于简单又准确地利用仿真来指导应用。</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E4%BF%A1%E5%8F%B7%E5%8F%8D%E5%B0%84&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">信号反射;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E4%BB%BF%E7%9C%9F%E5%88%86%E6%9E%90&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">仿真分析;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E4%B8%B2%E8%81%94%E7%AB%AF%E6%8E%A5&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">串联端接;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%88%B4%E7%BB%B4%E5%8D%97%E7%AB%AF%E6%8E%A5&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">戴维南端接;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Hyperlynx&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Hyperlynx;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%97%B6%E9%92%9F%E7%94%B5%E8%B7%AF&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">时钟电路;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    陈全,硕士,工程师,主要研究方向为信号仿真分析及优化处理,E-mail:chenq@spacestar.com.cn;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2019-03-26</p>

            </div>
                    <h1><b>Simulation analysis and application of signal reflection based on Hyperlynx</b></h1>
                    <h2>
                    <span>Chen Quan</span>
                    <span>Zhang Yanfei</span>
                    <span>Du Xiaohua</span>
            </h2>
                    <h2>
                    <span>Space Star Technology Co.,Ltd.(SST XI&apos;AN)</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>Aiming at the problem of reflection in signal integrity,this paper uses the Hyperlynx to simulateand analyze the reflection when mismatch occurs. Combiningwith the reflection theory to calculate, the simulation results are almost the same as the theoretical results.The simulation error of the receiver is about 2.5%, and that of the driver is about 1%.Meanwhile, simulation analysis and theoretical calculation are carried out for the series termination and Thevenin termination, and the theory is highly consistent with the simulation. The typical clock circuit application of the two terminal matching are measured, and the results of measurement are close to the simulation results. Research shows that the simulation can reach to some degree of correctness, and appropriate simulation can more accurately simulate the actual application. Through batch simulation and theoretical analysis of these two terminal matching,the principle of reflection and matching is deeply understood, and relatively simple and feasible simulation and application methods are summarized, which is convenient for simply and accurately use simulation to guide application.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=signal%20reflection&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">signal reflection;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=simulation%20analysis&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">simulation analysis;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=seriestermination&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">seriestermination;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Thevenin%20termination&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Thevenin termination;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=Hyperlynx&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">Hyperlynx;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=clock%20circuit&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">clock circuit;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2019-03-26</p>
                            </div>


        <!--brief start-->
                        <h3 id="33" name="33" class="anchor-tag"><b>0 引  言</b></h3>
                <div class="p1">
                    <p id="34">随着制造工艺的快速发展,集成电路(IC)尺寸也逐渐减小,生产的晶体管沟道长度越来越小,这意味着开关时间缩短,系统时钟频率升高,信号上升沿或下降沿也将缩短。随着信号速率向更高的方向发展,高速系统中的信号完整性更加严重<citation id="126" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>,尤其是过度的反射现象,常常造成严重的电路问题<citation id="127" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>。阻抗突变是产生反射的根本原因,高速传输系统中合理的过孔设计、电连接器的阻抗匹配,对整个高速传输系统的信号完整性有重大影响<citation id="128" type="reference"><link href="7" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>。研究阻抗对信号质量的影响,即从根本上研究信号完整性问题<citation id="129" type="reference"><link href="9" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>,从理论上讲,消除阻抗突变,也就消除了信号反射。</p>
                </div>
                <div class="p1">
                    <p id="35">信号存在反射若不做任何处理,其过冲可能导致电路损坏,下冲可能导致假的时钟或数据读写错误<citation id="130" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>,消除或减小信号反射,能大大改善信号的传输质量。端接匹配是人为的在电向中加入电阻或电容,消除或减小阻抗变化,来优化信号的传播。传输线的匹配端接通常分为:源端匹配和终端匹配<citation id="131" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>。其中,包括源端串联端接、终端并联端接、终端戴维南端接、终端RC端接和终端肖特基二极管端接等。在实际应用中,需根据具体情况选择不同的端接方式,其中,较为典型的端接方式为串联端接和戴维南端接。</p>
                </div>
                <div class="p1">
                    <p id="36">利用强有力的仿真工具进行高速信号完整性的仿真分析,可大大降低高速电路设计的盲目性<citation id="132" type="reference"><link href="15" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>。本文基于Hperlynx仿真工具,对信号反射、源端串联端接和戴维南端接进行了批量仿真和理论分析,从中发现规律,总结方法和经验。</p>
                </div>
                <h3 id="37" name="37" class="anchor-tag"><b>1 信号反射仿真分析</b></h3>
                <h4 class="anchor-tag" id="38" name="38"><b>1.1 反射的产生及机理定理</b></h4>
                <div class="p1">
                    <p id="39">信号沿互联线传播时,将感受到互联线上的瞬态阻抗,如果信号感受到的瞬态阻抗保持恒定,信号会正常向前传播,一旦阻抗发生变化,信号就会在变化处产生反射,并在通过互连线的剩余部分时发生失真<citation id="133" type="reference"><link href="17" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>。</p>
                </div>
                <div class="p1">
                    <p id="40">信号传输过程中,经过两个阻抗不同的区域,假设区域1阻抗为<i>Z</i><sub>1</sub>,区域2阻抗为<i>Z</i><sub>2</sub>,入射电压为<i>V</i><sub>in</sub>,反射电压为<i>V</i><sub>re</sub>,传输电压为<i>V</i><sub>tr</sub>。反射信号的大小遵循特定规律,如下:</p>
                </div>
                <div class="p1">
                    <p id="41"><mathml id="121"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>ρ</mi><mo>=</mo><mfrac><mrow><mi>V</mi><msub><mrow></mrow><mrow><mtext>r</mtext><mtext>e</mtext></mrow></msub></mrow><mrow><mi>V</mi><msub><mrow></mrow><mrow><mtext>i</mtext><mtext>n</mtext></mrow></msub></mrow></mfrac><mo>=</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>2</mn></msub><mo>-</mo><mi>Ζ</mi><msub><mrow></mrow><mn>1</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>Ζ</mi><msub><mrow></mrow><mn>1</mn></msub></mrow></mfrac></mrow></math></mathml>      (1)</p>
                </div>
                <div class="p1">
                    <p id="42">其中,<i>ρ</i>为反射系数<citation id="134" type="reference"><link href="3" rel="bibliography" /><link href="19" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">9</a>]</sup></citation>。从式(1)得知,只要确认了阻抗的变化情况,就能知道信号的反射情况。</p>
                </div>
                <h4 class="anchor-tag" id="43" name="43"><b>1.2 反射仿真分析</b></h4>
                <div class="p1">
                    <p id="44">用Hyperlynx仿真工具建立简单的拓扑结构,模拟缺少匹配的常见反射情况,进行LineSim仿真分析。驱动器和接收器分别为标准模型库中的“COMS,3.3 V,FAST,OUT”和“COMS,3.3 V,FAST,IN”;传输线选择“Simple”类别,阻抗50 Ω,延时1 ns,如图1所示。</p>
                </div>
                <div class="area_img" id="45">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_045.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 无端接匹配拓扑结构" src="Detail/GetImg?filename=images/DZCL201919024_045.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图1 无端接匹配拓扑结构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_045.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="46">选择上升沿激励进行仿真,仿真结果如图2所示。信号发生了振铃现象,信号从驱动器出发,沿传输线向前传播到达接收端,约有1 ns延时。信号在接收端和驱动端来回发生反射,直至反射逐渐减弱而达到稳定。</p>
                </div>
                <div class="area_img" id="47">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_047.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 无端接仿真信号幅值" src="Detail/GetImg?filename=images/DZCL201919024_047.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图2 无端接仿真信号幅值  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_047.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="48">驱动器内阻约4.9 Ω,接收器内阻约为+∞,利用式(1)反射系数进行计算分析,得到信号在接收端和驱动端反弹时的理论幅值,结合仿真结果,计算理论与仿真的误差值,仿真结果如表1所示。</p>
                </div>
                <div class="area_img" id="49">
                    <p class="img_tit"><b>表1 信号理论计算和仿真结果</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="49" border="1"><tr><td rowspan="2"><br />反射<br />次数</td><td colspan="3"><br />接收端</td><td colspan="3">驱动端</td></tr><tr><td><br />理论<br />计算/V</td><td>仿真<br />结果/V</td><td>误差/<br />%</td><td>理论<br />计算/V</td><td>仿真<br />结果/V</td><td>误差/<br />%</td></tr><tr><td>第1次</td><td>6.02</td><td>6.04</td><td>0.3</td><td>3.01</td><td>3.01</td><td>0.0</td></tr><tr><td><br />第2次</td><td>0.98</td><td>1.02</td><td>4.1</td><td>3.55</td><td>3.58</td><td>0.8</td></tr><tr><td><br />第3次</td><td>5.04</td><td>5.14</td><td>2.0</td><td>3.11</td><td>3.09</td><td>0.6</td></tr><tr><td><br />第4次</td><td>1.70</td><td>1.75</td><td>2.9</td><td>3.47</td><td>3.49</td><td>0.6</td></tr><tr><td><br />第5次</td><td>4.44</td><td>4.54</td><td>2.3</td><td>3.17</td><td>3.17</td><td>0.0</td></tr><tr><td><br />第6次</td><td>2.18</td><td>2.24</td><td>2.8</td><td>3.45</td><td>3.45</td><td>0.0</td></tr><tr><td><br />第7次</td><td>4.04</td><td>4.12</td><td>2.0</td><td>3.25</td><td>3.20</td><td>1.5</td></tr><tr><td><br />第8次</td><td>2.52</td><td>2.59</td><td>2.8</td><td>3.42</td><td>3.40</td><td>0.6</td></tr><tr><td><br />第9次</td><td>3.76</td><td>3.85</td><td>2.4</td><td>3.28</td><td>3.22</td><td>1.8</td></tr><tr><td><br />第10次</td><td>2.74</td><td>2.82</td><td>2.9</td><td>3.39</td><td>3.38</td><td>0.3</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="50">从表1可知,仿真误差控制在5%以内,其中,接收端误差在2.5%左右,驱动端误差在1%左右,仿真结果与理论计算结果十分接近,仿真与理论相互应证。</p>
                </div>
                <h3 id="51" name="51" class="anchor-tag"><b>2 串联端接仿真及应用</b></h3>
                <h4 class="anchor-tag" id="52" name="52"><b>2.1 串联端接仿真分析</b></h4>
                <div class="p1">
                    <p id="53">串联端接,即在靠近驱动器端串联电阻。串联电阻<i>R</i><sub>1</sub>的阻值和驱动器内阻<i>R</i><sub>dr</sub>的阻值之和等于传输线的阻抗<i>Z</i><sub>0</sub><citation id="135" type="reference"><link href="21" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>,满足:<i>R</i><sub>1</sub>+<i>R</i><sub>dr</sub>=<i>Z</i><sub>0</sub>。此匹配方法主要利用分压原理和反射机理,最终使接收端信号幅值与原信号幅值保持一致。</p>
                </div>
                <div class="p1">
                    <p id="54">将无端接拓扑结构加上源端串联端接,在源端串联电阻<i>R</i><sub>1</sub>,如图3所示。</p>
                </div>
                <div class="area_img" id="55">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_055.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 源端串联端接拓扑结构" src="Detail/GetImg?filename=images/DZCL201919024_055.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图3 源端串联端接拓扑结构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_055.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="56">将<i>R</i><sub>1</sub>阻值分别设为0、4.7、10、22、33、45.1、56.1和69.9 Ω,选择频率40 MHz,占空比50%的振荡激励依次进行仿真,得到接收端信号仿真结果,如图4和表2所示。</p>
                </div>
                <div class="p1">
                    <p id="57">从表2可知,串联电阻<i>R</i><sub>1</sub>阻值从0 Ω增加至69.9 Ω,正过冲从6.04 V减小至2.61 V,负过冲从-1.56 V增大至0.63 V;在串联电阻<i>R</i><sub>1</sub>阻值为45.1 Ω时,正过冲为3.36 V,最接近原始信号高电平稳态值3.30 V,负过冲为-0.11 V,最接近原始信号低电平稳态值0 V。当<i>R</i><sub>1</sub>阻值为45.1 Ω时,串联电阻<i>R</i><sub>1</sub>与驱动器内阻<i>R</i><sub>dr</sub>之和最接近传输线特性阻抗<i>Z</i><sub>0</sub>,最大程度减轻了阻抗变化,最大程度减少了反射,接收到的信号几乎无失真,接近理想状态,应证了源端串联端接原理。</p>
                </div>
                <div class="area_img" id="58">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 源端串联端接接收端仿真结果" src="Detail/GetImg?filename=images/DZCL201919024_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4 源端串联端接接收端仿真结果  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="59">
                    <p class="img_tit"><b>表2 不同戴维南匹配高低电平稳态仿真值</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="59" border="1"><tr><td><br />序号</td><td><i>R</i><sub>1</sub>/Ω</td><td>正过冲/V</td><td>负过冲/V</td></tr><tr><td><br />1</td><td>0</td><td>6.04</td><td>-1.56</td></tr><tr><td><br />2</td><td>4.9</td><td>5.53</td><td>-1.23</td></tr><tr><td><br />3</td><td>10</td><td>5.09</td><td>-1.05</td></tr><tr><td><br />4</td><td>22</td><td>4.30</td><td>-0.79</td></tr><tr><td><br />5</td><td>33</td><td>3.75</td><td>-0.53</td></tr><tr><td><br />6</td><td>45.1</td><td>3.36</td><td>-0.11</td></tr><tr><td><br />7</td><td>56.1</td><td>2.95</td><td>0.30</td></tr><tr><td><br />8</td><td>69.9</td><td>2.61</td><td>0.63</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="61">同理,从图4可知,当<i>R</i><sub>1</sub>阻值小于45.1 Ω时,接收到的信号存在过冲和下冲,随着阻值增大,正过冲和负过冲现象逐渐减弱;当<i>R</i><sub>1</sub>阻值为45.1 Ω时,接收到的信号几乎无失真,接近理想状态;当<i>R</i><sub>1</sub>阻值大于45.1 Ω时,接收到得信号出现了欠冲现象,且随阻值增大,欠冲越明显。</p>
                </div>
                <div class="p1">
                    <p id="62">仿真结果说明,串联匹配电阻从0 Ω逐渐增大,信号会依次经历过冲、正常和欠冲。</p>
                </div>
                <div class="p1">
                    <p id="63">根据分压原理和反射机理,得接收端信号高电平稳态值<i>V</i><sub>hi</sub>为:</p>
                </div>
                <div class="p1">
                    <p id="64"><mathml id="122"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>V</mi><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub><mo>=</mo><mn>2</mn><mo>⋅</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub><mo>+</mo><mo stretchy="false">(</mo><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>+</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>d</mtext><mtext>r</mtext></mrow></msub><mo stretchy="false">)</mo></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub></mrow></math></mathml>      (2)</p>
                </div>
                <div class="p1">
                    <p id="65">其中,<i>V</i><sub>cc</sub>为驱动器输出高电平,依据式(2)进行推算:</p>
                </div>
                <div class="p1">
                    <p id="66">当(<i>R</i><sub>1</sub>+<i>R</i><sub><i>dr</i></sub>)&lt;<i>Z</i><sub>0</sub>时,满足式(3),即接收端信号出现过冲。</p>
                </div>
                <div class="p1">
                    <p id="67"><mathml id="123"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>V</mi><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub><mo>=</mo><mn>2</mn><mo>⋅</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub><mo>+</mo><mo stretchy="false">(</mo><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>+</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>d</mtext><mtext>r</mtext></mrow></msub><mo stretchy="false">)</mo></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mo>&gt;</mo><mn>2</mn><mo>⋅</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub><mo>+</mo><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mo>=</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub></mrow></math></mathml>      (3)</p>
                </div>
                <div class="p1">
                    <p id="68">当(<i>R</i><sub>1</sub>+<i>R</i><sub>dr</sub>)=<i>Z</i><sub>0</sub>时,满足式(4),即接收端信号与原信号一致。</p>
                </div>
                <div class="p1">
                    <p id="69"><mathml id="124"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>V</mi><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub><mo>=</mo><mn>2</mn><mo>⋅</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub><mo>+</mo><mo stretchy="false">(</mo><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>+</mo><mi>R</mi><msub><mrow></mrow><mrow><mi>d</mi><mi>r</mi></mrow></msub><mo stretchy="false">)</mo></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mo>=</mo><mn>2</mn><mo>⋅</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub><mo>+</mo><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mo>=</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub></mrow></math></mathml>      (4)</p>
                </div>
                <div class="p1">
                    <p id="70">当(<i>R</i><sub>1</sub>+<i>R</i><sub>dr</sub>)&gt;<i>Z</i><sub>0</sub>时,满足式(5),即接收端信号出现欠冲,推算结果与仿真情况一致。</p>
                </div>
                <div class="p1">
                    <p id="71"><mathml id="125"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>V</mi><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub><mo>=</mo><mn>2</mn><mo>⋅</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub><mo>+</mo><mo stretchy="false">(</mo><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>+</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>d</mtext><mtext>r</mtext></mrow></msub><mo stretchy="false">)</mo></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mo>&lt;</mo><mn>2</mn><mo>⋅</mo><mfrac><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow><mrow><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub><mo>+</mo><mi>Ζ</mi><msub><mrow></mrow><mn>0</mn></msub></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mo>=</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub></mrow></math></mathml>      (5)</p>
                </div>
                <h4 class="anchor-tag" id="72" name="72"><b>2.2 串联端接应用及BoardSim</b></h4>
                <div class="p1">
                    <p id="73">图5所示为串联端接时钟电路,时钟缓冲器U20型号为JCDCV304,输出频率40 M,占空比50%的时钟信号,接收端为现场可编程门阵列(FPGA)U8,型号为XQ4VSX55,在时钟缓冲器端串接电阻R234,阻值为33 Ω。</p>
                </div>
                <div class="area_img" id="74">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_074.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 典型源端串联时钟电路设计" src="Detail/GetImg?filename=images/DZCL201919024_074.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图5 典型源端串联时钟电路设计  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_074.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="75">对该时钟信号进行BoardSim,仿真后结果如图6所示,并用示波器测量接收端U8时钟信号,实测结果如图7所示。</p>
                </div>
                <div class="area_img" id="76">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_076.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 接收端U8仿真结果" src="Detail/GetImg?filename=images/DZCL201919024_076.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图6 接收端U8仿真结果  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_076.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="77">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_077.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 接收端U8实测结果" src="Detail/GetImg?filename=images/DZCL201919024_077.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图7 接收端U8实测结果  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_077.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="78">由于串联电阻的存在,减少了时钟信号的过冲现象,使得接收端的信号更接近原始时钟信号,满足了U8时钟输入的高低电平门限要求,确保电路正常工作。从图6和7可见,实际测量波形与仿真结果较为接近,但存在一定差异,这与实际电路图的布局、元件的摆放、走线<citation id="136" type="reference"><link href="23" rel="bibliography" /><sup>[<a class="sup">11</a>]</sup></citation>,以及测量的精准性有关。</p>
                </div>
                <h4 class="anchor-tag" id="79" name="79"><b>2.3 总  结</b></h4>
                <div class="p1">
                    <p id="80">串联端接仅须增加一个电阻元件就能达到信号优化的目的,电路设计简单,功耗小,没有直流电流损耗<citation id="137" type="reference"><link href="25" rel="bibliography" /><sup>[<a class="sup">12</a>]</sup></citation>,且对高低电平影响较小<citation id="138" type="reference"><link href="27" rel="bibliography" /><sup>[<a class="sup">13</a>]</sup></citation>,能较全面地保留信号原始情况,节省成本及空间;但由于一些驱动器为非线性驱动器,其逻辑状态的变化将导致输出阻抗的变化,因此串联匹配电阻的值不能通过简单的公式计算。</p>
                </div>
                <div class="p1">
                    <p id="81">通过仿真与理论分析可知,随着串联匹配电阻值的逐渐增大,信号会出现过冲和欠冲现象。推广到实际应用时,若无法确定驱动器输出阻抗值,可通过批量的仿真,找到过冲和欠冲的临界点,缩小串联匹配电阻的阻值范围,使高低电平稳态值均满足门限要求,可避免信号出现严重的失真,以保证电路基本正常工作。</p>
                </div>
                <h3 id="82" name="82" class="anchor-tag"><b>3 戴维南端接仿真及应用</b></h3>
                <h4 class="anchor-tag" id="83" name="83"><b>3.1 戴维南端接仿真分析</b></h4>
                <div class="p1">
                    <p id="84">戴维南端接,即在靠近接收端并联一个上拉电阻<i>R</i><sub>1</sub>和一个下拉电阻<i>R</i><sub>2</sub>。<i>R</i><sub>1</sub>和<i>R</i><sub>2</sub>的并联组合要求同信号线的特征阻抗<i>Z</i><sub>0</sub>匹配<citation id="139" type="reference"><link href="29" rel="bibliography" /><sup>[<a class="sup">14</a>]</sup></citation>,满足<i>R</i><sub>1</sub>//<i>R</i><sub>2</sub>=<i>Z</i><sub>0</sub>。此匹配方法保证了末端负载阻抗与传输线阻抗匹配,信号达到接收端不发生反射。</p>
                </div>
                <div class="p1">
                    <p id="85">将无端接拓扑结构加上戴维南端接匹配,在终端并联上拉电阻<i>R</i><sub>1</sub>和下拉电阻<i>R</i><sub>2</sub>,其拓扑结构如图8所示。</p>
                </div>
                <div class="area_img" id="86">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_086.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 戴维南端接匹配拓扑结构" src="Detail/GetImg?filename=images/DZCL201919024_086.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图8 戴维南端接匹配拓扑结构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_086.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="87">由于驱动器输出阻抗随逻辑状态变化有所变化,假定驱动器高电平输出阻抗为<i>R</i><sub>hi</sub>,低电平输出阻抗为<i>R</i><sub>lo</sub>,根据分压原理,则接收端信号高电平<i>V</i><sub>hi</sub>和低电平<i>V</i><sub>lo</sub>的稳态电压值分别为<citation id="140" type="reference"><link href="31" rel="bibliography" /><sup>[<a class="sup">15</a>]</sup></citation>:</p>
                </div>
                <div class="p1">
                    <p id="88" class="code-formula">
                        <mathml id="88"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mi>V</mi><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub><mo>=</mo><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub></mtd></mtr><mtr><mtd><mi>V</mi><msub><mrow></mrow><mrow><mtext>l</mtext><mtext>o</mtext></mrow></msub><mo>=</mo><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>l</mtext><mtext>o</mtext></mrow></msub></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>+</mo><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>l</mtext><mtext>o</mtext></mrow></msub></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false">(</mo><mn>6</mn><mo stretchy="false">)</mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="89">从式(6)可知,调整上拉电阻或下拉电阻将改变高低电平稳态值。将上拉电阻<i>R</i><sub>1</sub>和下拉电阻<i>R</i><sub>2</sub>分别取不同值,选择频率40 MHz,占空比50%的振荡激励依次进行仿真,获取接收端的仿真波形和高低电平稳态值,如图9和表3所示。</p>
                </div>
                <div class="area_img" id="90">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_090.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图9 不同匹配戴维南端接接收端仿真结果" src="Detail/GetImg?filename=images/DZCL201919024_090.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图9 不同匹配戴维南端接接收端仿真结果  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_090.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="91">
                    <p class="img_tit"><b>表3 不同戴维南匹配高低电平稳态仿真值</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="91" border="1"><tr><td><br />序号</td><td><i>R</i><sub>1</sub>/Ω</td><td><i>R</i><sub>2</sub>/Ω</td><td>高电平/V</td><td>低电平/V</td></tr><tr><td><br />1</td><td>550</td><td>55</td><td>3.00</td><td>0.02</td></tr><tr><td><br />2</td><td>150</td><td>75</td><td>3.07</td><td>0.07</td></tr><tr><td><br />3</td><td>100</td><td>100</td><td>3.15</td><td>0.12</td></tr><tr><td><br />4</td><td>75</td><td>150</td><td>3.19</td><td>0.15</td></tr><tr><td><br />5</td><td>55</td><td>550</td><td>3.28</td><td>0.20</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="92">从表3和图9可知,不同戴维南匹配时,都能达到消减信号反射的目的,保证接收端信号满足正常工作要求,但高电平稳态值将被拉低,低电平稳态值将被拉高。上拉电阻<i>R</i><sub>1</sub>从550 Ω减小至55 Ω(下拉电阻<i>R</i><sub>2</sub>从55 Ω增加至550 Ω),接收端信号高电平稳态值从3.00 V增加至3.28 V,低电平稳态值从0.02 V增加至0.20 V;随上拉电阻<i>R</i><sub>1</sub>的减小或下拉电阻<i>R</i><sub>2</sub>的增加,整体信号波形向上平移。从仿真数据可知,若要保证高电平稳态值,将会抬高低电平稳态值,若要保证低电平稳态值,将会拉低高电平稳态值。</p>
                </div>
                <div class="p1">
                    <p id="93">仿真结果说明,在保证戴维南匹配条件的条件下,调整上拉电阻或下拉电阻,可使信号波形上下平移。</p>
                </div>
                <div class="p1">
                    <p id="94">依据式(6)进行推算,假设<i>R</i><sub>2</sub>增大<i>x</i>(<i>x</i>&gt;0),有以下推导:</p>
                </div>
                <div class="p1">
                    <p id="95" class="code-formula">
                        <mathml id="95"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msup><mi>V</mi><mo>′</mo></msup><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub><mo>=</mo><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="96">由于</p>
                </div>
                <div class="p1">
                    <p id="97" class="code-formula">
                        <mathml id="97"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac><mo>&lt;</mo><mn>1</mn></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="98">则有</p>
                </div>
                <div class="p1">
                    <p id="99" class="code-formula">
                        <mathml id="99"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac><mo>&gt;</mo><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi><mo>⋅</mo><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac><mo>=</mo><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="100">则</p>
                </div>
                <div class="p1">
                    <p id="101" class="code-formula">
                        <mathml id="101"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mi>x</mi><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac><mo>⋅</mo><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub><mo>&gt;</mo><mfrac><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub></mrow><mrow><mi>R</mi><msub><mrow></mrow><mn>2</mn></msub><mo>+</mo><mrow><mi>R</mi><msub><mrow></mrow><mn>1</mn></msub><mo>/</mo><mo>/</mo><mi>R</mi></mrow><msub><mrow></mrow><mrow><mtext>h</mtext><mtext>i</mtext></mrow></msub></mrow></mfrac><mi>V</mi><msub><mrow></mrow><mrow><mtext>c</mtext><mtext>c</mtext></mrow></msub></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="102">因此,当<i>x</i>&gt;0,得出:<i>V</i>′<sub>hi</sub>&gt;<i>V</i><sub>hi</sub>。同理,推导出<i>V</i><sub>lo</sub>的变化情况,当<i>R</i><sub>2</sub>增大(即<i>x</i>&gt;0)时,有<i>V</i>′<sub>lo</sub>&gt;<i>V</i><sub>lo</sub>。</p>
                </div>
                <div class="p1">
                    <p id="103">通过理论推导得知,当下拉电阻<i>R</i><sub>2</sub>增大或上拉电阻<i>R</i><sub>1</sub>减小时,接收端信号高低电平稳态值都将增大,信号波形将整体向上平移,与仿真结果一致。</p>
                </div>
                <div class="p1">
                    <p id="104">仿真案例中,由于接收器高电平输入门限<i>V</i><sub>ih</sub>=2.0 V,低电平输入门限<i>V</i><sub>il</sub>=0.8 V,因此,可适当放弃高电平稳态值,注重使低电平稳态值更低。从表3可知,当<i>R</i><sub>2</sub>=55 Ω,<i>R</i><sub>1</sub>=550 Ω时,信号高电平稳态值<i>V</i><sub>hi</sub>=3.0 V,低电平稳态值<i>V</i><sub>lo</sub>=0.02 V,信号高低电平稳态值最为合理,离门限值最远。</p>
                </div>
                <h4 class="anchor-tag" id="105" name="105"><b>3.2 戴维南端接应用及BoardSim</b></h4>
                <div class="p1">
                    <p id="106">图10所示为戴维南端接时钟电路,刷新FPGA U21的型号为A54SX72 A,输出频率40 M,占空比50%的时钟信号,接收端为FPGA(U8、U7和U6),型号为XQ4VSX55,在靠近U6端同时上拉和下拉100 Ω电阻。</p>
                </div>
                <div class="area_img" id="107">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_107.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图10 典型戴维南端接时钟电路设计" src="Detail/GetImg?filename=images/DZCL201919024_107.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图10 典型戴维南端接时钟电路设计  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_107.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="108">对该时钟信号进行BoardSim,仿真后结果如图11所示,并用示波器测量接收端U6时钟信号,实测结果如图12所示。</p>
                </div>
                <div class="area_img" id="109">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_109.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图11 接收端U6仿真结果" src="Detail/GetImg?filename=images/DZCL201919024_109.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图11 接收端U6仿真结果  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_109.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="110">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/DZCL201919024_110.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图12 接收端U6实测结果" src="Detail/GetImg?filename=images/DZCL201919024_110.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图12 接收端U6实测结果  <a class="btn-zoomin" href="Detail/GetImg?filename=images/DZCL201919024_110.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="111">由于戴维南端接的存在,基本消除了信号反射,较好地优化了信号质量,保证了电路的正常工作。从图11和12可见,实际测量高低电平稳态值分别为:3.0和0.3 V,仿真高低电平稳态值分别为:3.0和0.4 V,仿真结果与实际测量波形十分接近,仿真较为真实地反映了实际应用情况。</p>
                </div>
                <h4 class="anchor-tag" id="112" name="112"><b>3.3 总  结</b></h4>
                <div class="p1">
                    <p id="113">戴维南端接须增加两个电阻元件来优化电路,无论驱动器输出阻抗如何变化,均能消减信号反射,起到优化信号的作用,但不管逻辑状态是高还是低,都存在<i>V</i><sub>cc</sub>到GND的电流损耗。当驱动器输出高电平时,由于有上拉电阻的存在而使原信号高电平被拉低;当驱动器输出低电平时,由于有上拉电阻的存在而使原信号低电平被抬高,从而使得无法完全恢复信号原始状态,但正是由于上拉电阻和下拉电阻而使得戴维南端接匹配更加灵活。</p>
                </div>
                <div class="p1">
                    <p id="114">通过批量仿真与理论推算可知,能通过调整上拉电阻或下拉电阻,可上下平移信号波形,使得信号高低电平稳态值远离高低电平门限值,优化信号质量。推广到实际应用时,若(<i>V</i><sub>hi</sub>-<i>V</i><sub>ih</sub>)&gt;(<i>V</i><sub>il</sub>-<i>V</i><sub>lo</sub>),即<i>V</i><sub>cc</sub>&gt;(<i>V</i><sub>ih</sub>+<i>V</i><sub>il</sub>),则应尽量增大上拉电阻<i>R</i><sub>1</sub>和减小下拉电阻<i>R</i><sub>2</sub>;若(<i>V</i><sub>hi</sub>-<i>V</i><sub>ih</sub>)&lt;(<i>V</i><sub>il</sub>-<i>V</i><sub>lo</sub>),即<i>V</i><sub>cc</sub>&lt;(<i>V</i><sub>ih</sub>+<i>V</i><sub>il</sub>),则应尽量减小上拉电阻<i>R</i><sub>1</sub>和增大下拉电阻<i>R</i><sub>2</sub>。</p>
                </div>
                <h3 id="115" name="115" class="anchor-tag"><b>4 结  论</b></h3>
                <div class="p1">
                    <p id="116">本文针对信号反射、串联端接和戴维南端接进行了仿真分析、理论推算以及典型时钟电路的测量,仿真结果、理论分析和测量结果十分接近,说明仿真可较为真实的反馈出实际应用情况,将仿真结果作为PCB设计输入,可大大提高一次性投板成功率。通过批量的仿真分析和理论计算,可得出以下仿真和应用经验:</p>
                </div>
                <div class="p1">
                    <p id="117">1)着重考虑节省成本、空间和功耗,在能找到合适的串联电阻来匹配不同逻辑状态的电路时,应选择串联端接方式;</p>
                </div>
                <div class="p1">
                    <p id="118">2)串联端接时,可通过批量的仿真,找到过冲和欠冲的临界点,逐渐确定串联匹配电阻值;</p>
                </div>
                <div class="p1">
                    <p id="119">3)若驱动器输出阻抗变化较大或其他原因,致使简单的串联端接无法得到较优的信号质量,可牺牲高低稳态电平值和功耗,选择戴维南端接方式,使电路满足正常工作;</p>
                </div>
                <div class="p1">
                    <p id="120">4)戴维南端接时,若<i>V</i><sub>cc</sub>&gt;(<i>V</i><sub>ih</sub>+<i>V</i><sub>il</sub>),则<i>R</i><sub>1</sub>&gt;<i>R</i><sub>2</sub>,且应该尽量增大上拉电阻<i>R</i><sub>1</sub>,使信号波形向下平移;若<i>V</i><sub>cc</sub>&lt;(<i>V</i><sub>ih</sub>+<i>V</i><sub>il</sub>),则<i>R</i><sub>1</sub>&lt;<i>R</i><sub>2</sub>,且应该尽量增大下拉电阻<i>R</i><sub>2</sub>,使信号波形向上平移。</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201601012&amp;v=MTYyODI4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnRGeW5tVjcvSUlUZklZckc0SDlmTXJvOUVab1FLREg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[1]</b> 麻勤勤,石和荣,孟宏峰.基于SIwave和Designer的差分过孔仿真分析[J].电子测量技术,2016,39(1):40-44.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDDJ200721060&amp;v=MjE0OTFPcm85RFpJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEZ5bm1WNy9JUFNuUFpMRzRIdGI=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[2]</b> 彭元杰,何怡刚,郭杰荣,等.传输线中信号反射的研究[J].现代电子技术,2007,30(21):179-181.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZIY201703028&amp;v=MjkzMjFyQ1VSN3FmWnVadEZ5bm1WNy9JSVRmQ2Q3RzRIOWJNckk5SGJJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0Y=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[3]</b> 梁云忠,李红,伍权,等.高速传输电连接器差分阻抗优化[J].电子测量与仪器学报,2017,31(3):481-486.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWCL201708011&amp;v=MjAzNzZxQnRHRnJDVVI3cWZadVp0RnlubVY3L0lJanJJWXJHNEg5Yk1wNDlFWllRS0RIODR2UjRUNmo1NE8zenE=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[4]</b> 刘丹,李树彪,庄志远.矢量网络分析仪的时频域阻抗测量技术[J].国外电子测量技术,2017,36(8):38-41.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Advanced signal integrity for high-speed digital designs">

                                <b>[5]</b> HALL S H,HECK H L.Advanced signal integrity for high-speed digital designs[M].Hoboken:Wiley,2009.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" >
                                    <b>[6]</b>
                                 章云.高速电路中的信号完整性分析与仿真 [D].上海:上海交通大学,2013.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201208029&amp;v=MjczNjVyRzRIOVBNcDQ5SGJZUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEZ5bm1WNy9JSVRmSVk=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[7]</b> 窦垭锡,陈星,高群福.高速DAC与FPGA接口信号完整性的仿真分析[J].电子测量技术,2012,35(8):120-124.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZJY201106026&amp;v=MTA5NDdUNmo1NE8zenFxQnRHRnJDVVI3cWZadVp0RnlubVY3L0lJVGZCZDdHNEg5RE1xWTlIWW9RS0RIODR2UjQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[8]</b> 韩德强,谢伟,刘立哲,等.FPGA开发板设计中的信号完整性分析[J].电子技术应用,2011,37 (6):28-30,34.
                            </a>
                        </p>
                        <p id="19">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121244902000&amp;v=MzEzMDM2SDlQSXE0WkZadXNQREJNOHp4VVNtRGQ5U0g3bjN4RTlmYnZuS3JpZlplWnZGeW5tVTc3TEpGNFVYRnF6R2JL&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> BOGATIN E.信号完整性与电源完整性分析 [M].李玉山,译.2版.北京:电子工业出版社,2015:155.
                            </a>
                        </p>
                        <p id="21">
                            <a id="bibliography_10" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXDG201408020&amp;v=MjA3NTVtVjcvSU1qWFBhYkc0SDlYTXA0OUhaSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjdxZlp1WnRGeW4=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[10]</b> 王文涛,赵娜,郑宜忠.高速PCB设计中信号反射的抑制方法[J].无线电工程,2014,44(8):67-73.
                            </a>
                        </p>
                        <p id="23">
                            <a id="bibliography_11" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GWCL201005013&amp;v=MjU3NDk5SE1xbzlFWjRRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI3cWZadVp0RnlubVY3L0lJanJJWXJHNEg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[11]</b> 郝慈环,颜学龙.高速互连中信号完整性测试单元分析[J].电子测量技术,2010,29(5):28-42.
                            </a>
                        </p>
                        <p id="25">
                            <a id="bibliography_12" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201304026&amp;v=MjcyODBGckNVUjdxZlp1WnRGeW5tVjcvSUlUZklZckc0SDlMTXE0OUhZb1FLREg4NHZSNFQ2ajU0TzN6cXFCdEc=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[12]</b> 倪芸,姚晓东.高速并行总线信号完整性分析设计[J].电子测量技术,2013,36(4):106-110.
                            </a>
                        </p>
                        <p id="27">
                            <a id="bibliography_13" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDJX201504018&amp;v=MTYwMDZxZlp1WnRGeW5tVjcvSVBTbkJkckc0SDlUTXE0OUViSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUjc=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[13]</b> 赵灿,林建辉.信号反射研究及解决方案[J].现代机械,2015,42(4):67-69.
                            </a>
                        </p>
                        <p id="29">
                            <a id="bibliography_14" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CBBD&amp;filename=9787121303371000&amp;v=MjMyMDFIN24zeEU5ZmJ2bktyaWZaZVp2RnlubVU3N0xKRjRVWEZxekdiSzZIOUxNckl4Q1plc1BEQk04enhVU21EZDlT&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[14]</b> 周润景,贾雯.基于Hyperlynx9.0信号和电源完整性仿真分析[M].北京:电子工业出版社,2017:35.
                            </a>
                        </p>
                        <p id="31">
                            <a id="bibliography_15" >
                                    <b>[15]</b>
                                 于争.信号完整性揭秘-于博士SI设计手记[M].北京:机械工业出版社,2013:122.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="DZCL201919024" />
        <input id="dpi" type="hidden" value="600" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>


    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DZCL201919024&amp;v=MTgzNTN5bm1WNy9JSVRmSVlyRzRIOWpOcG85SFlJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSN3FmWnVadEY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09pSnNveUxRekc1UDhybXA2TzF5RHYzd3RWOD0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>


    <link href="/kxreader/Content/css/LeftDetail?v=NLcKG8I1SJUaVFrQ0iGpF2klAT0OsmHRaVSZ1rKb5xg1" rel="stylesheet"/>

</body>
</html>

