--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml sr_test.twx sr_test.ncd -o sr_test.twr sr_test.pcf -ucf
sr_test.ucf

Design file:              sr_test.ncd
Physical constraint file: sr_test.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1019 paths analyzed, 561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.108ns.
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_2_P_2 (SLICE_X30Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_2_P_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (0.946 - 1.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_2_P_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO2     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X31Y105.A4     net (fanout=13)       0.783   n0006<2>
    SLICE_X31Y105.AMUX   Tilo                  0.186   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_3_o1
    SLICE_X30Y105.SR     net (fanout=2)        0.473   sr_3/rst_sr_in[2]_AND_3_o
    SLICE_X30Y105.CLK    Trck                  0.371   sr_3/sr_temp_2_P_2
                                                       sr_3/sr_temp_2_P_2
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (2.630ns logic, 1.256ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_2_P_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (0.946 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_2_P_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X31Y105.A5     net (fanout=5)        0.901   sync_out<0>
    SLICE_X31Y105.AMUX   Tilo                  0.193   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_3_o1
    SLICE_X30Y105.SR     net (fanout=2)        0.473   sr_3/rst_sr_in[2]_AND_3_o
    SLICE_X30Y105.CLK    Trck                  0.371   sr_3/sr_temp_2_P_2
                                                       sr_3/sr_temp_2_P_2
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (0.945ns logic, 1.374ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_1_P_1 (SLICE_X27Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_1_P_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.179ns (0.954 - 1.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO1     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X26Y105.A3     net (fanout=13)       0.976   n0006<1>
    SLICE_X26Y105.AMUX   Tilo                  0.189   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_5_o1
    SLICE_X27Y106.SR     net (fanout=2)        0.230   sr_3/rst_sr_in[1]_AND_5_o
    SLICE_X27Y106.CLK    Trck                  0.421   sr_3/sr_temp_1_P_1
                                                       sr_3/sr_temp_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (2.683ns logic, 1.206ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_1_P_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.954 - 1.039)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_1_P_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X26Y105.A4     net (fanout=5)        1.270   sync_out<0>
    SLICE_X26Y105.AMUX   Tilo                  0.190   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_5_o1
    SLICE_X27Y106.SR     net (fanout=2)        0.230   sr_3/rst_sr_in[1]_AND_5_o
    SLICE_X27Y106.CLK    Trck                  0.421   sr_3/sr_temp_1_P_1
                                                       sr_3/sr_temp_1_P_1
    -------------------------------------------------  ---------------------------
    Total                                      2.492ns (0.992ns logic, 1.500ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0 (SLICE_X34Y89.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (0.948 - 1.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO3     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X34Y89.B1      net (fanout=13)       1.727   n0006<3>
    SLICE_X34Y89.CLK     Tas                   0.011   vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       n0006<3>_rt
                                                       vio_3/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (2.084ns logic, 1.727ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X2Y46.DIPBDIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF (FF)
  Destination:          ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.586 - 0.430)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF to ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y113.AQ     Tcko                  0.115   ila_3/U0/I_NO_D.U_ILA/iDATA<4>
                                                       ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF
    RAMB18_X2Y46.DIPBDIP0net (fanout=1)        0.263   ila_3/U0/I_NO_D.U_ILA/iDATA<7>
    RAMB18_X2Y46.WRCLK   Trckd_DIPB  (-Th)     0.198   ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (-0.083ns logic, 0.263ns route)
                                                       (-46.1% logic, 146.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAMB18_X2Y46.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF (FF)
  Destination:          ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.586 - 0.430)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF to ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y113.CMUX   Tshcko                0.147   ila_3/U0/I_NO_D.U_ILA/iDATA<4>
                                                       ila_3/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF
    RAMB18_X2Y46.DIBDI2  net (fanout=1)        0.237   ila_3/U0/I_NO_D.U_ILA/iDATA<1>
    RAMB18_X2Y46.WRCLK   Trckd_DIB   (-Th)     0.198   ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (-0.051ns logic, 0.237ns route)
                                                       (-27.4% logic, 127.4% route)

--------------------------------------------------------------------------------

Paths for end point bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X2Y42.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.581 - 0.439)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/USER_REG to bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X41Y109.AQ          Tcko                  0.098   sync_out<2>
                                                            vio_3/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/USER_REG
    RAMB18_X2Y42.ADDRARDADDR6 net (fanout=8)        0.192   sync_out<2>
    RAMB18_X2Y42.RDCLK        Trckc_ADDRA (-Th)     0.097   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.193ns (0.001ns logic, 0.192ns route)
                                                            (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y42.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y42.WRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: ila_3/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X2Y46.WRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_3sr_temp_3_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_3sr_temp_3_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.617ns.
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO3     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y105.A3     net (fanout=13)       0.869   n0006<3>
    SLICE_X29Y105.A      Tilo                  0.068   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_2_o1
    SLICE_X28Y105.SR     net (fanout=2)        0.353   sr_3/rst_sr_in[3]_AND_2_o
    SLICE_X28Y105.CLK    Trck                  0.254   sr_3/sr_temp_3_LDC
                                                       sr_3/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.617ns (2.395ns logic, 1.222ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.361ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y105.A2     net (fanout=5)        1.305   sync_out<0>
    SLICE_X29Y105.A      Tilo                  0.068   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_2_o1
    SLICE_X28Y105.SR     net (fanout=2)        0.353   sr_3/rst_sr_in[3]_AND_2_o
    SLICE_X28Y105.CLK    Trck                  0.254   sr_3/sr_temp_3_LDC
                                                       sr_3/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.703ns logic, 1.658ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.641ns (requirement - data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO3     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y105.A3     net (fanout=13)       0.869   n0006<3>
    SLICE_X29Y105.AMUX   Tilo                  0.182   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_1_o1
    SLICE_X28Y105.CLK    net (fanout=2)        0.235   sr_3/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (2.255ns logic, 1.104ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.885ns (requirement - data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.115ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y105.A2     net (fanout=5)        1.305   sync_out<0>
    SLICE_X29Y105.AMUX   Tilo                  0.194   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_1_o1
    SLICE_X28Y105.CLK    net (fanout=2)        0.235   sr_3/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (0.575ns logic, 1.540ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_3sr_temp_3_LDC = MAXDELAY TO TIMEGRP "TO_sr_3sr_temp_3_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y105.A2     net (fanout=5)        0.524   sync_out<0>
    SLICE_X29Y105.A      Tilo                  0.034   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_2_o1
    SLICE_X28Y105.SR     net (fanout=2)        0.134   sr_3/rst_sr_in[3]_AND_2_o
    SLICE_X28Y105.CLK    Tremck      (-Th)    -0.054   sr_3/sr_temp_3_LDC
                                                       sr_3/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.203ns logic, 0.658ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[3]_AND_1_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO3     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y105.A3     net (fanout=13)       0.430   n0006<3>
    SLICE_X29Y105.A      Tilo                  0.034   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_2_o1
    SLICE_X28Y105.SR     net (fanout=2)        0.134   sr_3/rst_sr_in[3]_AND_2_o
    SLICE_X28Y105.CLK    Tremck      (-Th)    -0.054   sr_3/sr_temp_3_LDC
                                                       sr_3/sr_temp_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.542ns logic, 0.564ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.811ns (data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y105.A2     net (fanout=5)        0.524   sync_out<0>
    SLICE_X29Y105.AMUX   Tilo                  0.075   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_1_o1
    SLICE_X28Y105.CLK    net (fanout=2)        0.097   sr_3/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.190ns logic, 0.621ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_3_LDC (SLICE_X28Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.060ns (data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_3_LDC (LATCH)
  Data Path Delay:      1.060ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO3     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y105.A3     net (fanout=13)       0.430   n0006<3>
    SLICE_X29Y105.AMUX   Tilo                  0.079   vio_3/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>
                                                       sr_3/rst_sr_in[3]_AND_1_o1
    SLICE_X28Y105.CLK    net (fanout=2)        0.097   sr_3/rst_sr_in[3]_AND_1_o
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.533ns logic, 0.527ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_3sr_temp_0_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_3sr_temp_0_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.411ns.
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO0     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y104.D4     net (fanout=13)       0.776   n0006<0>
    SLICE_X29Y104.D      Tilo                  0.068   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_8_o1
    SLICE_X28Y104.SR     net (fanout=2)        0.240   sr_3/rst_sr_in[0]_AND_8_o
    SLICE_X28Y104.CLK    Trck                  0.254   sr_3/sr_temp_0_LDC
                                                       sr_3/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (2.395ns logic, 1.016ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y104.D1     net (fanout=5)        1.307   sync_out<0>
    SLICE_X29Y104.D      Tilo                  0.068   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_8_o1
    SLICE_X28Y104.SR     net (fanout=2)        0.240   sr_3/rst_sr_in[0]_AND_8_o
    SLICE_X28Y104.CLK    Trck                  0.254   sr_3/sr_temp_0_LDC
                                                       sr_3/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.703ns logic, 1.547ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.730ns (requirement - data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO0     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y104.D4     net (fanout=13)       0.776   n0006<0>
    SLICE_X29Y104.DMUX   Tilo                  0.186   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_7_o1
    SLICE_X28Y104.CLK    net (fanout=2)        0.235   sr_3/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (2.259ns logic, 1.011ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.885ns (requirement - data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.115ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y104.D1     net (fanout=5)        1.307   sync_out<0>
    SLICE_X29Y104.DMUX   Tilo                  0.192   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_7_o1
    SLICE_X28Y104.CLK    net (fanout=2)        0.235   sr_3/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (0.573ns logic, 1.542ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_3sr_temp_0_LDC = MAXDELAY TO TIMEGRP "TO_sr_3sr_temp_0_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y104.D1     net (fanout=5)        0.527   sync_out<0>
    SLICE_X29Y104.D      Tilo                  0.034   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_8_o1
    SLICE_X28Y104.SR     net (fanout=2)        0.091   sr_3/rst_sr_in[0]_AND_8_o
    SLICE_X28Y104.CLK    Tremck      (-Th)    -0.054   sr_3/sr_temp_0_LDC
                                                       sr_3/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.203ns logic, 0.618ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[0]_AND_7_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO0     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y104.D4     net (fanout=13)       0.384   n0006<0>
    SLICE_X29Y104.D      Tilo                  0.034   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_8_o1
    SLICE_X28Y104.SR     net (fanout=2)        0.091   sr_3/rst_sr_in[0]_AND_8_o
    SLICE_X28Y104.CLK    Tremck      (-Th)    -0.054   sr_3/sr_temp_0_LDC
                                                       sr_3/sr_temp_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.542ns logic, 0.475ns route)
                                                       (53.3% logic, 46.7% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.813ns (data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Data Path Delay:      0.813ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X29Y104.D1     net (fanout=5)        0.527   sync_out<0>
    SLICE_X29Y104.DMUX   Tilo                  0.074   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_7_o1
    SLICE_X28Y104.CLK    net (fanout=2)        0.097   sr_3/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.189ns logic, 0.624ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_0_LDC (SLICE_X28Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.013ns (data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_0_LDC (LATCH)
  Data Path Delay:      1.013ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO0     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X29Y104.D4     net (fanout=13)       0.384   n0006<0>
    SLICE_X29Y104.DMUX   Tilo                  0.078   sr_3/sr_temp_3_C_3
                                                       sr_3/rst_sr_in[0]_AND_7_o1
    SLICE_X28Y104.CLK    net (fanout=2)        0.097   sr_3/rst_sr_in[0]_AND_7_o
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.532ns logic, 0.481ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_3sr_temp_1_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_3sr_temp_1_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.767ns.
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO1     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X26Y105.A3     net (fanout=13)       0.976   n0006<1>
    SLICE_X26Y105.A      Tilo                  0.068   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_6_o1
    SLICE_X27Y105.SR     net (fanout=2)        0.353   sr_3/rst_sr_in[1]_AND_6_o
    SLICE_X27Y105.CLK    Trck                  0.297   sr_3/sr_temp_1_LDC
                                                       sr_3/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (2.438ns logic, 1.329ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X26Y105.A4     net (fanout=5)        1.270   sync_out<0>
    SLICE_X26Y105.A      Tilo                  0.068   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_6_o1
    SLICE_X27Y105.SR     net (fanout=2)        0.353   sr_3/rst_sr_in[1]_AND_6_o
    SLICE_X27Y105.CLK    Trck                  0.297   sr_3/sr_temp_1_LDC
                                                       sr_3/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (0.746ns logic, 1.623ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.399ns (requirement - data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO1     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X26Y105.A3     net (fanout=13)       0.976   n0006<1>
    SLICE_X26Y105.AMUX   Tilo                  0.189   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_5_o1
    SLICE_X27Y105.CLK    net (fanout=2)        0.363   sr_3/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (2.262ns logic, 1.339ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.796ns (requirement - data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X26Y105.A4     net (fanout=5)        1.270   sync_out<0>
    SLICE_X26Y105.AMUX   Tilo                  0.190   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_5_o1
    SLICE_X27Y105.CLK    net (fanout=2)        0.363   sr_3/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.571ns logic, 1.633ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_3sr_temp_1_LDC = MAXDELAY TO TIMEGRP "TO_sr_3sr_temp_1_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X26Y105.A4     net (fanout=5)        0.520   sync_out<0>
    SLICE_X26Y105.A      Tilo                  0.034   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_6_o1
    SLICE_X27Y105.SR     net (fanout=2)        0.134   sr_3/rst_sr_in[1]_AND_6_o
    SLICE_X27Y105.CLK    Tremck      (-Th)    -0.075   sr_3/sr_temp_1_LDC
                                                       sr_3/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.224ns logic, 0.654ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.159ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[1]_AND_5_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO1     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X26Y105.A3     net (fanout=13)       0.462   n0006<1>
    SLICE_X26Y105.A      Tilo                  0.034   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_6_o1
    SLICE_X27Y105.SR     net (fanout=2)        0.134   sr_3/rst_sr_in[1]_AND_6_o
    SLICE_X27Y105.CLK    Tremck      (-Th)    -0.075   sr_3/sr_temp_1_LDC
                                                       sr_3/sr_temp_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.563ns logic, 0.596ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.860ns (data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Data Path Delay:      0.860ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X26Y105.A4     net (fanout=5)        0.520   sync_out<0>
    SLICE_X26Y105.AMUX   Tilo                  0.079   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_5_o1
    SLICE_X27Y105.CLK    net (fanout=2)        0.146   sr_3/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.194ns logic, 0.666ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_1_LDC (SLICE_X27Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.142ns (data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_1_LDC (LATCH)
  Data Path Delay:      1.142ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO1     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X26Y105.A3     net (fanout=13)       0.462   n0006<1>
    SLICE_X26Y105.AMUX   Tilo                  0.080   sr_3/sr_temp_1_C_1
                                                       sr_3/rst_sr_in[1]_AND_5_o1
    SLICE_X27Y105.CLK    net (fanout=2)        0.146   sr_3/rst_sr_in[1]_AND_5_o
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.534ns logic, 0.608ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_sr_3sr_temp_2_LDC = MAXDELAY TO TIMEGRP 
"TO_sr_3sr_temp_2_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.572ns.
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO2     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X31Y105.A4     net (fanout=13)       0.783   n0006<2>
    SLICE_X31Y105.A      Tilo                  0.068   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_4_o1
    SLICE_X31Y105.SR     net (fanout=2)        0.351   sr_3/rst_sr_in[2]_AND_4_o
    SLICE_X31Y105.CLK    Trck                  0.297   sr_3/sr_temp_2_LDC
                                                       sr_3/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (2.438ns logic, 1.134ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X31Y105.A5     net (fanout=5)        0.901   sync_out<0>
    SLICE_X31Y105.A      Tilo                  0.068   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_4_o1
    SLICE_X31Y105.SR     net (fanout=2)        0.351   sr_3/rst_sr_in[2]_AND_4_o
    SLICE_X31Y105.CLK    Trck                  0.297   sr_3/sr_temp_2_LDC
                                                       sr_3/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.746ns logic, 1.252ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.490ns (requirement - data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO2     Trcko_DOA             2.073   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X31Y105.A4     net (fanout=13)       0.783   n0006<2>
    SLICE_X31Y105.AMUX   Tilo                  0.186   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_3_o1
    SLICE_X31Y105.CLK    net (fanout=2)        0.468   sr_3/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (2.259ns logic, 1.251ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.057ns (requirement - data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.381   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X31Y105.A5     net (fanout=5)        0.901   sync_out<0>
    SLICE_X31Y105.AMUX   Tilo                  0.193   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_3_o1
    SLICE_X31Y105.CLK    net (fanout=2)        0.468   sr_3/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.574ns logic, 1.369ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_sr_3sr_temp_2_LDC = MAXDELAY TO TIMEGRP "TO_sr_3sr_temp_2_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X31Y105.A5     net (fanout=5)        0.380   sync_out<0>
    SLICE_X31Y105.A      Tilo                  0.034   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_4_o1
    SLICE_X31Y105.SR     net (fanout=2)        0.132   sr_3/rst_sr_in[2]_AND_4_o
    SLICE_X31Y105.CLK    Tremck      (-Th)    -0.075   sr_3/sr_temp_2_LDC
                                                       sr_3/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.224ns logic, 0.512ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    sr_3/rst_sr_in[2]_AND_3_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO2     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X31Y105.A4     net (fanout=13)       0.390   n0006<2>
    SLICE_X31Y105.A      Tilo                  0.034   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_4_o1
    SLICE_X31Y105.SR     net (fanout=2)        0.132   sr_3/rst_sr_in[2]_AND_4_o
    SLICE_X31Y105.CLK    Tremck      (-Th)    -0.075   sr_3/sr_temp_2_LDC
                                                       sr_3/sr_temp_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.563ns logic, 0.522ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.760ns (data path)
  Source:               vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Data Path Delay:      0.760ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.115   sync_out<0>
                                                       vio_3/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG
    SLICE_X31Y105.A5     net (fanout=5)        0.380   sync_out<0>
    SLICE_X31Y105.AMUX   Tilo                  0.078   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_3_o1
    SLICE_X31Y105.CLK    net (fanout=2)        0.187   sr_3/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.193ns logic, 0.567ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point sr_3/sr_temp_2_LDC (SLICE_X31Y105.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.109ns (data path)
  Source:               bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          sr_3/sr_temp_2_LDC (LATCH)
  Data Path Delay:      1.109ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to sr_3/sr_temp_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y42.DO2     Trcko_DOA             0.454   bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       bram_3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X31Y105.A4     net (fanout=13)       0.390   n0006<2>
    SLICE_X31Y105.AMUX   Tilo                  0.078   sr_3/sr_temp_2_LDC
                                                       sr_3/rst_sr_in[2]_AND_3_o1
    SLICE_X31Y105.CLK    net (fanout=2)        0.187   sr_3/rst_sr_in[2]_AND_3_o
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.532ns logic, 0.577ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      4.108ns|      3.767ns|            0|            0|         1019|           16|
| TS_TO_sr_3sr_temp_3_LDC       |     10.000ns|      3.617ns|          N/A|            0|            0|            4|            0|
| TS_TO_sr_3sr_temp_0_LDC       |     10.000ns|      3.411ns|          N/A|            0|            0|            4|            0|
| TS_TO_sr_3sr_temp_1_LDC       |     10.000ns|      3.767ns|          N/A|            0|            0|            4|            0|
| TS_TO_sr_3sr_temp_2_LDC       |     10.000ns|      3.572ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.108|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1035 paths, 0 nets, and 804 connections

Design statistics:
   Minimum period:   4.108ns{1}   (Maximum frequency: 243.427MHz)
   Maximum path delay from/to any node:   3.767ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 17 10:20:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 499 MB



