
VisiTune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fd8  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001389c  0800a194  0800a194  0000b194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801da30  0801da30  0001f01c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801da30  0801da30  0001ea30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801da38  0801da38  0001f01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801da38  0801da38  0001ea38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801da3c  0801da3c  0001ea3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20040000  0801da40  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00043bb4  2004001c  0801da5c  0001f01c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20083bd0  0801da5c  0001fbd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026003  00000000  00000000  0001f04c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004463  00000000  00000000  0004504f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001978  00000000  00000000  000494b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012e5  00000000  00000000  0004ae30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d70d  00000000  00000000  0004c115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e6c5  00000000  00000000  00079822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f3e1  00000000  00000000  00097ee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001b72c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cd8  00000000  00000000  001b7380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001be058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000303b  00000000  00000000  001be0b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000c8  00000000  00000000  001c10f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004001c 	.word	0x2004001c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800a17c 	.word	0x0800a17c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040020 	.word	0x20040020
 80001f8:	0800a17c 	.word	0x0800a17c

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	@ 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	3c01      	subs	r4, #1
 8000338:	bf28      	it	cs
 800033a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800033e:	d2e9      	bcs.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__aeabi_d2f>:
 8000998:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800099c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009a0:	bf24      	itt	cs
 80009a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009aa:	d90d      	bls.n	80009c8 <__aeabi_d2f+0x30>
 80009ac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009b8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c0:	bf08      	it	eq
 80009c2:	f020 0001 	biceq.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009cc:	d121      	bne.n	8000a12 <__aeabi_d2f+0x7a>
 80009ce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009d2:	bfbc      	itt	lt
 80009d4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009d8:	4770      	bxlt	lr
 80009da:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009de:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e2:	f1c2 0218 	rsb	r2, r2, #24
 80009e6:	f1c2 0c20 	rsb	ip, r2, #32
 80009ea:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ee:	fa20 f002 	lsr.w	r0, r0, r2
 80009f2:	bf18      	it	ne
 80009f4:	f040 0001 	orrne.w	r0, r0, #1
 80009f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a04:	ea40 000c 	orr.w	r0, r0, ip
 8000a08:	fa23 f302 	lsr.w	r3, r3, r2
 8000a0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a10:	e7cc      	b.n	80009ac <__aeabi_d2f+0x14>
 8000a12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a16:	d107      	bne.n	8000a28 <__aeabi_d2f+0x90>
 8000a18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a1c:	bf1e      	ittt	ne
 8000a1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a26:	4770      	bxne	lr
 8000a28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_uldivmod>:
 8000a38:	b953      	cbnz	r3, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3a:	b94a      	cbnz	r2, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	bf08      	it	eq
 8000a40:	2800      	cmpeq	r0, #0
 8000a42:	bf1c      	itt	ne
 8000a44:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a48:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a4c:	f000 b988 	b.w	8000d60 <__aeabi_idiv0>
 8000a50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a58:	f000 f806 	bl	8000a68 <__udivmoddi4>
 8000a5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a64:	b004      	add	sp, #16
 8000a66:	4770      	bx	lr

08000a68 <__udivmoddi4>:
 8000a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a6c:	9d08      	ldr	r5, [sp, #32]
 8000a6e:	468e      	mov	lr, r1
 8000a70:	4604      	mov	r4, r0
 8000a72:	4688      	mov	r8, r1
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d14a      	bne.n	8000b0e <__udivmoddi4+0xa6>
 8000a78:	428a      	cmp	r2, r1
 8000a7a:	4617      	mov	r7, r2
 8000a7c:	d962      	bls.n	8000b44 <__udivmoddi4+0xdc>
 8000a7e:	fab2 f682 	clz	r6, r2
 8000a82:	b14e      	cbz	r6, 8000a98 <__udivmoddi4+0x30>
 8000a84:	f1c6 0320 	rsb	r3, r6, #32
 8000a88:	fa01 f806 	lsl.w	r8, r1, r6
 8000a8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000a90:	40b7      	lsls	r7, r6
 8000a92:	ea43 0808 	orr.w	r8, r3, r8
 8000a96:	40b4      	lsls	r4, r6
 8000a98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a9c:	fa1f fc87 	uxth.w	ip, r7
 8000aa0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000aa4:	0c23      	lsrs	r3, r4, #16
 8000aa6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000aaa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aae:	fb01 f20c 	mul.w	r2, r1, ip
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	d909      	bls.n	8000aca <__udivmoddi4+0x62>
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000abc:	f080 80ea 	bcs.w	8000c94 <__udivmoddi4+0x22c>
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	f240 80e7 	bls.w	8000c94 <__udivmoddi4+0x22c>
 8000ac6:	3902      	subs	r1, #2
 8000ac8:	443b      	add	r3, r7
 8000aca:	1a9a      	subs	r2, r3, r2
 8000acc:	b2a3      	uxth	r3, r4
 8000ace:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ad2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ada:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ade:	459c      	cmp	ip, r3
 8000ae0:	d909      	bls.n	8000af6 <__udivmoddi4+0x8e>
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ae8:	f080 80d6 	bcs.w	8000c98 <__udivmoddi4+0x230>
 8000aec:	459c      	cmp	ip, r3
 8000aee:	f240 80d3 	bls.w	8000c98 <__udivmoddi4+0x230>
 8000af2:	443b      	add	r3, r7
 8000af4:	3802      	subs	r0, #2
 8000af6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000afa:	eba3 030c 	sub.w	r3, r3, ip
 8000afe:	2100      	movs	r1, #0
 8000b00:	b11d      	cbz	r5, 8000b0a <__udivmoddi4+0xa2>
 8000b02:	40f3      	lsrs	r3, r6
 8000b04:	2200      	movs	r2, #0
 8000b06:	e9c5 3200 	strd	r3, r2, [r5]
 8000b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	d905      	bls.n	8000b1e <__udivmoddi4+0xb6>
 8000b12:	b10d      	cbz	r5, 8000b18 <__udivmoddi4+0xb0>
 8000b14:	e9c5 0100 	strd	r0, r1, [r5]
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4608      	mov	r0, r1
 8000b1c:	e7f5      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b1e:	fab3 f183 	clz	r1, r3
 8000b22:	2900      	cmp	r1, #0
 8000b24:	d146      	bne.n	8000bb4 <__udivmoddi4+0x14c>
 8000b26:	4573      	cmp	r3, lr
 8000b28:	d302      	bcc.n	8000b30 <__udivmoddi4+0xc8>
 8000b2a:	4282      	cmp	r2, r0
 8000b2c:	f200 8105 	bhi.w	8000d3a <__udivmoddi4+0x2d2>
 8000b30:	1a84      	subs	r4, r0, r2
 8000b32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b36:	2001      	movs	r0, #1
 8000b38:	4690      	mov	r8, r2
 8000b3a:	2d00      	cmp	r5, #0
 8000b3c:	d0e5      	beq.n	8000b0a <__udivmoddi4+0xa2>
 8000b3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000b42:	e7e2      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b44:	2a00      	cmp	r2, #0
 8000b46:	f000 8090 	beq.w	8000c6a <__udivmoddi4+0x202>
 8000b4a:	fab2 f682 	clz	r6, r2
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	f040 80a4 	bne.w	8000c9c <__udivmoddi4+0x234>
 8000b54:	1a8a      	subs	r2, r1, r2
 8000b56:	0c03      	lsrs	r3, r0, #16
 8000b58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b5c:	b280      	uxth	r0, r0
 8000b5e:	b2bc      	uxth	r4, r7
 8000b60:	2101      	movs	r1, #1
 8000b62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d907      	bls.n	8000b86 <__udivmoddi4+0x11e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000b7c:	d202      	bcs.n	8000b84 <__udivmoddi4+0x11c>
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	f200 80e0 	bhi.w	8000d44 <__udivmoddi4+0x2dc>
 8000b84:	46c4      	mov	ip, r8
 8000b86:	1a9b      	subs	r3, r3, r2
 8000b88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b94:	fb02 f404 	mul.w	r4, r2, r4
 8000b98:	429c      	cmp	r4, r3
 8000b9a:	d907      	bls.n	8000bac <__udivmoddi4+0x144>
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ba2:	d202      	bcs.n	8000baa <__udivmoddi4+0x142>
 8000ba4:	429c      	cmp	r4, r3
 8000ba6:	f200 80ca 	bhi.w	8000d3e <__udivmoddi4+0x2d6>
 8000baa:	4602      	mov	r2, r0
 8000bac:	1b1b      	subs	r3, r3, r4
 8000bae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bb2:	e7a5      	b.n	8000b00 <__udivmoddi4+0x98>
 8000bb4:	f1c1 0620 	rsb	r6, r1, #32
 8000bb8:	408b      	lsls	r3, r1
 8000bba:	fa22 f706 	lsr.w	r7, r2, r6
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000bc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000bc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bd0:	4323      	orrs	r3, r4
 8000bd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000bd6:	fa1f fc87 	uxth.w	ip, r7
 8000bda:	fbbe f0f9 	udiv	r0, lr, r9
 8000bde:	0c1c      	lsrs	r4, r3, #16
 8000be0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000be4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000be8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	fa02 f201 	lsl.w	r2, r2, r1
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x1a0>
 8000bf4:	193c      	adds	r4, r7, r4
 8000bf6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000bfa:	f080 809c 	bcs.w	8000d36 <__udivmoddi4+0x2ce>
 8000bfe:	45a6      	cmp	lr, r4
 8000c00:	f240 8099 	bls.w	8000d36 <__udivmoddi4+0x2ce>
 8000c04:	3802      	subs	r0, #2
 8000c06:	443c      	add	r4, r7
 8000c08:	eba4 040e 	sub.w	r4, r4, lr
 8000c0c:	fa1f fe83 	uxth.w	lr, r3
 8000c10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c14:	fb09 4413 	mls	r4, r9, r3, r4
 8000c18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c20:	45a4      	cmp	ip, r4
 8000c22:	d908      	bls.n	8000c36 <__udivmoddi4+0x1ce>
 8000c24:	193c      	adds	r4, r7, r4
 8000c26:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c2a:	f080 8082 	bcs.w	8000d32 <__udivmoddi4+0x2ca>
 8000c2e:	45a4      	cmp	ip, r4
 8000c30:	d97f      	bls.n	8000d32 <__udivmoddi4+0x2ca>
 8000c32:	3b02      	subs	r3, #2
 8000c34:	443c      	add	r4, r7
 8000c36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c3a:	eba4 040c 	sub.w	r4, r4, ip
 8000c3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c42:	4564      	cmp	r4, ip
 8000c44:	4673      	mov	r3, lr
 8000c46:	46e1      	mov	r9, ip
 8000c48:	d362      	bcc.n	8000d10 <__udivmoddi4+0x2a8>
 8000c4a:	d05f      	beq.n	8000d0c <__udivmoddi4+0x2a4>
 8000c4c:	b15d      	cbz	r5, 8000c66 <__udivmoddi4+0x1fe>
 8000c4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000c52:	eb64 0409 	sbc.w	r4, r4, r9
 8000c56:	fa04 f606 	lsl.w	r6, r4, r6
 8000c5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000c5e:	431e      	orrs	r6, r3
 8000c60:	40cc      	lsrs	r4, r1
 8000c62:	e9c5 6400 	strd	r6, r4, [r5]
 8000c66:	2100      	movs	r1, #0
 8000c68:	e74f      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000c6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c6e:	0c01      	lsrs	r1, r0, #16
 8000c70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c74:	b280      	uxth	r0, r0
 8000c76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4638      	mov	r0, r7
 8000c7e:	463c      	mov	r4, r7
 8000c80:	46b8      	mov	r8, r7
 8000c82:	46be      	mov	lr, r7
 8000c84:	2620      	movs	r6, #32
 8000c86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c8a:	eba2 0208 	sub.w	r2, r2, r8
 8000c8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c92:	e766      	b.n	8000b62 <__udivmoddi4+0xfa>
 8000c94:	4601      	mov	r1, r0
 8000c96:	e718      	b.n	8000aca <__udivmoddi4+0x62>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	e72c      	b.n	8000af6 <__udivmoddi4+0x8e>
 8000c9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ca0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	40b1      	lsls	r1, r6
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cb6:	b2bc      	uxth	r4, r7
 8000cb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cbc:	0c11      	lsrs	r1, r2, #16
 8000cbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc2:	fb08 f904 	mul.w	r9, r8, r4
 8000cc6:	40b0      	lsls	r0, r6
 8000cc8:	4589      	cmp	r9, r1
 8000cca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cce:	b280      	uxth	r0, r0
 8000cd0:	d93e      	bls.n	8000d50 <__udivmoddi4+0x2e8>
 8000cd2:	1879      	adds	r1, r7, r1
 8000cd4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000cd8:	d201      	bcs.n	8000cde <__udivmoddi4+0x276>
 8000cda:	4589      	cmp	r9, r1
 8000cdc:	d81f      	bhi.n	8000d1e <__udivmoddi4+0x2b6>
 8000cde:	eba1 0109 	sub.w	r1, r1, r9
 8000ce2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ce6:	fb09 f804 	mul.w	r8, r9, r4
 8000cea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cee:	b292      	uxth	r2, r2
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	4542      	cmp	r2, r8
 8000cf6:	d229      	bcs.n	8000d4c <__udivmoddi4+0x2e4>
 8000cf8:	18ba      	adds	r2, r7, r2
 8000cfa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000cfe:	d2c4      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d00:	4542      	cmp	r2, r8
 8000d02:	d2c2      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d04:	f1a9 0102 	sub.w	r1, r9, #2
 8000d08:	443a      	add	r2, r7
 8000d0a:	e7be      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d0c:	45f0      	cmp	r8, lr
 8000d0e:	d29d      	bcs.n	8000c4c <__udivmoddi4+0x1e4>
 8000d10:	ebbe 0302 	subs.w	r3, lr, r2
 8000d14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d18:	3801      	subs	r0, #1
 8000d1a:	46e1      	mov	r9, ip
 8000d1c:	e796      	b.n	8000c4c <__udivmoddi4+0x1e4>
 8000d1e:	eba7 0909 	sub.w	r9, r7, r9
 8000d22:	4449      	add	r1, r9
 8000d24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2c:	fb09 f804 	mul.w	r8, r9, r4
 8000d30:	e7db      	b.n	8000cea <__udivmoddi4+0x282>
 8000d32:	4673      	mov	r3, lr
 8000d34:	e77f      	b.n	8000c36 <__udivmoddi4+0x1ce>
 8000d36:	4650      	mov	r0, sl
 8000d38:	e766      	b.n	8000c08 <__udivmoddi4+0x1a0>
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e6fd      	b.n	8000b3a <__udivmoddi4+0xd2>
 8000d3e:	443b      	add	r3, r7
 8000d40:	3a02      	subs	r2, #2
 8000d42:	e733      	b.n	8000bac <__udivmoddi4+0x144>
 8000d44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	e71c      	b.n	8000b86 <__udivmoddi4+0x11e>
 8000d4c:	4649      	mov	r1, r9
 8000d4e:	e79c      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d50:	eba1 0109 	sub.w	r1, r1, r9
 8000d54:	46c4      	mov	ip, r8
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	e7c4      	b.n	8000cea <__udivmoddi4+0x282>

08000d60 <__aeabi_idiv0>:
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <ADC_ReadAll_Polling>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ADC_ReadAll_Polling(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  	HAL_ADC_Start(&hadc1);
 8000d6a:	4810      	ldr	r0, [pc, #64]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d6c:	f002 fbe6 	bl	800353c <HAL_ADC_Start>
    for (int i = 0; i < 4; i++)
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	e012      	b.n	8000d9c <ADC_ReadAll_Polling+0x38>
    {
        if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK)
 8000d76:	2105      	movs	r1, #5
 8000d78:	480c      	ldr	r0, [pc, #48]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d7a:	f002 fc42 	bl	8003602 <HAL_ADC_PollForConversion>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d108      	bne.n	8000d96 <ADC_ReadAll_Polling+0x32>
        {
            adc_buf[i] = HAL_ADC_GetValue(&hadc1);
 8000d84:	4809      	ldr	r0, [pc, #36]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d86:	f002 fccb 	bl	8003720 <HAL_ADC_GetValue>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	b299      	uxth	r1, r3
 8000d8e:	4a08      	ldr	r2, [pc, #32]	@ (8000db0 <ADC_ReadAll_Polling+0x4c>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 4; i++)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2b03      	cmp	r3, #3
 8000da0:	dde9      	ble.n	8000d76 <ADC_ReadAll_Polling+0x12>
        }
    }
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20040038 	.word	0x20040038
 8000db0:	200403b0 	.word	0x200403b0

08000db4 <processFFT>:

void processFFT(const q15_t* in, q15_t* out, uint16_t num_samples) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b098      	sub	sp, #96	@ 0x60
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	80fb      	strh	r3, [r7, #6]
	uint32_t pos = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
	ADC_ReadAll_Polling();
 8000dc6:	f7ff ffcd 	bl	8000d64 <ADC_ReadAll_Polling>
	while ((pos + FFT_INCREMENT) <= num_samples) {
 8000dca:	e1ae      	b.n	800112a <processFFT+0x376>
		for (int i = 0; i < FFT_SIZE; i++) {
 8000dcc:	2300      	movs	r3, #0
 8000dce:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000dd0:	e02d      	b.n	8000e2e <processFFT+0x7a>
			float32_t sample = 0.0f;
 8000dd2:	f04f 0300 	mov.w	r3, #0
 8000dd6:	657b      	str	r3, [r7, #84]	@ 0x54
		    if (pos + i < num_samples) {
 8000dd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000dda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ddc:	441a      	add	r2, r3
 8000dde:	88fb      	ldrh	r3, [r7, #6]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d211      	bcs.n	8000e08 <processFFT+0x54>
		    	sample = (float32_t)in[pos + i] / 32768.0f;  // q15 â†’ float
 8000de4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000de8:	4413      	add	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	4413      	add	r3, r2
 8000df0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000df4:	ee07 3a90 	vmov	s15, r3
 8000df8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dfc:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 80010c8 <processFFT+0x314>
 8000e00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e04:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		    }
		    fft_in[i] = sample * window[i];
 8000e08:	4ab0      	ldr	r2, [pc, #704]	@ (80010cc <processFFT+0x318>)
 8000e0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	4413      	add	r3, r2
 8000e10:	ed93 7a00 	vldr	s14, [r3]
 8000e14:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8000e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e1c:	4aac      	ldr	r2, [pc, #688]	@ (80010d0 <processFFT+0x31c>)
 8000e1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	4413      	add	r3, r2
 8000e24:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_SIZE; i++) {
 8000e28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000e2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e34:	dbcd      	blt.n	8000dd2 <processFFT+0x1e>
		}

		arm_rfft_fast_f32(&rfft, fft_in, fft_out, 0);
 8000e36:	2300      	movs	r3, #0
 8000e38:	4aa6      	ldr	r2, [pc, #664]	@ (80010d4 <processFFT+0x320>)
 8000e3a:	49a5      	ldr	r1, [pc, #660]	@ (80010d0 <processFFT+0x31c>)
 8000e3c:	48a6      	ldr	r0, [pc, #664]	@ (80010d8 <processFFT+0x324>)
 8000e3e:	f008 fa89 	bl	8009354 <arm_rfft_fast_f32>

		int low_bin = 40;
 8000e42:	2328      	movs	r3, #40	@ 0x28
 8000e44:	633b      	str	r3, [r7, #48]	@ 0x30
		int high_bin = 90;
 8000e46:	235a      	movs	r3, #90	@ 0x5a
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
		//determine lowShelfGain (tied to adc_buf[0]
		uint32_t dial0 = adc_buf[0];
 8000e4a:	4ba4      	ldr	r3, [pc, #656]	@ (80010dc <processFFT+0x328>)
 8000e4c:	881b      	ldrh	r3, [r3, #0]
 8000e4e:	653b      	str	r3, [r7, #80]	@ 0x50
		if (dial0 < 15) dial0 = 0;
 8000e50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e52:	2b0e      	cmp	r3, #14
 8000e54:	d801      	bhi.n	8000e5a <processFFT+0xa6>
 8000e56:	2300      	movs	r3, #0
 8000e58:	653b      	str	r3, [r7, #80]	@ 0x50
		if (dial0 > 4000) dial0 = 4000;
 8000e5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e5c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000e60:	d902      	bls.n	8000e68 <processFFT+0xb4>
 8000e62:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000e66:	653b      	str	r3, [r7, #80]	@ 0x50
		uint32_t dial1 = adc_buf[1];
 8000e68:	4b9c      	ldr	r3, [pc, #624]	@ (80010dc <processFFT+0x328>)
 8000e6a:	885b      	ldrh	r3, [r3, #2]
 8000e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (dial1 < 15) dial1 = 0;
 8000e6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e70:	2b0e      	cmp	r3, #14
 8000e72:	d801      	bhi.n	8000e78 <processFFT+0xc4>
 8000e74:	2300      	movs	r3, #0
 8000e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (dial1 > 4000) dial1 = 4000;
 8000e78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e7a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000e7e:	d902      	bls.n	8000e86 <processFFT+0xd2>
 8000e80:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
		float32_t lowShelfGain = (dial0 * 1.0)/2000 * 1.0f;
 8000e86:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000e88:	f7ff fafa 	bl	8000480 <__aeabi_ui2d>
 8000e8c:	f04f 0200 	mov.w	r2, #0
 8000e90:	4b93      	ldr	r3, [pc, #588]	@ (80010e0 <processFFT+0x32c>)
 8000e92:	f7ff fc99 	bl	80007c8 <__aeabi_ddiv>
 8000e96:	4602      	mov	r2, r0
 8000e98:	460b      	mov	r3, r1
 8000e9a:	4610      	mov	r0, r2
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	f7ff fd7b 	bl	8000998 <__aeabi_d2f>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
		float32_t highShelfGain = (dial1 * 1.0)/2000 * 1.0f;
 8000ea6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000ea8:	f7ff faea 	bl	8000480 <__aeabi_ui2d>
 8000eac:	f04f 0200 	mov.w	r2, #0
 8000eb0:	4b8b      	ldr	r3, [pc, #556]	@ (80010e0 <processFFT+0x32c>)
 8000eb2:	f7ff fc89 	bl	80007c8 <__aeabi_ddiv>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	4610      	mov	r0, r2
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f7ff fd6b 	bl	8000998 <__aeabi_d2f>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24

		for (int b = 0; b < low_bin; b++) {
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000eca:	e046      	b.n	8000f5a <processFFT+0x1a6>
			float32_t t = (float)b / (float)low_bin; // 0..1
 8000ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ece:	ee07 3a90 	vmov	s15, r3
 8000ed2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ed8:	ee07 3a90 	vmov	s15, r3
 8000edc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ee0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ee4:	edc7 7a06 	vstr	s15, [r7, #24]
			float32_t weight = lowShelfGain + (1.0f - lowShelfGain) * t;
 8000ee8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000eec:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000ef0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef4:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f04:	edc7 7a05 	vstr	s15, [r7, #20]
			fft_out[b*2] *= weight;
 8000f08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	4a71      	ldr	r2, [pc, #452]	@ (80010d4 <processFFT+0x320>)
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	4413      	add	r3, r2
 8000f12:	ed93 7a00 	vldr	s14, [r3]
 8000f16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f22:	4a6c      	ldr	r2, [pc, #432]	@ (80010d4 <processFFT+0x320>)
 8000f24:	009b      	lsls	r3, r3, #2
 8000f26:	4413      	add	r3, r2
 8000f28:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2+1] *= weight;
 8000f2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	3301      	adds	r3, #1
 8000f32:	4a68      	ldr	r2, [pc, #416]	@ (80010d4 <processFFT+0x320>)
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4413      	add	r3, r2
 8000f38:	ed93 7a00 	vldr	s14, [r3]
 8000f3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	3301      	adds	r3, #1
 8000f42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f4a:	4a62      	ldr	r2, [pc, #392]	@ (80010d4 <processFFT+0x320>)
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	edc3 7a00 	vstr	s15, [r3]
		for (int b = 0; b < low_bin; b++) {
 8000f54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f56:	3301      	adds	r3, #1
 8000f58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	dbb4      	blt.n	8000ecc <processFFT+0x118>
		}

		for (int b = low_bin; b < high_bin; b++) {
 8000f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8000f66:	e046      	b.n	8000ff6 <processFFT+0x242>
//			float32_t t = (float)(b - high_bin) / (float)((300 - high_bin) - 1); // 0..1
//			float32_t weight = 1.0f + (highShelfGain - 1.0f) * t;
			float32_t t = (float)b / (float)low_bin; // 0..1
 8000f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f6a:	ee07 3a90 	vmov	s15, r3
 8000f6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f74:	ee07 3a90 	vmov	s15, r3
 8000f78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f80:	edc7 7a08 	vstr	s15, [r7, #32]
			float32_t weight = highShelfGain + (1.0f - highShelfGain) * t;
 8000f84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f88:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000f8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f90:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f98:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa0:	edc7 7a07 	vstr	s15, [r7, #28]
			fft_out[b*2] *= weight;
 8000fa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	4a4a      	ldr	r2, [pc, #296]	@ (80010d4 <processFFT+0x320>)
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	4413      	add	r3, r2
 8000fae:	ed93 7a00 	vldr	s14, [r3]
 8000fb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fbe:	4a45      	ldr	r2, [pc, #276]	@ (80010d4 <processFFT+0x320>)
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4413      	add	r3, r2
 8000fc4:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2+1] *= weight;
 8000fc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	3301      	adds	r3, #1
 8000fce:	4a41      	ldr	r2, [pc, #260]	@ (80010d4 <processFFT+0x320>)
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	4413      	add	r3, r2
 8000fd4:	ed93 7a00 	vldr	s14, [r3]
 8000fd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	3301      	adds	r3, #1
 8000fde:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fe6:	4a3b      	ldr	r2, [pc, #236]	@ (80010d4 <processFFT+0x320>)
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	4413      	add	r3, r2
 8000fec:	edc3 7a00 	vstr	s15, [r3]
		for (int b = low_bin; b < high_bin; b++) {
 8000ff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8000ff6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	dbb4      	blt.n	8000f68 <processFFT+0x1b4>
		}

		arm_rfft_fast_f32(&rfft, fft_out, fft_in, 1);
 8000ffe:	2301      	movs	r3, #1
 8001000:	4a33      	ldr	r2, [pc, #204]	@ (80010d0 <processFFT+0x31c>)
 8001002:	4934      	ldr	r1, [pc, #208]	@ (80010d4 <processFFT+0x320>)
 8001004:	4834      	ldr	r0, [pc, #208]	@ (80010d8 <processFFT+0x324>)
 8001006:	f008 f9a5 	bl	8009354 <arm_rfft_fast_f32>

		//don't get this
		for (int i = 0; i < FFT_INCREMENT; i++) {
 800100a:	2300      	movs	r3, #0
 800100c:	643b      	str	r3, [r7, #64]	@ 0x40
 800100e:	e016      	b.n	800103e <processFFT+0x28a>
			fft_in[i] += overlap[i];
 8001010:	4a2f      	ldr	r2, [pc, #188]	@ (80010d0 <processFFT+0x31c>)
 8001012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	4413      	add	r3, r2
 8001018:	ed93 7a00 	vldr	s14, [r3]
 800101c:	4a31      	ldr	r2, [pc, #196]	@ (80010e4 <processFFT+0x330>)
 800101e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	4413      	add	r3, r2
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800102c:	4a28      	ldr	r2, [pc, #160]	@ (80010d0 <processFFT+0x31c>)
 800102e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_INCREMENT; i++) {
 8001038:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800103a:	3301      	adds	r3, #1
 800103c:	643b      	str	r3, [r7, #64]	@ 0x40
 800103e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001044:	dbe4      	blt.n	8001010 <processFFT+0x25c>
		}
		//end don't get this

		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 8001046:	2300      	movs	r3, #0
 8001048:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800104a:	e030      	b.n	80010ae <processFFT+0x2fa>
			float32_t x = fft_in[i];
 800104c:	4a20      	ldr	r2, [pc, #128]	@ (80010d0 <processFFT+0x31c>)
 800104e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	4413      	add	r3, r2
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (x > 0.8f) x = 0.8f; //used to be 1.0
 8001058:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800105c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80010e8 <processFFT+0x334>
 8001060:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001068:	dd01      	ble.n	800106e <processFFT+0x2ba>
 800106a:	4b20      	ldr	r3, [pc, #128]	@ (80010ec <processFFT+0x338>)
 800106c:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (x < -0.8f) x = -0.8f; //same
 800106e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001072:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80010f0 <processFFT+0x33c>
 8001076:	eef4 7ac7 	vcmpe.f32	s15, s14
 800107a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107e:	d501      	bpl.n	8001084 <processFFT+0x2d0>
 8001080:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <processFFT+0x340>)
 8001082:	63bb      	str	r3, [r7, #56]	@ 0x38
			out[pos + i] = (int16_t)(x * 32767.0f);
 8001084:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001088:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80010f8 <processFFT+0x344>
 800108c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001090:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001092:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001094:	4413      	add	r3, r2
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	68ba      	ldr	r2, [r7, #8]
 800109a:	4413      	add	r3, r2
 800109c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010a0:	ee17 2a90 	vmov	r2, s15
 80010a4:	b212      	sxth	r2, r2
 80010a6:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 80010a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010aa:	3301      	adds	r3, #1
 80010ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80010b4:	da05      	bge.n	80010c2 <processFFT+0x30e>
 80010b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010ba:	441a      	add	r2, r3
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d3c4      	bcc.n	800104c <processFFT+0x298>
		}

		for (int i = 0; i < FFT_INCREMENT; ++i) {
 80010c2:	2300      	movs	r3, #0
 80010c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80010c6:	e028      	b.n	800111a <processFFT+0x366>
 80010c8:	47000000 	.word	0x47000000
 80010cc:	20082bb4 	.word	0x20082bb4
 80010d0:	200803b4 	.word	0x200803b4
 80010d4:	200813b4 	.word	0x200813b4
 80010d8:	20083bb4 	.word	0x20083bb4
 80010dc:	200403b0 	.word	0x200403b0
 80010e0:	409f4000 	.word	0x409f4000
 80010e4:	200823b4 	.word	0x200823b4
 80010e8:	3f4ccccd 	.word	0x3f4ccccd
 80010ec:	3f4ccccd 	.word	0x3f4ccccd
 80010f0:	bf4ccccd 	.word	0xbf4ccccd
 80010f4:	bf4ccccd 	.word	0xbf4ccccd
 80010f8:	46fffe00 	.word	0x46fffe00
			overlap[i] = fft_in[i+FFT_INCREMENT];
 80010fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010fe:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001102:	4a10      	ldr	r2, [pc, #64]	@ (8001144 <processFFT+0x390>)
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	4413      	add	r3, r2
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	490f      	ldr	r1, [pc, #60]	@ (8001148 <processFFT+0x394>)
 800110c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	440b      	add	r3, r1
 8001112:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT; ++i) {
 8001114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001116:	3301      	adds	r3, #1
 8001118:	637b      	str	r3, [r7, #52]	@ 0x34
 800111a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800111c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001120:	dbec      	blt.n	80010fc <processFFT+0x348>
		}

		pos += FFT_INCREMENT;
 8001122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001124:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001128:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while ((pos + FFT_INCREMENT) <= num_samples) {
 800112a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800112c:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	429a      	cmp	r2, r3
 8001134:	f67f ae4a 	bls.w	8000dcc <processFFT+0x18>
	}
}
 8001138:	bf00      	nop
 800113a:	bf00      	nop
 800113c:	3760      	adds	r7, #96	@ 0x60
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200803b4 	.word	0x200803b4
 8001148:	200823b4 	.word	0x200823b4

0800114c <read_keypad>:

char read_keypad() {
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b095      	sub	sp, #84	@ 0x54
 8001150:	af00      	add	r7, sp, #0
	// Row pins
	GPIO_TypeDef* ROW_PORT[4] = {Row_1_GPIO_Port, Row_2_GPIO_Port, Row_3_GPIO_Port, Row_4_GPIO_Port};
 8001152:	4b4a      	ldr	r3, [pc, #296]	@ (800127c <read_keypad+0x130>)
 8001154:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8001158:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800115a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t      ROW_PIN[4]  = {Row_1_Pin,       Row_2_Pin,       Row_3_Pin,       Row_4_Pin};
 800115e:	4a48      	ldr	r2, [pc, #288]	@ (8001280 <read_keypad+0x134>)
 8001160:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001168:	e883 0003 	stmia.w	r3, {r0, r1}

	// Col pins
	GPIO_TypeDef* COL_PORT[4] = {Col_1_GPIO_Port, Col_2_GPIO_Port, Col_3_GPIO_Port, Col_4_GPIO_Port};
 800116c:	4b45      	ldr	r3, [pc, #276]	@ (8001284 <read_keypad+0x138>)
 800116e:	f107 041c 	add.w	r4, r7, #28
 8001172:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001174:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t     COL_PIN[4]  = {Col_1_Pin,       Col_2_Pin,       Col_3_Pin,       Col_4_Pin};
 8001178:	4a43      	ldr	r2, [pc, #268]	@ (8001288 <read_keypad+0x13c>)
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001182:	e883 0003 	stmia.w	r3, {r0, r1}

	// Key map (customize to your keypad)
	char KEY_MAP[4][4] =
 8001186:	4b41      	ldr	r3, [pc, #260]	@ (800128c <read_keypad+0x140>)
 8001188:	1d3c      	adds	r4, r7, #4
 800118a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800118c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{'4','5','6','B'},
		{'7','8','9','C'},
		{'*','0','#','D'}
	};

	for (int c = 0; c < 4; c++)
 8001190:	2300      	movs	r3, #0
 8001192:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001194:	e069      	b.n	800126a <read_keypad+0x11e>
	{
		// Drive all columns HIGH
		for (int i = 0; i < 4; i++)
 8001196:	2300      	movs	r3, #0
 8001198:	64bb      	str	r3, [r7, #72]	@ 0x48
 800119a:	e012      	b.n	80011c2 <read_keypad+0x76>
			HAL_GPIO_WritePin(COL_PORT[i], COL_PIN[i], GPIO_PIN_SET);
 800119c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	3350      	adds	r3, #80	@ 0x50
 80011a2:	443b      	add	r3, r7
 80011a4:	f853 0c34 	ldr.w	r0, [r3, #-52]
 80011a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	3350      	adds	r3, #80	@ 0x50
 80011ae:	443b      	add	r3, r7
 80011b0:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80011b4:	2201      	movs	r2, #1
 80011b6:	4619      	mov	r1, r3
 80011b8:	f004 fa2e 	bl	8005618 <HAL_GPIO_WritePin>
		for (int i = 0; i < 4; i++)
 80011bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011be:	3301      	adds	r3, #1
 80011c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80011c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	dde9      	ble.n	800119c <read_keypad+0x50>

		// Drive only this column LOW
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 80011c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	3350      	adds	r3, #80	@ 0x50
 80011ce:	443b      	add	r3, r7
 80011d0:	f853 0c34 	ldr.w	r0, [r3, #-52]
 80011d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	3350      	adds	r3, #80	@ 0x50
 80011da:	443b      	add	r3, r7
 80011dc:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80011e0:	2200      	movs	r2, #0
 80011e2:	4619      	mov	r1, r3
 80011e4:	f004 fa18 	bl	8005618 <HAL_GPIO_WritePin>

		HAL_Delay(1); // settle time
 80011e8:	2001      	movs	r0, #1
 80011ea:	f001 fe29 	bl	8002e40 <HAL_Delay>

		// Read each row
		for (int r = 0; r < 4; r++)
 80011ee:	2300      	movs	r3, #0
 80011f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80011f2:	e034      	b.n	800125e <read_keypad+0x112>
		{
			if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 80011f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	3350      	adds	r3, #80	@ 0x50
 80011fa:	443b      	add	r3, r7
 80011fc:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8001200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	3350      	adds	r3, #80	@ 0x50
 8001206:	443b      	add	r3, r7
 8001208:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800120c:	4619      	mov	r1, r3
 800120e:	4610      	mov	r0, r2
 8001210:	f004 f9ea 	bl	80055e8 <HAL_GPIO_ReadPin>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d11e      	bne.n	8001258 <read_keypad+0x10c>
			{
				HAL_Delay(20);   // debounce
 800121a:	2014      	movs	r0, #20
 800121c:	f001 fe10 	bl	8002e40 <HAL_Delay>
				if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 8001220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	3350      	adds	r3, #80	@ 0x50
 8001226:	443b      	add	r3, r7
 8001228:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 800122c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	3350      	adds	r3, #80	@ 0x50
 8001232:	443b      	add	r3, r7
 8001234:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001238:	4619      	mov	r1, r3
 800123a:	4610      	mov	r0, r2
 800123c:	f004 f9d4 	bl	80055e8 <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d108      	bne.n	8001258 <read_keypad+0x10c>
					return KEY_MAP[r][c];
 8001246:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	3350      	adds	r3, #80	@ 0x50
 800124c:	19da      	adds	r2, r3, r7
 800124e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001250:	4413      	add	r3, r2
 8001252:	3b4c      	subs	r3, #76	@ 0x4c
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	e00c      	b.n	8001272 <read_keypad+0x126>
		for (int r = 0; r < 4; r++)
 8001258:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800125a:	3301      	adds	r3, #1
 800125c:	647b      	str	r3, [r7, #68]	@ 0x44
 800125e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001260:	2b03      	cmp	r3, #3
 8001262:	ddc7      	ble.n	80011f4 <read_keypad+0xa8>
	for (int c = 0; c < 4; c++)
 8001264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001266:	3301      	adds	r3, #1
 8001268:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800126a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800126c:	2b03      	cmp	r3, #3
 800126e:	dd92      	ble.n	8001196 <read_keypad+0x4a>
			}
		}
	}

	return 0;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3754      	adds	r7, #84	@ 0x54
 8001276:	46bd      	mov	sp, r7
 8001278:	bd90      	pop	{r4, r7, pc}
 800127a:	bf00      	nop
 800127c:	0800a194 	.word	0x0800a194
 8001280:	0800a1a4 	.word	0x0800a1a4
 8001284:	0800a1ac 	.word	0x0800a1ac
 8001288:	0800a1bc 	.word	0x0800a1bc
 800128c:	0800a1c4 	.word	0x0800a1c4

08001290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b090      	sub	sp, #64	@ 0x40
 8001294:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001296:	f001 fd5e 	bl	8002d56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129a:	f000 f98b 	bl	80015b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800129e:	f000 fc55 	bl	8001b4c <MX_GPIO_Init>
  MX_DMA_Init();
 80012a2:	f000 fc19 	bl	8001ad8 <MX_DMA_Init>
  MX_SPI1_Init();
 80012a6:	f000 faeb 	bl	8001880 <MX_SPI1_Init>
  MX_TIM1_Init();
 80012aa:	f000 fb27 	bl	80018fc <MX_TIM1_Init>
  MX_DAC1_Init();
 80012ae:	f000 fa65 	bl	800177c <MX_DAC1_Init>
  MX_TIM2_Init();
 80012b2:	f000 fb75 	bl	80019a0 <MX_TIM2_Init>
  MX_ADC1_Init();
 80012b6:	f000 f9cd 	bl	8001654 <MX_ADC1_Init>
  MX_TIM3_Init();
 80012ba:	f000 fbbf 	bl	8001a3c <MX_TIM3_Init>
  MX_LPUART1_UART_Init();
 80012be:	f000 fa91 	bl	80017e4 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
//  tft_init();
//  tft_fill_rect(0, 0, 480, 320, 0xAAAA);
  // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON

  uart_start_header_rx();
 80012c2:	f000 fe23 	bl	8001f0c <uart_start_header_rx>

  /* Start TIM2 (48 kHz trigger) */
  HAL_TIM_Base_Start(&htim2);
 80012c6:	48a6      	ldr	r0, [pc, #664]	@ (8001560 <main+0x2d0>)
 80012c8:	f006 fa58 	bl	800777c <HAL_TIM_Base_Start>

  /* Init DAC circular buffer to mid-scale (silence) */
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 80012cc:	2300      	movs	r3, #0
 80012ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80012d0:	e008      	b.n	80012e4 <main+0x54>
      dac_buf[i] = 2048; // mid-scale for 12-bit
 80012d2:	4aa4      	ldr	r2, [pc, #656]	@ (8001564 <main+0x2d4>)
 80012d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 80012de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e0:	3301      	adds	r3, #1
 80012e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80012e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e6:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d9f1      	bls.n	80012d2 <main+0x42>
  }

  /* Start DAC in circular DMA mode over dac_buf */
  if (HAL_DAC_Start_DMA(&hdac1,
 80012ee:	2300      	movs	r3, #0
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 80012f6:	4a9b      	ldr	r2, [pc, #620]	@ (8001564 <main+0x2d4>)
 80012f8:	2100      	movs	r1, #0
 80012fa:	489b      	ldr	r0, [pc, #620]	@ (8001568 <main+0x2d8>)
 80012fc:	f003 fac4 	bl	8004888 <HAL_DAC_Start_DMA>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <main+0x7a>
                        DAC_CHANNEL_1,
                        (uint32_t *)dac_buf,
                        DAC_BUF_SAMPLES,
                        DAC_ALIGN_12B_R) != HAL_OK) {
      Error_Handler();
 8001306:	f000 ff59 	bl	80021bc <Error_Handler>
  }

  //INIT FIR
  arm_rfft_fast_init_f32(&rfft, FFT_SIZE);
 800130a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800130e:	4897      	ldr	r0, [pc, #604]	@ (800156c <main+0x2dc>)
 8001310:	f007 ff3c 	bl	800918c <arm_rfft_fast_init_f32>
  for (int i = 0; i < FFT_SIZE; i++) {
 8001314:	2300      	movs	r3, #0
 8001316:	633b      	str	r3, [r7, #48]	@ 0x30
 8001318:	e023      	b.n	8001362 <main+0xd2>
      window[i] = 0.5f - 0.5f * arm_cos_f32((2 * PI * i) / (FFT_SIZE - 1));
 800131a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800131c:	ee07 3a90 	vmov	s15, r3
 8001320:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001324:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8001570 <main+0x2e0>
 8001328:	ee67 7a87 	vmul.f32	s15, s15, s14
 800132c:	eddf 6a91 	vldr	s13, [pc, #580]	@ 8001574 <main+0x2e4>
 8001330:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001334:	eeb0 0a47 	vmov.f32	s0, s14
 8001338:	f008 fbea 	bl	8009b10 <arm_cos_f32>
 800133c:	eef0 7a40 	vmov.f32	s15, s0
 8001340:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001344:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001348:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800134c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001350:	4a89      	ldr	r2, [pc, #548]	@ (8001578 <main+0x2e8>)
 8001352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4413      	add	r3, r2
 8001358:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < FFT_SIZE; i++) {
 800135c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800135e:	3301      	adds	r3, #1
 8001360:	633b      	str	r3, [r7, #48]	@ 0x30
 8001362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001368:	dbd7      	blt.n	800131a <main+0x8a>
  }
  memset(overlap, 0, sizeof(overlap));
 800136a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800136e:	2100      	movs	r1, #0
 8001370:	4882      	ldr	r0, [pc, #520]	@ (800157c <main+0x2ec>)
 8001372:	f008 fed7 	bl	800a124 <memset>
  //END INIT FIR


  // Start the ADC reads for the potentiometers and sliders
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001376:	217f      	movs	r1, #127	@ 0x7f
 8001378:	4881      	ldr	r0, [pc, #516]	@ (8001580 <main+0x2f0>)
 800137a:	f003 f8bf 	bl	80044fc <HAL_ADCEx_Calibration_Start>


  while (1)
  {

	  keyPress = read_keypad();
 800137e:	f7ff fee5 	bl	800114c <read_keypad>
 8001382:	4603      	mov	r3, r0
 8001384:	461a      	mov	r2, r3
 8001386:	4b7f      	ldr	r3, [pc, #508]	@ (8001584 <main+0x2f4>)
 8001388:	701a      	strb	r2, [r3, #0]
	  // 1) Handle image packets
	  if (image_pkt_ready) {
 800138a:	4b7f      	ldr	r3, [pc, #508]	@ (8001588 <main+0x2f8>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	b2db      	uxtb	r3, r3
 8001390:	2b00      	cmp	r3, #0
 8001392:	d047      	beq.n	8001424 <main+0x194>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001394:	b672      	cpsid	i
}
 8001396:	bf00      	nop
	      __disable_irq();
	      uint16_t payload_len = image_pkt_len;   // bytes of image payload
 8001398:	4b7c      	ldr	r3, [pc, #496]	@ (800158c <main+0x2fc>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	      image_pkt_ready = 0;
 800139e:	4b7a      	ldr	r3, [pc, #488]	@ (8001588 <main+0x2f8>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80013a4:	b662      	cpsie	i
}
 80013a6:	bf00      	nop
	      __enable_irq();

	      if (payload_len  <= sizeof(image_pkt_buf)) {
 80013a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013aa:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d830      	bhi.n	8001414 <main+0x184>

	          uint16_t recv_crc =
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80013b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013b4:	4a76      	ldr	r2, [pc, #472]	@ (8001590 <main+0x300>)
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	b21b      	sxth	r3, r3
 80013ba:	021b      	lsls	r3, r3, #8
 80013bc:	b21a      	sxth	r2, r3
	               (uint16_t)image_pkt_buf[payload_len + 1];
 80013be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013c0:	3301      	adds	r3, #1
 80013c2:	4973      	ldr	r1, [pc, #460]	@ (8001590 <main+0x300>)
 80013c4:	5ccb      	ldrb	r3, [r1, r3]
 80013c6:	b21b      	sxth	r3, r3
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21b      	sxth	r3, r3
	          uint16_t recv_crc =
 80013cc:	847b      	strh	r3, [r7, #34]	@ 0x22

	          uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2], image_pkt_buf, payload_len);
 80013ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013d0:	461a      	mov	r2, r3
 80013d2:	496f      	ldr	r1, [pc, #444]	@ (8001590 <main+0x300>)
 80013d4:	486f      	ldr	r0, [pc, #444]	@ (8001594 <main+0x304>)
 80013d6:	f000 fef7 	bl	80021c8 <crc16_ccitt>
 80013da:	4603      	mov	r3, r0
 80013dc:	843b      	strh	r3, [r7, #32]

	          if (calc_crc != recv_crc) {
 80013de:	8c3a      	ldrh	r2, [r7, #32]
 80013e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d008      	beq.n	80013f8 <main+0x168>
	              uint8_t nack = UART_ACK_ERR;
 80013e6:	2345      	movs	r3, #69	@ 0x45
 80013e8:	71fb      	strb	r3, [r7, #7]
	              HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80013ea:	1df9      	adds	r1, r7, #7
 80013ec:	230a      	movs	r3, #10
 80013ee:	2201      	movs	r2, #1
 80013f0:	4869      	ldr	r0, [pc, #420]	@ (8001598 <main+0x308>)
 80013f2:	f006 fd0d 	bl	8007e10 <HAL_UART_Transmit>
 80013f6:	e015      	b.n	8001424 <main+0x194>
	          } else {
	              // Example: full-frame 480x320 RGB565
	        	  parse_and_apply_image_packet(image_pkt_buf, payload_len);
 80013f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013fa:	4619      	mov	r1, r3
 80013fc:	4864      	ldr	r0, [pc, #400]	@ (8001590 <main+0x300>)
 80013fe:	f000 ff4e 	bl	800229e <parse_and_apply_image_packet>
	              // else: decode according to your actual format.

	              uint8_t ack = UART_ACK_OK;
 8001402:	2353      	movs	r3, #83	@ 0x53
 8001404:	71bb      	strb	r3, [r7, #6]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8001406:	1db9      	adds	r1, r7, #6
 8001408:	230a      	movs	r3, #10
 800140a:	2201      	movs	r2, #1
 800140c:	4862      	ldr	r0, [pc, #392]	@ (8001598 <main+0x308>)
 800140e:	f006 fcff 	bl	8007e10 <HAL_UART_Transmit>
 8001412:	e007      	b.n	8001424 <main+0x194>
	          }
	      } else {
	          uint8_t nack = UART_ACK_ERR;
 8001414:	2345      	movs	r3, #69	@ 0x45
 8001416:	717b      	strb	r3, [r7, #5]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8001418:	1d79      	adds	r1, r7, #5
 800141a:	230a      	movs	r3, #10
 800141c:	2201      	movs	r2, #1
 800141e:	485e      	ldr	r0, [pc, #376]	@ (8001598 <main+0x308>)
 8001420:	f006 fcf6 	bl	8007e10 <HAL_UART_Transmit>
	  }


	  // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
      // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
	  if (audio_pkt_ready) {
 8001424:	4b5d      	ldr	r3, [pc, #372]	@ (800159c <main+0x30c>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0a7      	beq.n	800137e <main+0xee>
  __ASM volatile ("cpsid i" : : : "memory");
 800142e:	b672      	cpsid	i
}
 8001430:	bf00      	nop
	      __disable_irq();
	      uint8_t  idx         = audio_write_idx;  // 0 or 1
 8001432:	4b5b      	ldr	r3, [pc, #364]	@ (80015a0 <main+0x310>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	77fb      	strb	r3, [r7, #31]
	      uint16_t payload_len = audio_pkt_len;    // bytes of audio payload
 8001438:	4b5a      	ldr	r3, [pc, #360]	@ (80015a4 <main+0x314>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	83bb      	strh	r3, [r7, #28]
	      audio_pkt_ready = 0;
 800143e:	4b57      	ldr	r3, [pc, #348]	@ (800159c <main+0x30c>)
 8001440:	2200      	movs	r2, #0
 8001442:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001444:	b662      	cpsie	i
}
 8001446:	bf00      	nop
	      __enable_irq();

	      // Sanity-check payload length vs half-buffer size
	      if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 8001448:	8bbb      	ldrh	r3, [r7, #28]
 800144a:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 800144e:	4293      	cmp	r3, r2
 8001450:	d908      	bls.n	8001464 <main+0x1d4>
	          uint8_t nack = UART_ACK_ERR;
 8001452:	2345      	movs	r3, #69	@ 0x45
 8001454:	70fb      	strb	r3, [r7, #3]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8001456:	1cf9      	adds	r1, r7, #3
 8001458:	230a      	movs	r3, #10
 800145a:	2201      	movs	r2, #1
 800145c:	484e      	ldr	r0, [pc, #312]	@ (8001598 <main+0x308>)
 800145e:	f006 fcd7 	bl	8007e10 <HAL_UART_Transmit>
	          continue;
 8001462:	e07c      	b.n	800155e <main+0x2ce>
	      }

	      // CRC from separate buffer (big-endian: [hi][lo])
	      uint16_t recv_crc =
	          ((uint16_t)audio_crc_buf[0] << 8) |
 8001464:	4b50      	ldr	r3, [pc, #320]	@ (80015a8 <main+0x318>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	b21b      	sxth	r3, r3
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b21a      	sxth	r2, r3
	           (uint16_t)audio_crc_buf[1];
 800146e:	4b4e      	ldr	r3, [pc, #312]	@ (80015a8 <main+0x318>)
 8001470:	785b      	ldrb	r3, [r3, #1]
 8001472:	b21b      	sxth	r3, r3
	          ((uint16_t)audio_crc_buf[0] << 8) |
 8001474:	4313      	orrs	r3, r2
 8001476:	b21b      	sxth	r3, r3
	      uint16_t recv_crc =
 8001478:	837b      	strh	r3, [r7, #26]

	      // Payload lives in selected half of dac_buf
	      uint8_t *payload_bytes = (uint8_t *)(
 800147a:	7ffb      	ldrb	r3, [r7, #31]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <main+0x1f4>
 8001480:	4b38      	ldr	r3, [pc, #224]	@ (8001564 <main+0x2d4>)
 8001482:	e000      	b.n	8001486 <main+0x1f6>
 8001484:	4b49      	ldr	r3, [pc, #292]	@ (80015ac <main+0x31c>)
 8001486:	617b      	str	r3, [r7, #20]
	          (idx == 0)
	          ? &dac_buf[0]
	          : &dac_buf[DAC_HALF_SAMPLES]
	      );

	      uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2],
 8001488:	8bbb      	ldrh	r3, [r7, #28]
 800148a:	461a      	mov	r2, r3
 800148c:	6979      	ldr	r1, [r7, #20]
 800148e:	4841      	ldr	r0, [pc, #260]	@ (8001594 <main+0x304>)
 8001490:	f000 fe9a 	bl	80021c8 <crc16_ccitt>
 8001494:	4603      	mov	r3, r0
 8001496:	827b      	strh	r3, [r7, #18]
	                                      payload_bytes,
	                                      payload_len);

	      if (calc_crc != recv_crc) {
 8001498:	8a7a      	ldrh	r2, [r7, #18]
 800149a:	8b7b      	ldrh	r3, [r7, #26]
 800149c:	429a      	cmp	r2, r3
 800149e:	d008      	beq.n	80014b2 <main+0x222>
	          uint8_t nack = UART_ACK_ERR;
 80014a0:	2345      	movs	r3, #69	@ 0x45
 80014a2:	70bb      	strb	r3, [r7, #2]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80014a4:	1cb9      	adds	r1, r7, #2
 80014a6:	230a      	movs	r3, #10
 80014a8:	2201      	movs	r2, #1
 80014aa:	483b      	ldr	r0, [pc, #236]	@ (8001598 <main+0x308>)
 80014ac:	f006 fcb0 	bl	8007e10 <HAL_UART_Transmit>
	          continue;
 80014b0:	e055      	b.n	800155e <main+0x2ce>
	      }

	      // Good packet. Convert in-place in chosen half of dac_buf.
	      uint16_t num_samples = payload_len / 2;  // 2 bytes/sample
 80014b2:	8bbb      	ldrh	r3, [r7, #28]
 80014b4:	085b      	lsrs	r3, r3, #1
 80014b6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	      if (num_samples > DAC_HALF_SAMPLES) {
 80014b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014ba:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 80014be:	4293      	cmp	r3, r2
 80014c0:	d902      	bls.n	80014c8 <main+0x238>
	          num_samples = DAC_HALF_SAMPLES;
 80014c2:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 80014c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	      }

	      int16_t  *src = (int16_t *)payload_bytes;        // signed PCM
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	60fb      	str	r3, [r7, #12]
	      uint16_t *dst = (uint16_t *)payload_bytes;       // same locations for DAC
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	60bb      	str	r3, [r7, #8]

	      processFFT(src, filter_buf, num_samples);
 80014d0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014d2:	461a      	mov	r2, r3
 80014d4:	4936      	ldr	r1, [pc, #216]	@ (80015b0 <main+0x320>)
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f7ff fc6c 	bl	8000db4 <processFFT>

	      //Below translates src into the dst. Our goal is to turn src into the output of the FFT
	      for (uint16_t i = 0; i < num_samples; ++i) {
 80014dc:	2300      	movs	r3, #0
 80014de:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80014e0:	e01f      	b.n	8001522 <main+0x292>
	          int32_t s = filter_buf[i];      // -32768..32767
 80014e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80014e4:	4a32      	ldr	r2, [pc, #200]	@ (80015b0 <main+0x320>)
 80014e6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80014ea:	62bb      	str	r3, [r7, #40]	@ 0x28
	          s += 32768;              // 0..65535
 80014ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014ee:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80014f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	          if (s < 0)      s = 0;
 80014f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	da01      	bge.n	80014fe <main+0x26e>
 80014fa:	2300      	movs	r3, #0
 80014fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	          if (s > 65535)  s = 65535;
 80014fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001504:	db02      	blt.n	800150c <main+0x27c>
 8001506:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800150a:	62bb      	str	r3, [r7, #40]	@ 0x28
	          dst[i] = (uint16_t)(s >> 4);   // 12-bit right aligned
 800150c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800150e:	1119      	asrs	r1, r3, #4
 8001510:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	4413      	add	r3, r2
 8001518:	b28a      	uxth	r2, r1
 800151a:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = 0; i < num_samples; ++i) {
 800151c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800151e:	3301      	adds	r3, #1
 8001520:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001522:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001524:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001526:	429a      	cmp	r2, r3
 8001528:	d3db      	bcc.n	80014e2 <main+0x252>
	      }

	      // Pad rest of half with mid-scale if packet smaller than half
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 800152a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800152c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800152e:	e009      	b.n	8001544 <main+0x2b4>
	          dst[i] = 2048;
 8001530:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	4413      	add	r3, r2
 8001538:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800153c:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 800153e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001540:	3301      	adds	r3, #1
 8001542:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001544:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001546:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 800154a:	4293      	cmp	r3, r2
 800154c:	d9f0      	bls.n	8001530 <main+0x2a0>

	      //dst[i] should be what we're outputting, here is where we'll mess with it


	      // Tell PC this packet was accepted and written into that half
	      uint8_t ack = UART_ACK_OK;
 800154e:	2353      	movs	r3, #83	@ 0x53
 8001550:	713b      	strb	r3, [r7, #4]
	      HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8001552:	1d39      	adds	r1, r7, #4
 8001554:	230a      	movs	r3, #10
 8001556:	2201      	movs	r2, #1
 8001558:	480f      	ldr	r0, [pc, #60]	@ (8001598 <main+0x308>)
 800155a:	f006 fc59 	bl	8007e10 <HAL_UART_Transmit>
	  keyPress = read_keypad();
 800155e:	e70e      	b.n	800137e <main+0xee>
 8001560:	20040318 	.word	0x20040318
 8001564:	200403d4 	.word	0x200403d4
 8001568:	20040100 	.word	0x20040100
 800156c:	20083bb4 	.word	0x20083bb4
 8001570:	40c90fdb 	.word	0x40c90fdb
 8001574:	447fc000 	.word	0x447fc000
 8001578:	20082bb4 	.word	0x20082bb4
 800157c:	200823b4 	.word	0x200823b4
 8001580:	20040038 	.word	0x20040038
 8001584:	200403b8 	.word	0x200403b8
 8001588:	200703b6 	.word	0x200703b6
 800158c:	200703b8 	.word	0x200703b8
 8001590:	200603bc 	.word	0x200603bc
 8001594:	200403bf 	.word	0x200403bf
 8001598:	20040174 	.word	0x20040174
 800159c:	200703ba 	.word	0x200703ba
 80015a0:	200703bb 	.word	0x200703bb
 80015a4:	200703bc 	.word	0x200703bc
 80015a8:	200703b4 	.word	0x200703b4
 80015ac:	200503c8 	.word	0x200503c8
 80015b0:	200703c0 	.word	0x200703c0

080015b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b096      	sub	sp, #88	@ 0x58
 80015b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ba:	f107 0314 	add.w	r3, r7, #20
 80015be:	2244      	movs	r2, #68	@ 0x44
 80015c0:	2100      	movs	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f008 fdae 	bl	800a124 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015c8:	463b      	mov	r3, r7
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	609a      	str	r2, [r3, #8]
 80015d2:	60da      	str	r2, [r3, #12]
 80015d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80015d6:	2000      	movs	r0, #0
 80015d8:	f004 f856 	bl	8005688 <HAL_PWREx_ControlVoltageScaling>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80015e2:	f000 fdeb 	bl	80021bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015e6:	2302      	movs	r3, #2
 80015e8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015f0:	2340      	movs	r3, #64	@ 0x40
 80015f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015f4:	2302      	movs	r3, #2
 80015f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015f8:	2302      	movs	r3, #2
 80015fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015fc:	2301      	movs	r3, #1
 80015fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 8001600:	230f      	movs	r3, #15
 8001602:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001604:	2302      	movs	r3, #2
 8001606:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001608:	2302      	movs	r3, #2
 800160a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800160c:	2302      	movs	r3, #2
 800160e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	4618      	mov	r0, r3
 8001616:	f004 f8eb 	bl	80057f0 <HAL_RCC_OscConfig>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8001620:	f000 fdcc 	bl	80021bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001624:	230f      	movs	r3, #15
 8001626:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001628:	2303      	movs	r3, #3
 800162a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162c:	2300      	movs	r3, #0
 800162e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001630:	2300      	movs	r3, #0
 8001632:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001638:	463b      	mov	r3, r7
 800163a:	2105      	movs	r1, #5
 800163c:	4618      	mov	r0, r3
 800163e:	f004 fcf1 	bl	8006024 <HAL_RCC_ClockConfig>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001648:	f000 fdb8 	bl	80021bc <Error_Handler>
  }
}
 800164c:	bf00      	nop
 800164e:	3758      	adds	r7, #88	@ 0x58
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800165a:	463b      	mov	r3, r7
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]
 8001666:	611a      	str	r2, [r3, #16]
 8001668:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800166a:	4b3e      	ldr	r3, [pc, #248]	@ (8001764 <MX_ADC1_Init+0x110>)
 800166c:	4a3e      	ldr	r2, [pc, #248]	@ (8001768 <MX_ADC1_Init+0x114>)
 800166e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001670:	4b3c      	ldr	r3, [pc, #240]	@ (8001764 <MX_ADC1_Init+0x110>)
 8001672:	2200      	movs	r2, #0
 8001674:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001676:	4b3b      	ldr	r3, [pc, #236]	@ (8001764 <MX_ADC1_Init+0x110>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800167c:	4b39      	ldr	r3, [pc, #228]	@ (8001764 <MX_ADC1_Init+0x110>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001682:	4b38      	ldr	r3, [pc, #224]	@ (8001764 <MX_ADC1_Init+0x110>)
 8001684:	2201      	movs	r2, #1
 8001686:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001688:	4b36      	ldr	r3, [pc, #216]	@ (8001764 <MX_ADC1_Init+0x110>)
 800168a:	2204      	movs	r2, #4
 800168c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800168e:	4b35      	ldr	r3, [pc, #212]	@ (8001764 <MX_ADC1_Init+0x110>)
 8001690:	2200      	movs	r2, #0
 8001692:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001694:	4b33      	ldr	r3, [pc, #204]	@ (8001764 <MX_ADC1_Init+0x110>)
 8001696:	2200      	movs	r2, #0
 8001698:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 800169a:	4b32      	ldr	r3, [pc, #200]	@ (8001764 <MX_ADC1_Init+0x110>)
 800169c:	2204      	movs	r2, #4
 800169e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016a0:	4b30      	ldr	r3, [pc, #192]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80016bc:	4b29      	ldr	r3, [pc, #164]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016be:	2200      	movs	r2, #0
 80016c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80016c2:	4b28      	ldr	r3, [pc, #160]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016ca:	4826      	ldr	r0, [pc, #152]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016cc:	f001 fdf0 	bl	80032b0 <HAL_ADC_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80016d6:	f000 fd71 	bl	80021bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80016da:	4b24      	ldr	r3, [pc, #144]	@ (800176c <MX_ADC1_Init+0x118>)
 80016dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016de:	2306      	movs	r3, #6
 80016e0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80016e2:	2306      	movs	r3, #6
 80016e4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016e6:	237f      	movs	r3, #127	@ 0x7f
 80016e8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ea:	2304      	movs	r3, #4
 80016ec:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f2:	463b      	mov	r3, r7
 80016f4:	4619      	mov	r1, r3
 80016f6:	481b      	ldr	r0, [pc, #108]	@ (8001764 <MX_ADC1_Init+0x110>)
 80016f8:	f002 f9f2 	bl	8003ae0 <HAL_ADC_ConfigChannel>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001702:	f000 fd5b 	bl	80021bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001706:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <MX_ADC1_Init+0x11c>)
 8001708:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800170a:	230c      	movs	r3, #12
 800170c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800170e:	463b      	mov	r3, r7
 8001710:	4619      	mov	r1, r3
 8001712:	4814      	ldr	r0, [pc, #80]	@ (8001764 <MX_ADC1_Init+0x110>)
 8001714:	f002 f9e4 	bl	8003ae0 <HAL_ADC_ConfigChannel>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 800171e:	f000 fd4d 	bl	80021bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001722:	4b14      	ldr	r3, [pc, #80]	@ (8001774 <MX_ADC1_Init+0x120>)
 8001724:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001726:	2312      	movs	r3, #18
 8001728:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800172a:	463b      	mov	r3, r7
 800172c:	4619      	mov	r1, r3
 800172e:	480d      	ldr	r0, [pc, #52]	@ (8001764 <MX_ADC1_Init+0x110>)
 8001730:	f002 f9d6 	bl	8003ae0 <HAL_ADC_ConfigChannel>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 800173a:	f000 fd3f 	bl	80021bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800173e:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <MX_ADC1_Init+0x124>)
 8001740:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001742:	2318      	movs	r3, #24
 8001744:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001746:	463b      	mov	r3, r7
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	@ (8001764 <MX_ADC1_Init+0x110>)
 800174c:	f002 f9c8 	bl	8003ae0 <HAL_ADC_ConfigChannel>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8001756:	f000 fd31 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20040038 	.word	0x20040038
 8001768:	50040000 	.word	0x50040000
 800176c:	14f00020 	.word	0x14f00020
 8001770:	19200040 	.word	0x19200040
 8001774:	1d500080 	.word	0x1d500080
 8001778:	21800100 	.word	0x21800100

0800177c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b08a      	sub	sp, #40	@ 0x28
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001782:	463b      	mov	r3, r7
 8001784:	2228      	movs	r2, #40	@ 0x28
 8001786:	2100      	movs	r1, #0
 8001788:	4618      	mov	r0, r3
 800178a:	f008 fccb 	bl	800a124 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800178e:	4b13      	ldr	r3, [pc, #76]	@ (80017dc <MX_DAC1_Init+0x60>)
 8001790:	4a13      	ldr	r2, [pc, #76]	@ (80017e0 <MX_DAC1_Init+0x64>)
 8001792:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001794:	4811      	ldr	r0, [pc, #68]	@ (80017dc <MX_DAC1_Init+0x60>)
 8001796:	f003 f854 	bl	8004842 <HAL_DAC_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80017a0:	f000 fd0c 	bl	80021bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80017a8:	230a      	movs	r3, #10
 80017aa:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80017ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017b0:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80017be:	463b      	mov	r3, r7
 80017c0:	2200      	movs	r2, #0
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	@ (80017dc <MX_DAC1_Init+0x60>)
 80017c6:	f003 f935 	bl	8004a34 <HAL_DAC_ConfigChannel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80017d0:	f000 fcf4 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80017d4:	bf00      	nop
 80017d6:	3728      	adds	r7, #40	@ 0x28
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20040100 	.word	0x20040100
 80017e0:	40007400 	.word	0x40007400

080017e4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80017e8:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017ea:	4a23      	ldr	r2, [pc, #140]	@ (8001878 <MX_LPUART1_UART_Init+0x94>)
 80017ec:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 1500000;
 80017ee:	4b21      	ldr	r3, [pc, #132]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017f0:	4a22      	ldr	r2, [pc, #136]	@ (800187c <MX_LPUART1_UART_Init+0x98>)
 80017f2:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80017fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001800:	4b1c      	ldr	r3, [pc, #112]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001802:	2200      	movs	r2, #0
 8001804:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001806:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001808:	220c      	movs	r2, #12
 800180a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180c:	4b19      	ldr	r3, [pc, #100]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001812:	4b18      	ldr	r3, [pc, #96]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001814:	2200      	movs	r2, #0
 8001816:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001818:	4b16      	ldr	r3, [pc, #88]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 800181a:	2200      	movs	r2, #0
 800181c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001820:	2200      	movs	r2, #0
 8001822:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001824:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001826:	2200      	movs	r2, #0
 8001828:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800182a:	4812      	ldr	r0, [pc, #72]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 800182c:	f006 faa0 	bl	8007d70 <HAL_UART_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8001836:	f000 fcc1 	bl	80021bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800183a:	2100      	movs	r1, #0
 800183c:	480d      	ldr	r0, [pc, #52]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 800183e:	f007 fb12 	bl	8008e66 <HAL_UARTEx_SetTxFifoThreshold>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8001848:	f000 fcb8 	bl	80021bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800184c:	2100      	movs	r1, #0
 800184e:	4809      	ldr	r0, [pc, #36]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001850:	f007 fb47 	bl	8008ee2 <HAL_UARTEx_SetRxFifoThreshold>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 800185a:	f000 fcaf 	bl	80021bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800185e:	4805      	ldr	r0, [pc, #20]	@ (8001874 <MX_LPUART1_UART_Init+0x90>)
 8001860:	f007 fac8 	bl	8008df4 <HAL_UARTEx_DisableFifoMode>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 800186a:	f000 fca7 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20040174 	.word	0x20040174
 8001878:	40008000 	.word	0x40008000
 800187c:	0016e360 	.word	0x0016e360

08001880 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001884:	4b1b      	ldr	r3, [pc, #108]	@ (80018f4 <MX_SPI1_Init+0x74>)
 8001886:	4a1c      	ldr	r2, [pc, #112]	@ (80018f8 <MX_SPI1_Init+0x78>)
 8001888:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800188a:	4b1a      	ldr	r3, [pc, #104]	@ (80018f4 <MX_SPI1_Init+0x74>)
 800188c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001890:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001892:	4b18      	ldr	r3, [pc, #96]	@ (80018f4 <MX_SPI1_Init+0x74>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001898:	4b16      	ldr	r3, [pc, #88]	@ (80018f4 <MX_SPI1_Init+0x74>)
 800189a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800189e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018a0:	4b14      	ldr	r3, [pc, #80]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018a6:	4b13      	ldr	r3, [pc, #76]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018b4:	4b0f      	ldr	r3, [pc, #60]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018b6:	2220      	movs	r2, #32
 80018b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018bc:	2200      	movs	r2, #0
 80018be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018c6:	4b0b      	ldr	r3, [pc, #44]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80018cc:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018ce:	2207      	movs	r2, #7
 80018d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018da:	2208      	movs	r2, #8
 80018dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018de:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <MX_SPI1_Init+0x74>)
 80018e0:	f005 fb76 	bl	8006fd0 <HAL_SPI_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80018ea:	f000 fc67 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20040268 	.word	0x20040268
 80018f8:	40013000 	.word	0x40013000

080018fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b088      	sub	sp, #32
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001902:	f107 0310 	add.w	r3, r7, #16
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]
 8001918:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800191a:	4b1f      	ldr	r3, [pc, #124]	@ (8001998 <MX_TIM1_Init+0x9c>)
 800191c:	4a1f      	ldr	r2, [pc, #124]	@ (800199c <MX_TIM1_Init+0xa0>)
 800191e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8001920:	4b1d      	ldr	r3, [pc, #116]	@ (8001998 <MX_TIM1_Init+0x9c>)
 8001922:	2277      	movs	r2, #119	@ 0x77
 8001924:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001926:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <MX_TIM1_Init+0x9c>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 800192c:	4b1a      	ldr	r3, [pc, #104]	@ (8001998 <MX_TIM1_Init+0x9c>)
 800192e:	2231      	movs	r2, #49	@ 0x31
 8001930:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001932:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <MX_TIM1_Init+0x9c>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001938:	4b17      	ldr	r3, [pc, #92]	@ (8001998 <MX_TIM1_Init+0x9c>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800193e:	4b16      	ldr	r3, [pc, #88]	@ (8001998 <MX_TIM1_Init+0x9c>)
 8001940:	2280      	movs	r2, #128	@ 0x80
 8001942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001944:	4814      	ldr	r0, [pc, #80]	@ (8001998 <MX_TIM1_Init+0x9c>)
 8001946:	f005 fec1 	bl	80076cc <HAL_TIM_Base_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001950:	f000 fc34 	bl	80021bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001958:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800195a:	f107 0310 	add.w	r3, r7, #16
 800195e:	4619      	mov	r1, r3
 8001960:	480d      	ldr	r0, [pc, #52]	@ (8001998 <MX_TIM1_Init+0x9c>)
 8001962:	f005 ff73 	bl	800784c <HAL_TIM_ConfigClockSource>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800196c:	f000 fc26 	bl	80021bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001970:	2300      	movs	r3, #0
 8001972:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001974:	2300      	movs	r3, #0
 8001976:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001978:	2300      	movs	r3, #0
 800197a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800197c:	1d3b      	adds	r3, r7, #4
 800197e:	4619      	mov	r1, r3
 8001980:	4805      	ldr	r0, [pc, #20]	@ (8001998 <MX_TIM1_Init+0x9c>)
 8001982:	f006 f96d 	bl	8007c60 <HAL_TIMEx_MasterConfigSynchronization>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800198c:	f000 fc16 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001990:	bf00      	nop
 8001992:	3720      	adds	r7, #32
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	200402cc 	.word	0x200402cc
 800199c:	40012c00 	.word	0x40012c00

080019a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019a6:	f107 0310 	add.w	r3, r7, #16
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019be:	4b1e      	ldr	r3, [pc, #120]	@ (8001a38 <MX_TIM2_Init+0x98>)
 80019c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a38 <MX_TIM2_Init+0x98>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <MX_TIM2_Init+0x98>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <MX_TIM2_Init+0x98>)
 80019d4:	f241 3287 	movw	r2, #4999	@ 0x1387
 80019d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019da:	4b17      	ldr	r3, [pc, #92]	@ (8001a38 <MX_TIM2_Init+0x98>)
 80019dc:	2200      	movs	r2, #0
 80019de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e0:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <MX_TIM2_Init+0x98>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019e6:	4814      	ldr	r0, [pc, #80]	@ (8001a38 <MX_TIM2_Init+0x98>)
 80019e8:	f005 fe70 	bl	80076cc <HAL_TIM_Base_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80019f2:	f000 fbe3 	bl	80021bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019fc:	f107 0310 	add.w	r3, r7, #16
 8001a00:	4619      	mov	r1, r3
 8001a02:	480d      	ldr	r0, [pc, #52]	@ (8001a38 <MX_TIM2_Init+0x98>)
 8001a04:	f005 ff22 	bl	800784c <HAL_TIM_ConfigClockSource>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a0e:	f000 fbd5 	bl	80021bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a12:	2320      	movs	r3, #32
 8001a14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4806      	ldr	r0, [pc, #24]	@ (8001a38 <MX_TIM2_Init+0x98>)
 8001a20:	f006 f91e 	bl	8007c60 <HAL_TIMEx_MasterConfigSynchronization>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a2a:	f000 fbc7 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	3720      	adds	r7, #32
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20040318 	.word	0x20040318

08001a3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a42:	f107 0310 	add.w	r3, r7, #16
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a5c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad4 <MX_TIM3_Init+0x98>)
 8001a5e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a60:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a66:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a6c:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a72:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a74:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a80:	4813      	ldr	r0, [pc, #76]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a82:	f005 fe23 	bl	80076cc <HAL_TIM_Base_Init>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a8c:	f000 fb96 	bl	80021bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a94:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a96:	f107 0310 	add.w	r3, r7, #16
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480c      	ldr	r0, [pc, #48]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001a9e:	f005 fed5 	bl	800784c <HAL_TIM_ConfigClockSource>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001aa8:	f000 fb88 	bl	80021bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001aac:	2320      	movs	r3, #32
 8001aae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4805      	ldr	r0, [pc, #20]	@ (8001ad0 <MX_TIM3_Init+0x94>)
 8001aba:	f006 f8d1 	bl	8007c60 <HAL_TIMEx_MasterConfigSynchronization>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001ac4:	f000 fb7a 	bl	80021bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ac8:	bf00      	nop
 8001aca:	3720      	adds	r7, #32
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20040364 	.word	0x20040364
 8001ad4:	40000400 	.word	0x40000400

08001ad8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ade:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <MX_DMA_Init+0x70>)
 8001ae0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ae2:	4a19      	ldr	r2, [pc, #100]	@ (8001b48 <MX_DMA_Init+0x70>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001aea:	4b17      	ldr	r3, [pc, #92]	@ (8001b48 <MX_DMA_Init+0x70>)
 8001aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001af6:	4b14      	ldr	r3, [pc, #80]	@ (8001b48 <MX_DMA_Init+0x70>)
 8001af8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001afa:	4a13      	ldr	r2, [pc, #76]	@ (8001b48 <MX_DMA_Init+0x70>)
 8001afc:	f043 0301 	orr.w	r3, r3, #1
 8001b00:	6493      	str	r3, [r2, #72]	@ 0x48
 8001b02:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <MX_DMA_Init+0x70>)
 8001b04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2100      	movs	r1, #0
 8001b12:	200b      	movs	r0, #11
 8001b14:	f002 fe5f 	bl	80047d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b18:	200b      	movs	r0, #11
 8001b1a:	f002 fe78 	bl	800480e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2100      	movs	r1, #0
 8001b22:	200c      	movs	r0, #12
 8001b24:	f002 fe57 	bl	80047d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b28:	200c      	movs	r0, #12
 8001b2a:	f002 fe70 	bl	800480e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2100      	movs	r1, #0
 8001b32:	200d      	movs	r0, #13
 8001b34:	f002 fe4f 	bl	80047d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b38:	200d      	movs	r0, #13
 8001b3a:	f002 fe68 	bl	800480e <HAL_NVIC_EnableIRQ>

}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000

08001b4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08e      	sub	sp, #56	@ 0x38
 8001b50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
 8001b60:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b62:	4bb3      	ldr	r3, [pc, #716]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b66:	4ab2      	ldr	r2, [pc, #712]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b68:	f043 0310 	orr.w	r3, r3, #16
 8001b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b6e:	4bb0      	ldr	r3, [pc, #704]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	f003 0310 	and.w	r3, r3, #16
 8001b76:	623b      	str	r3, [r7, #32]
 8001b78:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7a:	4bad      	ldr	r3, [pc, #692]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7e:	4aac      	ldr	r2, [pc, #688]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b80:	f043 0304 	orr.w	r3, r3, #4
 8001b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b86:	4baa      	ldr	r3, [pc, #680]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8a:	f003 0304 	and.w	r3, r3, #4
 8001b8e:	61fb      	str	r3, [r7, #28]
 8001b90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b92:	4ba7      	ldr	r3, [pc, #668]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b96:	4aa6      	ldr	r2, [pc, #664]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001b98:	f043 0320 	orr.w	r3, r3, #32
 8001b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b9e:	4ba4      	ldr	r3, [pc, #656]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba2:	f003 0320 	and.w	r3, r3, #32
 8001ba6:	61bb      	str	r3, [r7, #24]
 8001ba8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001baa:	4ba1      	ldr	r3, [pc, #644]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bae:	4aa0      	ldr	r2, [pc, #640]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bb6:	4b9e      	ldr	r3, [pc, #632]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc2:	4b9b      	ldr	r3, [pc, #620]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc6:	4a9a      	ldr	r2, [pc, #616]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bce:	4b98      	ldr	r3, [pc, #608]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	613b      	str	r3, [r7, #16]
 8001bd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bda:	4b95      	ldr	r3, [pc, #596]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bde:	4a94      	ldr	r2, [pc, #592]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001be0:	f043 0302 	orr.w	r3, r3, #2
 8001be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be6:	4b92      	ldr	r3, [pc, #584]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bf2:	4b8f      	ldr	r3, [pc, #572]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf6:	4a8e      	ldr	r2, [pc, #568]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001bf8:	f043 0308 	orr.w	r3, r3, #8
 8001bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bfe:	4b8c      	ldr	r3, [pc, #560]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	f003 0308 	and.w	r3, r3, #8
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c0a:	4b89      	ldr	r3, [pc, #548]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0e:	4a88      	ldr	r2, [pc, #544]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001c10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c16:	4b86      	ldr	r3, [pc, #536]	@ (8001e30 <MX_GPIO_Init+0x2e4>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001c22:	f003 fdd5 	bl	80057d0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Col_4_Pin|Col_3_Pin|Col_2_Pin, GPIO_PIN_RESET);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2107      	movs	r1, #7
 8001c2a:	4882      	ldr	r0, [pc, #520]	@ (8001e34 <MX_GPIO_Init+0x2e8>)
 8001c2c:	f003 fcf4 	bl	8005618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001c30:	2200      	movs	r2, #0
 8001c32:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001c36:	4880      	ldr	r0, [pc, #512]	@ (8001e38 <MX_GPIO_Init+0x2ec>)
 8001c38:	f003 fcee 	bl	8005618 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Col_1_GPIO_Port, Col_1_Pin, GPIO_PIN_RESET);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	2140      	movs	r1, #64	@ 0x40
 8001c40:	487e      	ldr	r0, [pc, #504]	@ (8001e3c <MX_GPIO_Init+0x2f0>)
 8001c42:	f003 fce9 	bl	8005618 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c46:	230c      	movs	r3, #12
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c52:	2300      	movs	r3, #0
 8001c54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001c56:	230d      	movs	r3, #13
 8001c58:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4877      	ldr	r0, [pc, #476]	@ (8001e40 <MX_GPIO_Init+0x2f4>)
 8001c62:	f003 fb2f 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col_4_Pin Col_3_Pin Col_2_Pin */
  GPIO_InitStruct.Pin = Col_4_Pin|Col_3_Pin|Col_2_Pin;
 8001c66:	2307      	movs	r3, #7
 8001c68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c72:	2300      	movs	r3, #0
 8001c74:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	486d      	ldr	r0, [pc, #436]	@ (8001e34 <MX_GPIO_Init+0x2e8>)
 8001c7e:	f003 fb21 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c82:	2380      	movs	r3, #128	@ 0x80
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001c92:	230d      	movs	r3, #13
 8001c94:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4865      	ldr	r0, [pc, #404]	@ (8001e34 <MX_GPIO_Init+0x2e8>)
 8001c9e:	f003 fb11 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row_1_Pin Row_2_Pin Row_3_Pin */
  GPIO_InitStruct.Pin = Row_1_Pin|Row_2_Pin|Row_3_Pin;
 8001ca2:	2332      	movs	r3, #50	@ 0x32
 8001ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4860      	ldr	r0, [pc, #384]	@ (8001e38 <MX_GPIO_Init+0x2ec>)
 8001cb6:	f003 fb05 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row_4_Pin */
  GPIO_InitStruct.Pin = Row_4_Pin;
 8001cba:	2304      	movs	r3, #4
 8001cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Row_4_GPIO_Port, &GPIO_InitStruct);
 8001cc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cca:	4619      	mov	r1, r3
 8001ccc:	485b      	ldr	r0, [pc, #364]	@ (8001e3c <MX_GPIO_Init+0x2f0>)
 8001cce:	f003 faf9 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001cd2:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001ce4:	230d      	movs	r3, #13
 8001ce6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cec:	4619      	mov	r1, r3
 8001cee:	4853      	ldr	r0, [pc, #332]	@ (8001e3c <MX_GPIO_Init+0x2f0>)
 8001cf0:	f003 fae8 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001cf4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001d06:	230e      	movs	r3, #14
 8001d08:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d0e:	4619      	mov	r1, r3
 8001d10:	484a      	ldr	r0, [pc, #296]	@ (8001e3c <MX_GPIO_Init+0x2f0>)
 8001d12:	f003 fad7 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d24:	2303      	movs	r3, #3
 8001d26:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d28:	2307      	movs	r3, #7
 8001d2a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d30:	4619      	mov	r1, r3
 8001d32:	4844      	ldr	r0, [pc, #272]	@ (8001e44 <MX_GPIO_Init+0x2f8>)
 8001d34:	f003 fac6 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d38:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d46:	2300      	movs	r3, #0
 8001d48:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d52:	4619      	mov	r1, r3
 8001d54:	483b      	ldr	r0, [pc, #236]	@ (8001e44 <MX_GPIO_Init+0x2f8>)
 8001d56:	f003 fab5 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8001d5a:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d60:	2301      	movs	r3, #1
 8001d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d70:	4619      	mov	r1, r3
 8001d72:	4831      	ldr	r0, [pc, #196]	@ (8001e38 <MX_GPIO_Init+0x2ec>)
 8001d74:	f003 faa6 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001d78:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d86:	2303      	movs	r3, #3
 8001d88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001d8a:	230a      	movs	r3, #10
 8001d8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d92:	4619      	mov	r1, r3
 8001d94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d98:	f003 fa94 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001da0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da2:	2300      	movs	r3, #0
 8001da4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dae:	4619      	mov	r1, r3
 8001db0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001db4:	f003 fa86 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001db8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001dca:	230c      	movs	r3, #12
 8001dcc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4818      	ldr	r0, [pc, #96]	@ (8001e38 <MX_GPIO_Init+0x2ec>)
 8001dd6:	f003 fa75 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de6:	2303      	movs	r3, #3
 8001de8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001dea:	2309      	movs	r3, #9
 8001dec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df2:	4619      	mov	r1, r3
 8001df4:	4813      	ldr	r0, [pc, #76]	@ (8001e44 <MX_GPIO_Init+0x2f8>)
 8001df6:	f003 fa65 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dfa:	2304      	movs	r3, #4
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e06:	2303      	movs	r3, #3
 8001e08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e0a:	230c      	movs	r3, #12
 8001e0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e12:	4619      	mov	r1, r3
 8001e14:	480b      	ldr	r0, [pc, #44]	@ (8001e44 <MX_GPIO_Init+0x2f8>)
 8001e16:	f003 fa55 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8001e1a:	2368      	movs	r3, #104	@ 0x68
 8001e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e26:	2303      	movs	r3, #3
 8001e28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e2a:	2307      	movs	r3, #7
 8001e2c:	e00c      	b.n	8001e48 <MX_GPIO_Init+0x2fc>
 8001e2e:	bf00      	nop
 8001e30:	40021000 	.word	0x40021000
 8001e34:	48001400 	.word	0x48001400
 8001e38:	48000800 	.word	0x48000800
 8001e3c:	48000400 	.word	0x48000400
 8001e40:	48001000 	.word	0x48001000
 8001e44:	48000c00 	.word	0x48000c00
 8001e48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e4e:	4619      	mov	r1, r3
 8001e50:	482b      	ldr	r0, [pc, #172]	@ (8001f00 <MX_GPIO_Init+0x3b4>)
 8001e52:	f003 fa37 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001e56:	2338      	movs	r3, #56	@ 0x38
 8001e58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e62:	2303      	movs	r3, #3
 8001e64:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e66:	2306      	movs	r3, #6
 8001e68:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4824      	ldr	r0, [pc, #144]	@ (8001f04 <MX_GPIO_Init+0x3b8>)
 8001e72:	f003 fa27 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col_1_Pin */
  GPIO_InitStruct.Pin = Col_1_Pin;
 8001e76:	2340      	movs	r3, #64	@ 0x40
 8001e78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(Col_1_GPIO_Port, &GPIO_InitStruct);
 8001e86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	481d      	ldr	r0, [pc, #116]	@ (8001f04 <MX_GPIO_Init+0x3b8>)
 8001e8e:	f003 fa19 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e92:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e98:	2312      	movs	r3, #18
 8001e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eac:	4619      	mov	r1, r3
 8001eae:	4815      	ldr	r0, [pc, #84]	@ (8001f04 <MX_GPIO_Init+0x3b8>)
 8001eb0:	f003 fa08 	bl	80052c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ec8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ecc:	4619      	mov	r1, r3
 8001ece:	480e      	ldr	r0, [pc, #56]	@ (8001f08 <MX_GPIO_Init+0x3bc>)
 8001ed0:	f003 f9f8 	bl	80052c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001ed4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eda:	2302      	movs	r3, #2
 8001edc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4803      	ldr	r0, [pc, #12]	@ (8001f00 <MX_GPIO_Init+0x3b4>)
 8001ef2:	f003 f9e7 	bl	80052c4 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ef6:	bf00      	nop
 8001ef8:	3738      	adds	r7, #56	@ 0x38
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	48000c00 	.word	0x48000c00
 8001f04:	48000400 	.word	0x48000400
 8001f08:	48001000 	.word	0x48001000

08001f0c <uart_start_header_rx>:




	static void uart_start_header_rx(void)
	{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
		g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8001f10:	4b04      	ldr	r3, [pc, #16]	@ (8001f24 <uart_start_header_rx+0x18>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(&hlpuart1,
 8001f16:	2209      	movs	r2, #9
 8001f18:	4903      	ldr	r1, [pc, #12]	@ (8001f28 <uart_start_header_rx+0x1c>)
 8001f1a:	4804      	ldr	r0, [pc, #16]	@ (8001f2c <uart_start_header_rx+0x20>)
 8001f1c:	f006 f806 	bl	8007f2c <HAL_UART_Receive_DMA>
							g_uart_rx.prefix_buf,
							PKT_PREFIX_SIZE);   // 9 bytes: sync + header


	}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	200403bc 	.word	0x200403bc
 8001f28:	200403bd 	.word	0x200403bd
 8001f2c:	20040174 	.word	0x20040174

08001f30 <HAL_UART_RxCpltCallback>:


	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	    if (huart->Instance != LPUART1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a70      	ldr	r2, [pc, #448]	@ (8002100 <HAL_UART_RxCpltCallback+0x1d0>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	f040 80d9 	bne.w	80020f6 <HAL_UART_RxCpltCallback+0x1c6>
	        return;

	    if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 8001f44:	4b6f      	ldr	r3, [pc, #444]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	f040 80a3 	bne.w	8002094 <HAL_UART_RxCpltCallback+0x164>
	        // We just received sync + header (9 bytes)
	        uint8_t *buf = g_uart_rx.prefix_buf;
 8001f4e:	4b6e      	ldr	r3, [pc, #440]	@ (8002108 <HAL_UART_RxCpltCallback+0x1d8>)
 8001f50:	60fb      	str	r3, [r7, #12]

	        // 1) Check sync bytes
	        if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2ba5      	cmp	r3, #165	@ 0xa5
 8001f58:	d104      	bne.n	8001f64 <HAL_UART_RxCpltCallback+0x34>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	2b5a      	cmp	r3, #90	@ 0x5a
 8001f62:	d002      	beq.n	8001f6a <HAL_UART_RxCpltCallback+0x3a>
	            uart_start_header_rx();
 8001f64:	f7ff ffd2 	bl	8001f0c <uart_start_header_rx>
	            return;
 8001f68:	e0c6      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	        }

	        // 2) Extract payload length
	        uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	3307      	adds	r3, #7
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	b21a      	sxth	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	3308      	adds	r3, #8
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	b21b      	sxth	r3, r3
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	b21b      	sxth	r3, r3
 8001f82:	817b      	strh	r3, [r7, #10]

	        // 3) Parse header fields
	        g_uart_rx.header.version   = buf[2];
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	789a      	ldrb	r2, [r3, #2]
 8001f88:	4b5e      	ldr	r3, [pc, #376]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001f8a:	729a      	strb	r2, [r3, #10]
	        g_uart_rx.header.data_type = buf[3];
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	78da      	ldrb	r2, [r3, #3]
 8001f90:	4b5c      	ldr	r3, [pc, #368]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001f92:	72da      	strb	r2, [r3, #11]
	        g_uart_rx.header.flags     = buf[4];
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	791a      	ldrb	r2, [r3, #4]
 8001f98:	4b5a      	ldr	r3, [pc, #360]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001f9a:	731a      	strb	r2, [r3, #12]
	        g_uart_rx.header.seq       = ((uint16_t)buf[5] << 8) | buf[6];
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	3305      	adds	r3, #5
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	b21b      	sxth	r3, r3
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	b21a      	sxth	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	3306      	adds	r3, #6
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	b21b      	sxth	r3, r3
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	4b53      	ldr	r3, [pc, #332]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001fb8:	f8a3 200d 	strh.w	r2, [r3, #13]
	        g_uart_rx.header.len       = payload_len;
 8001fbc:	4b51      	ldr	r3, [pc, #324]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001fbe:	897a      	ldrh	r2, [r7, #10]
 8001fc0:	f8a3 200f 	strh.w	r2, [r3, #15]
	        g_uart_rx.payload_len      = payload_len;
 8001fc4:	4a4f      	ldr	r2, [pc, #316]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001fc6:	897b      	ldrh	r3, [r7, #10]
 8001fc8:	8253      	strh	r3, [r2, #18]

	        // 4) Choose destination buffer based on packet type
	        switch (g_uart_rx.header.data_type) {
 8001fca:	4b4e      	ldr	r3, [pc, #312]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001fcc:	7adb      	ldrb	r3, [r3, #11]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d002      	beq.n	8001fd8 <HAL_UART_RxCpltCallback+0xa8>
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d00e      	beq.n	8001ff4 <HAL_UART_RxCpltCallback+0xc4>
 8001fd6:	e038      	b.n	800204a <HAL_UART_RxCpltCallback+0x11a>
	        case PKT_DATA_IMAGE:
	            if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 8001fd8:	897b      	ldrh	r3, [r7, #10]
 8001fda:	3302      	adds	r3, #2
 8001fdc:	461a      	mov	r2, r3
 8001fde:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d902      	bls.n	8001fec <HAL_UART_RxCpltCallback+0xbc>
	                uart_start_header_rx();
 8001fe6:	f7ff ff91 	bl	8001f0c <uart_start_header_rx>
	                return;
 8001fea:	e085      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	            }
	            g_uart_rx.payload_dst = image_pkt_buf;
 8001fec:	4b45      	ldr	r3, [pc, #276]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8001fee:	4a47      	ldr	r2, [pc, #284]	@ (800210c <HAL_UART_RxCpltCallback+0x1dc>)
 8001ff0:	615a      	str	r2, [r3, #20]
	            break;
 8001ff2:	e02d      	b.n	8002050 <HAL_UART_RxCpltCallback+0x120>

	        case PKT_DATA_AUDIO:
	            // Sanity-check payload length in BYTES (just payload, *not* CRC)
	            if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 8001ff4:	897b      	ldrh	r3, [r7, #10]
 8001ff6:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d902      	bls.n	8002004 <HAL_UART_RxCpltCallback+0xd4>
	                uart_start_header_rx();
 8001ffe:	f7ff ff85 	bl	8001f0c <uart_start_header_rx>
	                return;
 8002002:	e079      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	            }

	            // Choose a free half of dac_buf as DMA destination for the *payload*
	            if (half0_free) {
 8002004:	4b42      	ldr	r3, [pc, #264]	@ (8002110 <HAL_UART_RxCpltCallback+0x1e0>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00a      	beq.n	8002024 <HAL_UART_RxCpltCallback+0xf4>
	                g_uart_rx.payload_dst = audio_pkt_buf0; // first half of dac_buf
 800200e:	4b41      	ldr	r3, [pc, #260]	@ (8002114 <HAL_UART_RxCpltCallback+0x1e4>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a3c      	ldr	r2, [pc, #240]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8002014:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 0;
 8002016:	4b40      	ldr	r3, [pc, #256]	@ (8002118 <HAL_UART_RxCpltCallback+0x1e8>)
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]
	                half0_free = 0;  // now reserved
 800201c:	4b3c      	ldr	r3, [pc, #240]	@ (8002110 <HAL_UART_RxCpltCallback+0x1e0>)
 800201e:	2200      	movs	r2, #0
 8002020:	701a      	strb	r2, [r3, #0]
	            } else {
	                // No free half; can't accept this packet safely
	                uart_start_header_rx();
	                return;
	            }
	            break;
 8002022:	e015      	b.n	8002050 <HAL_UART_RxCpltCallback+0x120>
	            } else if (half1_free) {
 8002024:	4b3d      	ldr	r3, [pc, #244]	@ (800211c <HAL_UART_RxCpltCallback+0x1ec>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00a      	beq.n	8002044 <HAL_UART_RxCpltCallback+0x114>
	                g_uart_rx.payload_dst = audio_pkt_buf1; // second half of dac_buf
 800202e:	4b3c      	ldr	r3, [pc, #240]	@ (8002120 <HAL_UART_RxCpltCallback+0x1f0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a34      	ldr	r2, [pc, #208]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8002034:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 1;
 8002036:	4b38      	ldr	r3, [pc, #224]	@ (8002118 <HAL_UART_RxCpltCallback+0x1e8>)
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]
	                half1_free = 0;  // now reserved
 800203c:	4b37      	ldr	r3, [pc, #220]	@ (800211c <HAL_UART_RxCpltCallback+0x1ec>)
 800203e:	2200      	movs	r2, #0
 8002040:	701a      	strb	r2, [r3, #0]
	            break;
 8002042:	e005      	b.n	8002050 <HAL_UART_RxCpltCallback+0x120>
	                uart_start_header_rx();
 8002044:	f7ff ff62 	bl	8001f0c <uart_start_header_rx>
	                return;
 8002048:	e056      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>


	        default:
	            // Unknown type -> ignore this frame
	            uart_start_header_rx();
 800204a:	f7ff ff5f 	bl	8001f0c <uart_start_header_rx>
	            return;
 800204e:	e053      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	        }

	        // 5) Set state and start DMA for payload + CRC
	        g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 8002050:	4b2c      	ldr	r3, [pc, #176]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8002052:	2201      	movs	r2, #1
 8002054:	701a      	strb	r2, [r3, #0]

	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8002056:	4b2b      	ldr	r3, [pc, #172]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8002058:	7adb      	ldrb	r3, [r3, #11]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d109      	bne.n	8002072 <HAL_UART_RxCpltCallback+0x142>
	            // Image: payload + CRC in one shot, as before
	            HAL_UART_Receive_DMA(&hlpuart1,
 800205e:	4b29      	ldr	r3, [pc, #164]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8002060:	6959      	ldr	r1, [r3, #20]
 8002062:	897b      	ldrh	r3, [r7, #10]
 8002064:	3302      	adds	r3, #2
 8002066:	b29b      	uxth	r3, r3
 8002068:	461a      	mov	r2, r3
 800206a:	482e      	ldr	r0, [pc, #184]	@ (8002124 <HAL_UART_RxCpltCallback+0x1f4>)
 800206c:	f005 ff5e 	bl	8007f2c <HAL_UART_Receive_DMA>
 8002070:	e006      	b.n	8002080 <HAL_UART_RxCpltCallback+0x150>
	                                 g_uart_rx.payload_dst,
	                                 payload_len + PKT_CRC_SIZE);
	        } else {
	            // Audio: ONLY the payload goes into dac_buf
	            HAL_UART_Receive_DMA(&hlpuart1,
 8002072:	4b24      	ldr	r3, [pc, #144]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	897a      	ldrh	r2, [r7, #10]
 8002078:	4619      	mov	r1, r3
 800207a:	482a      	ldr	r0, [pc, #168]	@ (8002124 <HAL_UART_RxCpltCallback+0x1f4>)
 800207c:	f005 ff56 	bl	8007f2c <HAL_UART_Receive_DMA>
	                                 payload_len);
	        }


	        // 6) Tell PC "header OK, I'm ready for payload"
	        uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 8002080:	2348      	movs	r3, #72	@ 0x48
 8002082:	727b      	strb	r3, [r7, #9]
	        HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 8002084:	f107 0109 	add.w	r1, r7, #9
 8002088:	230a      	movs	r3, #10
 800208a:	2201      	movs	r2, #1
 800208c:	4825      	ldr	r0, [pc, #148]	@ (8002124 <HAL_UART_RxCpltCallback+0x1f4>)
 800208e:	f005 febf 	bl	8007e10 <HAL_UART_Transmit>
 8002092:	e031      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 8002094:	4b1b      	ldr	r3, [pc, #108]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d11a      	bne.n	80020d2 <HAL_UART_RxCpltCallback+0x1a2>
	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 800209c:	4b19      	ldr	r3, [pc, #100]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 800209e:	7adb      	ldrb	r3, [r3, #11]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d109      	bne.n	80020b8 <HAL_UART_RxCpltCallback+0x188>
	            // IMAGE: we already DMA'd payload+CRC into image_pkt_buf
	            image_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 80020a4:	4b17      	ldr	r3, [pc, #92]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 80020a6:	8a5a      	ldrh	r2, [r3, #18]
 80020a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002128 <HAL_UART_RxCpltCallback+0x1f8>)
 80020aa:	801a      	strh	r2, [r3, #0]
	            image_pkt_ready = 1;
 80020ac:	4b1f      	ldr	r3, [pc, #124]	@ (800212c <HAL_UART_RxCpltCallback+0x1fc>)
 80020ae:	2201      	movs	r2, #1
 80020b0:	701a      	strb	r2, [r3, #0]

	            // Back to waiting for next header
	            uart_start_header_rx();
 80020b2:	f7ff ff2b 	bl	8001f0c <uart_start_header_rx>
 80020b6:	e01f      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80020b8:	4b12      	ldr	r3, [pc, #72]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 80020ba:	7adb      	ldrb	r3, [r3, #11]
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d11b      	bne.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	            // AUDIO: we have JUST the payload in dac_buf now.
	            // Next, we need to grab the 2 CRC bytes.

	            g_uart_rx.state = RX_STATE_WAIT_CRC;
 80020c0:	4b10      	ldr	r3, [pc, #64]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 80020c2:	2202      	movs	r2, #2
 80020c4:	701a      	strb	r2, [r3, #0]

	            // Start a tiny 2-byte DMA into audio_crc_buf
	            HAL_UART_Receive_DMA(&hlpuart1,
 80020c6:	2202      	movs	r2, #2
 80020c8:	4919      	ldr	r1, [pc, #100]	@ (8002130 <HAL_UART_RxCpltCallback+0x200>)
 80020ca:	4816      	ldr	r0, [pc, #88]	@ (8002124 <HAL_UART_RxCpltCallback+0x1f4>)
 80020cc:	f005 ff2e 	bl	8007f2c <HAL_UART_Receive_DMA>
 80020d0:	e012      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	                                 audio_crc_buf,
	                                 PKT_CRC_SIZE);
	            // Do NOT call uart_start_header_rx() yet; we still need CRC.
	        }
	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 80020d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d10e      	bne.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	        // We just finished receiving the 2 CRC bytes for an audio packet
	        if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80020da:	4b0a      	ldr	r3, [pc, #40]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 80020dc:	7adb      	ldrb	r3, [r3, #11]
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d106      	bne.n	80020f0 <HAL_UART_RxCpltCallback+0x1c0>
	            audio_pkt_len   = g_uart_rx.payload_len;  // just payload length
 80020e2:	4b08      	ldr	r3, [pc, #32]	@ (8002104 <HAL_UART_RxCpltCallback+0x1d4>)
 80020e4:	8a5a      	ldrh	r2, [r3, #18]
 80020e6:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <HAL_UART_RxCpltCallback+0x204>)
 80020e8:	801a      	strh	r2, [r3, #0]
	            audio_pkt_ready = 1;
 80020ea:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <HAL_UART_RxCpltCallback+0x208>)
 80020ec:	2201      	movs	r2, #1
 80020ee:	701a      	strb	r2, [r3, #0]
	        }

	        // Now we can go back to waiting for a new header
	        uart_start_header_rx();
 80020f0:	f7ff ff0c 	bl	8001f0c <uart_start_header_rx>
 80020f4:	e000      	b.n	80020f8 <HAL_UART_RxCpltCallback+0x1c8>
	        return;
 80020f6:	bf00      	nop
	    }


	}
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40008000 	.word	0x40008000
 8002104:	200403bc 	.word	0x200403bc
 8002108:	200403bd 	.word	0x200403bd
 800210c:	200603bc 	.word	0x200603bc
 8002110:	20040008 	.word	0x20040008
 8002114:	20040000 	.word	0x20040000
 8002118:	200703bb 	.word	0x200703bb
 800211c:	20040009 	.word	0x20040009
 8002120:	20040004 	.word	0x20040004
 8002124:	20040174 	.word	0x20040174
 8002128:	200703b8 	.word	0x200703b8
 800212c:	200703b6 	.word	0x200703b6
 8002130:	200703b4 	.word	0x200703b4
 8002134:	200703bc 	.word	0x200703bc
 8002138:	200703ba 	.word	0x200703ba

0800213c <HAL_DAC_ConvHalfCpltCallbackCh1>:

	void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a09      	ldr	r2, [pc, #36]	@ (8002170 <HAL_DAC_ConvHalfCpltCallbackCh1+0x34>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d10c      	bne.n	8002168 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2c>

	    // Just finished playing first half [0 .. DAC_HALF_SAMPLES-1],
	    // now DMA is reading second half.
	    half0_free = 1;
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>)
 8002150:	2201      	movs	r2, #1
 8002152:	701a      	strb	r2, [r3, #0]

	    // Request next audio chunk from PC
	    uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8002154:	2341      	movs	r3, #65	@ 0x41
 8002156:	73fb      	strb	r3, [r7, #15]
	    HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8002158:	f107 010f 	add.w	r1, r7, #15
 800215c:	230a      	movs	r3, #10
 800215e:	2201      	movs	r2, #1
 8002160:	4805      	ldr	r0, [pc, #20]	@ (8002178 <HAL_DAC_ConvHalfCpltCallbackCh1+0x3c>)
 8002162:	f005 fe55 	bl	8007e10 <HAL_UART_Transmit>
 8002166:	e000      	b.n	800216a <HAL_DAC_ConvHalfCpltCallbackCh1+0x2e>
	    if (hdac->Instance != DAC1) return;
 8002168:	bf00      	nop


	}
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40007400 	.word	0x40007400
 8002174:	20040008 	.word	0x20040008
 8002178:	20040174 	.word	0x20040174

0800217c <HAL_DAC_ConvCpltCallbackCh1>:

	void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a09      	ldr	r2, [pc, #36]	@ (80021b0 <HAL_DAC_ConvCpltCallbackCh1+0x34>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d10c      	bne.n	80021a8 <HAL_DAC_ConvCpltCallbackCh1+0x2c>

	    // Just finished second half [DAC_HALF_SAMPLES .. end],
	    // now DMA wrapped back to first half.
	    half1_free = 1;
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <HAL_DAC_ConvCpltCallbackCh1+0x38>)
 8002190:	2201      	movs	r2, #1
 8002192:	701a      	strb	r2, [r3, #0]

	    uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8002194:	2341      	movs	r3, #65	@ 0x41
 8002196:	73fb      	strb	r3, [r7, #15]
	    HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8002198:	f107 010f 	add.w	r1, r7, #15
 800219c:	230a      	movs	r3, #10
 800219e:	2201      	movs	r2, #1
 80021a0:	4805      	ldr	r0, [pc, #20]	@ (80021b8 <HAL_DAC_ConvCpltCallbackCh1+0x3c>)
 80021a2:	f005 fe35 	bl	8007e10 <HAL_UART_Transmit>
 80021a6:	e000      	b.n	80021aa <HAL_DAC_ConvCpltCallbackCh1+0x2e>
	    if (hdac->Instance != DAC1) return;
 80021a8:	bf00      	nop

	}
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	40007400 	.word	0x40007400
 80021b4:	20040009 	.word	0x20040009
 80021b8:	20040174 	.word	0x20040174

080021bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80021c0:	b672      	cpsid	i
}
 80021c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021c4:	bf00      	nop
 80021c6:	e7fd      	b.n	80021c4 <Error_Handler+0x8>

080021c8 <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b08b      	sub	sp, #44	@ 0x2c
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 80021d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021d8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80021da:	2300      	movs	r3, #0
 80021dc:	623b      	str	r3, [r7, #32]
 80021de:	e026      	b.n	800222e <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	6a3b      	ldr	r3, [r7, #32]
 80021e4:	4413      	add	r3, r2
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	021b      	lsls	r3, r3, #8
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80021ee:	4053      	eors	r3, r2
 80021f0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80021f2:	2300      	movs	r3, #0
 80021f4:	61fb      	str	r3, [r7, #28]
 80021f6:	e014      	b.n	8002222 <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 80021f8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	da0a      	bge.n	8002216 <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8002200:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	b21b      	sxth	r3, r3
 8002208:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800220c:	f083 0301 	eor.w	r3, r3, #1
 8002210:	b21b      	sxth	r3, r3
 8002212:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8002214:	e002      	b.n	800221c <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8002216:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	3301      	adds	r3, #1
 8002220:	61fb      	str	r3, [r7, #28]
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	2b07      	cmp	r3, #7
 8002226:	dde7      	ble.n	80021f8 <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 8002228:	6a3b      	ldr	r3, [r7, #32]
 800222a:	3301      	adds	r3, #1
 800222c:	623b      	str	r3, [r7, #32]
 800222e:	6a3b      	ldr	r3, [r7, #32]
 8002230:	2b06      	cmp	r3, #6
 8002232:	d9d5      	bls.n	80021e0 <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 8002234:	2300      	movs	r3, #0
 8002236:	61bb      	str	r3, [r7, #24]
 8002238:	e026      	b.n	8002288 <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 800223a:	68ba      	ldr	r2, [r7, #8]
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	4413      	add	r3, r2
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	021b      	lsls	r3, r3, #8
 8002244:	b29a      	uxth	r2, r3
 8002246:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002248:	4053      	eors	r3, r2
 800224a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	e014      	b.n	800227c <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 8002252:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8002256:	2b00      	cmp	r3, #0
 8002258:	da0a      	bge.n	8002270 <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 800225a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	b21b      	sxth	r3, r3
 8002262:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002266:	f083 0301 	eor.w	r3, r3, #1
 800226a:	b21b      	sxth	r3, r3
 800226c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800226e:	e002      	b.n	8002276 <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8002270:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	3301      	adds	r3, #1
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	2b07      	cmp	r3, #7
 8002280:	dde7      	ble.n	8002252 <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	3301      	adds	r3, #1
 8002286:	61bb      	str	r3, [r7, #24]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	429a      	cmp	r2, r3
 800228e:	d3d4      	bcc.n	800223a <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 8002290:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8002292:	4618      	mov	r0, r3
 8002294:	372c      	adds	r7, #44	@ 0x2c
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 800229e:	b590      	push	{r4, r7, lr}
 80022a0:	b08b      	sub	sp, #44	@ 0x2c
 80022a2:	af02      	add	r7, sp, #8
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	460b      	mov	r3, r1
 80022a8:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 80022aa:	887b      	ldrh	r3, [r7, #2]
 80022ac:	2b07      	cmp	r3, #7
 80022ae:	d801      	bhi.n	80022b4 <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 80022b0:	2300      	movs	r3, #0
 80022b2:	e04e      	b.n	8002352 <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	b21b      	sxth	r3, r3
 80022ba:	021b      	lsls	r3, r3, #8
 80022bc:	b21a      	sxth	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	3301      	adds	r3, #1
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	b21b      	sxth	r3, r3
 80022c6:	4313      	orrs	r3, r2
 80022c8:	b21b      	sxth	r3, r3
 80022ca:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	3302      	adds	r3, #2
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	b21b      	sxth	r3, r3
 80022d4:	021b      	lsls	r3, r3, #8
 80022d6:	b21a      	sxth	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3303      	adds	r3, #3
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	b21b      	sxth	r3, r3
 80022e0:	4313      	orrs	r3, r2
 80022e2:	b21b      	sxth	r3, r3
 80022e4:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3304      	adds	r3, #4
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	b21b      	sxth	r3, r3
 80022ee:	021b      	lsls	r3, r3, #8
 80022f0:	b21a      	sxth	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3305      	adds	r3, #5
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	b21b      	sxth	r3, r3
 80022fa:	4313      	orrs	r3, r2
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3306      	adds	r3, #6
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	b21b      	sxth	r3, r3
 8002308:	021b      	lsls	r3, r3, #8
 800230a:	b21a      	sxth	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3307      	adds	r3, #7
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	b21b      	sxth	r3, r3
 8002314:	4313      	orrs	r3, r2
 8002316:	b21b      	sxth	r3, r3
 8002318:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 800231a:	8b7b      	ldrh	r3, [r7, #26]
 800231c:	8b3a      	ldrh	r2, [r7, #24]
 800231e:	fb02 f303 	mul.w	r3, r2, r3
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	3308      	adds	r3, #8
 800232a:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 800232c:	887b      	ldrh	r3, [r7, #2]
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	429a      	cmp	r2, r3
 8002332:	d901      	bls.n	8002338 <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 8002334:	2300      	movs	r3, #0
 8002336:	e00c      	b.n	8002352 <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3308      	adds	r3, #8
 800233c:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 800233e:	8bf8      	ldrh	r0, [r7, #30]
 8002340:	8bb9      	ldrh	r1, [r7, #28]
 8002342:	8b7a      	ldrh	r2, [r7, #26]
 8002344:	8b3c      	ldrh	r4, [r7, #24]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	4623      	mov	r3, r4
 800234c:	f000 fc2a 	bl	8002ba4 <tft_blit565>

    return total_size;
 8002350:	693b      	ldr	r3, [r7, #16]
}
 8002352:	4618      	mov	r0, r3
 8002354:	3724      	adds	r7, #36	@ 0x24
 8002356:	46bd      	mov	sp, r7
 8002358:	bd90      	pop	{r4, r7, pc}
	...

0800235c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002362:	4b0f      	ldr	r3, [pc, #60]	@ (80023a0 <HAL_MspInit+0x44>)
 8002364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002366:	4a0e      	ldr	r2, [pc, #56]	@ (80023a0 <HAL_MspInit+0x44>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	6613      	str	r3, [r2, #96]	@ 0x60
 800236e:	4b0c      	ldr	r3, [pc, #48]	@ (80023a0 <HAL_MspInit+0x44>)
 8002370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	607b      	str	r3, [r7, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800237a:	4b09      	ldr	r3, [pc, #36]	@ (80023a0 <HAL_MspInit+0x44>)
 800237c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237e:	4a08      	ldr	r2, [pc, #32]	@ (80023a0 <HAL_MspInit+0x44>)
 8002380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002384:	6593      	str	r3, [r2, #88]	@ 0x58
 8002386:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <HAL_MspInit+0x44>)
 8002388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800238e:	603b      	str	r3, [r7, #0]
 8002390:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000

080023a4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b0b0      	sub	sp, #192	@ 0xc0
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023bc:	f107 0318 	add.w	r3, r7, #24
 80023c0:	2294      	movs	r2, #148	@ 0x94
 80023c2:	2100      	movs	r1, #0
 80023c4:	4618      	mov	r0, r3
 80023c6:	f007 fead 	bl	800a124 <memset>
  if(hadc->Instance==ADC1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a5c      	ldr	r2, [pc, #368]	@ (8002540 <HAL_ADC_MspInit+0x19c>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	f040 80b1 	bne.w	8002538 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80023d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023da:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80023dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80023e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80023e4:	2302      	movs	r3, #2
 80023e6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80023e8:	2301      	movs	r3, #1
 80023ea:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80023ec:	2308      	movs	r3, #8
 80023ee:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80023f0:	2302      	movs	r3, #2
 80023f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80023f4:	2302      	movs	r3, #2
 80023f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80023f8:	2302      	movs	r3, #2
 80023fa:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80023fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002400:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002402:	f107 0318 	add.w	r3, r7, #24
 8002406:	4618      	mov	r0, r3
 8002408:	f004 f8ca 	bl	80065a0 <HAL_RCCEx_PeriphCLKConfig>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8002412:	f7ff fed3 	bl	80021bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002416:	4b4b      	ldr	r3, [pc, #300]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800241a:	4a4a      	ldr	r2, [pc, #296]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 800241c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002420:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002422:	4b48      	ldr	r3, [pc, #288]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002426:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800242e:	4b45      	ldr	r3, [pc, #276]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002432:	4a44      	ldr	r2, [pc, #272]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002434:	f043 0304 	orr.w	r3, r3, #4
 8002438:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800243a:	4b42      	ldr	r3, [pc, #264]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 800243c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243e:	f003 0304 	and.w	r3, r3, #4
 8002442:	613b      	str	r3, [r7, #16]
 8002444:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002446:	4b3f      	ldr	r3, [pc, #252]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800244a:	4a3e      	ldr	r2, [pc, #248]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 800244c:	f043 0301 	orr.w	r3, r3, #1
 8002450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002452:	4b3c      	ldr	r3, [pc, #240]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800245e:	4b39      	ldr	r3, [pc, #228]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002462:	4a38      	ldr	r2, [pc, #224]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 8002464:	f043 0302 	orr.w	r3, r3, #2
 8002468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800246a:	4b36      	ldr	r3, [pc, #216]	@ (8002544 <HAL_ADC_MspInit+0x1a0>)
 800246c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	60bb      	str	r3, [r7, #8]
 8002474:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8002476:	230d      	movs	r3, #13
 8002478:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800247c:	230b      	movs	r3, #11
 800247e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002488:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800248c:	4619      	mov	r1, r3
 800248e:	482e      	ldr	r0, [pc, #184]	@ (8002548 <HAL_ADC_MspInit+0x1a4>)
 8002490:	f002 ff18 	bl	80052c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002494:	230f      	movs	r3, #15
 8002496:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800249a:	230b      	movs	r3, #11
 800249c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80024aa:	4619      	mov	r1, r3
 80024ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024b0:	f002 ff08 	bl	80052c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80024b4:	2302      	movs	r3, #2
 80024b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80024ba:	230b      	movs	r3, #11
 80024bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80024ca:	4619      	mov	r1, r3
 80024cc:	481f      	ldr	r0, [pc, #124]	@ (800254c <HAL_ADC_MspInit+0x1a8>)
 80024ce:	f002 fef9 	bl	80052c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80024d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 80024d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002554 <HAL_ADC_MspInit+0x1b0>)
 80024d6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80024d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 80024da:	2205      	movs	r2, #5
 80024dc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024de:	4b1c      	ldr	r3, [pc, #112]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e4:	4b1a      	ldr	r3, [pc, #104]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80024ea:	4b19      	ldr	r3, [pc, #100]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 80024ec:	2280      	movs	r2, #128	@ 0x80
 80024ee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024f0:	4b17      	ldr	r3, [pc, #92]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 80024f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024f6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024f8:	4b15      	ldr	r3, [pc, #84]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 80024fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024fe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002500:	4b13      	ldr	r3, [pc, #76]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 8002502:	2220      	movs	r2, #32
 8002504:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002506:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 8002508:	2200      	movs	r2, #0
 800250a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800250c:	4810      	ldr	r0, [pc, #64]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 800250e:	f002 fc67 	bl	8004de0 <HAL_DMA_Init>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8002518:	f7ff fe50 	bl	80021bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a0c      	ldr	r2, [pc, #48]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 8002520:	651a      	str	r2, [r3, #80]	@ 0x50
 8002522:	4a0b      	ldr	r2, [pc, #44]	@ (8002550 <HAL_ADC_MspInit+0x1ac>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002528:	2200      	movs	r2, #0
 800252a:	2100      	movs	r1, #0
 800252c:	2012      	movs	r0, #18
 800252e:	f002 f952 	bl	80047d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002532:	2012      	movs	r0, #18
 8002534:	f002 f96b 	bl	800480e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002538:	bf00      	nop
 800253a:	37c0      	adds	r7, #192	@ 0xc0
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	50040000 	.word	0x50040000
 8002544:	40021000 	.word	0x40021000
 8002548:	48000800 	.word	0x48000800
 800254c:	48000400 	.word	0x48000400
 8002550:	200400a0 	.word	0x200400a0
 8002554:	4002001c 	.word	0x4002001c

08002558 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b08a      	sub	sp, #40	@ 0x28
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002560:	f107 0314 	add.w	r3, r7, #20
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	605a      	str	r2, [r3, #4]
 800256a:	609a      	str	r2, [r3, #8]
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a2b      	ldr	r2, [pc, #172]	@ (8002624 <HAL_DAC_MspInit+0xcc>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d14f      	bne.n	800261a <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800257a:	4b2b      	ldr	r3, [pc, #172]	@ (8002628 <HAL_DAC_MspInit+0xd0>)
 800257c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257e:	4a2a      	ldr	r2, [pc, #168]	@ (8002628 <HAL_DAC_MspInit+0xd0>)
 8002580:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002584:	6593      	str	r3, [r2, #88]	@ 0x58
 8002586:	4b28      	ldr	r3, [pc, #160]	@ (8002628 <HAL_DAC_MspInit+0xd0>)
 8002588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800258e:	613b      	str	r3, [r7, #16]
 8002590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002592:	4b25      	ldr	r3, [pc, #148]	@ (8002628 <HAL_DAC_MspInit+0xd0>)
 8002594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002596:	4a24      	ldr	r2, [pc, #144]	@ (8002628 <HAL_DAC_MspInit+0xd0>)
 8002598:	f043 0301 	orr.w	r3, r3, #1
 800259c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800259e:	4b22      	ldr	r3, [pc, #136]	@ (8002628 <HAL_DAC_MspInit+0xd0>)
 80025a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80025aa:	2310      	movs	r3, #16
 80025ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025ae:	2303      	movs	r3, #3
 80025b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b6:	f107 0314 	add.w	r3, r7, #20
 80025ba:	4619      	mov	r1, r3
 80025bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025c0:	f002 fe80 	bl	80052c4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80025c4:	4b19      	ldr	r3, [pc, #100]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002630 <HAL_DAC_MspInit+0xd8>)
 80025c8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80025ca:	4b18      	ldr	r3, [pc, #96]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025cc:	2206      	movs	r2, #6
 80025ce:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025d0:	4b16      	ldr	r3, [pc, #88]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025d2:	2210      	movs	r2, #16
 80025d4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025d6:	4b15      	ldr	r3, [pc, #84]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025d8:	2200      	movs	r2, #0
 80025da:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80025dc:	4b13      	ldr	r3, [pc, #76]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025de:	2280      	movs	r2, #128	@ 0x80
 80025e0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025e2:	4b12      	ldr	r3, [pc, #72]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025e8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025f0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80025f2:	4b0e      	ldr	r3, [pc, #56]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025f4:	2220      	movs	r2, #32
 80025f6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80025f8:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80025fe:	480b      	ldr	r0, [pc, #44]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 8002600:	f002 fbee 	bl	8004de0 <HAL_DMA_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800260a:	f7ff fdd7 	bl	80021bc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a06      	ldr	r2, [pc, #24]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	4a05      	ldr	r2, [pc, #20]	@ (800262c <HAL_DAC_MspInit+0xd4>)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800261a:	bf00      	nop
 800261c:	3728      	adds	r7, #40	@ 0x28
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40007400 	.word	0x40007400
 8002628:	40021000 	.word	0x40021000
 800262c:	20040114 	.word	0x20040114
 8002630:	40020008 	.word	0x40020008

08002634 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b0ae      	sub	sp, #184	@ 0xb8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800263c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
 800264a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800264c:	f107 0310 	add.w	r3, r7, #16
 8002650:	2294      	movs	r2, #148	@ 0x94
 8002652:	2100      	movs	r1, #0
 8002654:	4618      	mov	r0, r3
 8002656:	f007 fd65 	bl	800a124 <memset>
  if(huart->Instance==LPUART1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a38      	ldr	r2, [pc, #224]	@ (8002740 <HAL_UART_MspInit+0x10c>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d168      	bne.n	8002736 <HAL_UART_MspInit+0x102>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002664:	2320      	movs	r3, #32
 8002666:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8002668:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800266c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800266e:	f107 0310 	add.w	r3, r7, #16
 8002672:	4618      	mov	r0, r3
 8002674:	f003 ff94 	bl	80065a0 <HAL_RCCEx_PeriphCLKConfig>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800267e:	f7ff fd9d 	bl	80021bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002682:	4b30      	ldr	r3, [pc, #192]	@ (8002744 <HAL_UART_MspInit+0x110>)
 8002684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002686:	4a2f      	ldr	r2, [pc, #188]	@ (8002744 <HAL_UART_MspInit+0x110>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800268e:	4b2d      	ldr	r3, [pc, #180]	@ (8002744 <HAL_UART_MspInit+0x110>)
 8002690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800269a:	4b2a      	ldr	r3, [pc, #168]	@ (8002744 <HAL_UART_MspInit+0x110>)
 800269c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269e:	4a29      	ldr	r2, [pc, #164]	@ (8002744 <HAL_UART_MspInit+0x110>)
 80026a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026a6:	4b27      	ldr	r3, [pc, #156]	@ (8002744 <HAL_UART_MspInit+0x110>)
 80026a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80026b2:	f003 f88d 	bl	80057d0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80026b6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80026ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026be:	2302      	movs	r3, #2
 80026c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ca:	2303      	movs	r3, #3
 80026cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80026d0:	2308      	movs	r3, #8
 80026d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026d6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80026da:	4619      	mov	r1, r3
 80026dc:	481a      	ldr	r0, [pc, #104]	@ (8002748 <HAL_UART_MspInit+0x114>)
 80026de:	f002 fdf1 	bl	80052c4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 80026e2:	4b1a      	ldr	r3, [pc, #104]	@ (800274c <HAL_UART_MspInit+0x118>)
 80026e4:	4a1a      	ldr	r2, [pc, #104]	@ (8002750 <HAL_UART_MspInit+0x11c>)
 80026e6:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80026e8:	4b18      	ldr	r3, [pc, #96]	@ (800274c <HAL_UART_MspInit+0x118>)
 80026ea:	2222      	movs	r2, #34	@ 0x22
 80026ec:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ee:	4b17      	ldr	r3, [pc, #92]	@ (800274c <HAL_UART_MspInit+0x118>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f4:	4b15      	ldr	r3, [pc, #84]	@ (800274c <HAL_UART_MspInit+0x118>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026fa:	4b14      	ldr	r3, [pc, #80]	@ (800274c <HAL_UART_MspInit+0x118>)
 80026fc:	2280      	movs	r2, #128	@ 0x80
 80026fe:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002700:	4b12      	ldr	r3, [pc, #72]	@ (800274c <HAL_UART_MspInit+0x118>)
 8002702:	2200      	movs	r2, #0
 8002704:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002706:	4b11      	ldr	r3, [pc, #68]	@ (800274c <HAL_UART_MspInit+0x118>)
 8002708:	2200      	movs	r2, #0
 800270a:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 800270c:	4b0f      	ldr	r3, [pc, #60]	@ (800274c <HAL_UART_MspInit+0x118>)
 800270e:	2200      	movs	r2, #0
 8002710:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002712:	4b0e      	ldr	r3, [pc, #56]	@ (800274c <HAL_UART_MspInit+0x118>)
 8002714:	2200      	movs	r2, #0
 8002716:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8002718:	480c      	ldr	r0, [pc, #48]	@ (800274c <HAL_UART_MspInit+0x118>)
 800271a:	f002 fb61 	bl	8004de0 <HAL_DMA_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8002724:	f7ff fd4a 	bl	80021bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a08      	ldr	r2, [pc, #32]	@ (800274c <HAL_UART_MspInit+0x118>)
 800272c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002730:	4a06      	ldr	r2, [pc, #24]	@ (800274c <HAL_UART_MspInit+0x118>)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8002736:	bf00      	nop
 8002738:	37b8      	adds	r7, #184	@ 0xb8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40008000 	.word	0x40008000
 8002744:	40021000 	.word	0x40021000
 8002748:	48001800 	.word	0x48001800
 800274c:	20040208 	.word	0x20040208
 8002750:	40020030 	.word	0x40020030

08002754 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08a      	sub	sp, #40	@ 0x28
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	f107 0314 	add.w	r3, r7, #20
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	609a      	str	r2, [r3, #8]
 8002768:	60da      	str	r2, [r3, #12]
 800276a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a17      	ldr	r2, [pc, #92]	@ (80027d0 <HAL_SPI_MspInit+0x7c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d128      	bne.n	80027c8 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002776:	4b17      	ldr	r3, [pc, #92]	@ (80027d4 <HAL_SPI_MspInit+0x80>)
 8002778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800277a:	4a16      	ldr	r2, [pc, #88]	@ (80027d4 <HAL_SPI_MspInit+0x80>)
 800277c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002780:	6613      	str	r3, [r2, #96]	@ 0x60
 8002782:	4b14      	ldr	r3, [pc, #80]	@ (80027d4 <HAL_SPI_MspInit+0x80>)
 8002784:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002786:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800278a:	613b      	str	r3, [r7, #16]
 800278c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278e:	4b11      	ldr	r3, [pc, #68]	@ (80027d4 <HAL_SPI_MspInit+0x80>)
 8002790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002792:	4a10      	ldr	r2, [pc, #64]	@ (80027d4 <HAL_SPI_MspInit+0x80>)
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800279a:	4b0e      	ldr	r3, [pc, #56]	@ (80027d4 <HAL_SPI_MspInit+0x80>)
 800279c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80027a6:	23e0      	movs	r3, #224	@ 0xe0
 80027a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027aa:	2302      	movs	r3, #2
 80027ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b2:	2303      	movs	r3, #3
 80027b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027b6:	2305      	movs	r3, #5
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ba:	f107 0314 	add.w	r3, r7, #20
 80027be:	4619      	mov	r1, r3
 80027c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027c4:	f002 fd7e 	bl	80052c4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80027c8:	bf00      	nop
 80027ca:	3728      	adds	r7, #40	@ 0x28
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40013000 	.word	0x40013000
 80027d4:	40021000 	.word	0x40021000

080027d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08e      	sub	sp, #56	@ 0x38
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a5c      	ldr	r2, [pc, #368]	@ (8002968 <HAL_TIM_Base_MspInit+0x190>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d13a      	bne.n	8002870 <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027fa:	4b5c      	ldr	r3, [pc, #368]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80027fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027fe:	4a5b      	ldr	r2, [pc, #364]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002800:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002804:	6613      	str	r3, [r2, #96]	@ 0x60
 8002806:	4b59      	ldr	r3, [pc, #356]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800280a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800280e:	623b      	str	r3, [r7, #32]
 8002810:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002812:	4b56      	ldr	r3, [pc, #344]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002816:	4a55      	ldr	r2, [pc, #340]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002818:	f043 0310 	orr.w	r3, r3, #16
 800281c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800281e:	4b53      	ldr	r3, [pc, #332]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	61fb      	str	r3, [r7, #28]
 8002828:	69fb      	ldr	r3, [r7, #28]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 800282a:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002830:	2302      	movs	r3, #2
 8002832:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	2300      	movs	r3, #0
 800283a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800283c:	2301      	movs	r3, #1
 800283e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002844:	4619      	mov	r1, r3
 8002846:	484a      	ldr	r0, [pc, #296]	@ (8002970 <HAL_TIM_Base_MspInit+0x198>)
 8002848:	f002 fd3c 	bl	80052c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800284c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002850:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285a:	2300      	movs	r3, #0
 800285c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 800285e:	2303      	movs	r3, #3
 8002860:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002862:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002866:	4619      	mov	r1, r3
 8002868:	4841      	ldr	r0, [pc, #260]	@ (8002970 <HAL_TIM_Base_MspInit+0x198>)
 800286a:	f002 fd2b 	bl	80052c4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800286e:	e077      	b.n	8002960 <HAL_TIM_Base_MspInit+0x188>
  else if(htim_base->Instance==TIM2)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002878:	d129      	bne.n	80028ce <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800287a:	4b3c      	ldr	r3, [pc, #240]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 800287c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287e:	4a3b      	ldr	r2, [pc, #236]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6593      	str	r3, [r2, #88]	@ 0x58
 8002886:	4b39      	ldr	r3, [pc, #228]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	61bb      	str	r3, [r7, #24]
 8002890:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002892:	4b36      	ldr	r3, [pc, #216]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002896:	4a35      	ldr	r2, [pc, #212]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002898:	f043 0302 	orr.w	r3, r3, #2
 800289c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800289e:	4b33      	ldr	r3, [pc, #204]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80028a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	617b      	str	r3, [r7, #20]
 80028a8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b0:	2302      	movs	r3, #2
 80028b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b8:	2300      	movs	r3, #0
 80028ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028bc:	2301      	movs	r3, #1
 80028be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028c4:	4619      	mov	r1, r3
 80028c6:	482b      	ldr	r0, [pc, #172]	@ (8002974 <HAL_TIM_Base_MspInit+0x19c>)
 80028c8:	f002 fcfc 	bl	80052c4 <HAL_GPIO_Init>
}
 80028cc:	e048      	b.n	8002960 <HAL_TIM_Base_MspInit+0x188>
  else if(htim_base->Instance==TIM3)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a29      	ldr	r2, [pc, #164]	@ (8002978 <HAL_TIM_Base_MspInit+0x1a0>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d143      	bne.n	8002960 <HAL_TIM_Base_MspInit+0x188>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028d8:	4b24      	ldr	r3, [pc, #144]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80028da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028dc:	4a23      	ldr	r2, [pc, #140]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80028de:	f043 0302 	orr.w	r3, r3, #2
 80028e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80028e4:	4b21      	ldr	r3, [pc, #132]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80028e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028f0:	4b1e      	ldr	r3, [pc, #120]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80028f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f4:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80028f6:	f043 0302 	orr.w	r3, r3, #2
 80028fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028fc:	4b1b      	ldr	r3, [pc, #108]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 80028fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	60fb      	str	r3, [r7, #12]
 8002906:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002908:	4b18      	ldr	r3, [pc, #96]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 800290a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800290c:	4a17      	ldr	r2, [pc, #92]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 800290e:	f043 0304 	orr.w	r3, r3, #4
 8002912:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002914:	4b15      	ldr	r3, [pc, #84]	@ (800296c <HAL_TIM_Base_MspInit+0x194>)
 8002916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	60bb      	str	r3, [r7, #8]
 800291e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002920:	2301      	movs	r3, #1
 8002922:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002924:	2302      	movs	r3, #2
 8002926:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002928:	2300      	movs	r3, #0
 800292a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292c:	2300      	movs	r3, #0
 800292e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002930:	2302      	movs	r3, #2
 8002932:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002934:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002938:	4619      	mov	r1, r3
 800293a:	480e      	ldr	r0, [pc, #56]	@ (8002974 <HAL_TIM_Base_MspInit+0x19c>)
 800293c:	f002 fcc2 	bl	80052c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002940:	2380      	movs	r3, #128	@ 0x80
 8002942:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002944:	2302      	movs	r3, #2
 8002946:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294c:	2300      	movs	r3, #0
 800294e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002950:	2302      	movs	r3, #2
 8002952:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002954:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002958:	4619      	mov	r1, r3
 800295a:	4808      	ldr	r0, [pc, #32]	@ (800297c <HAL_TIM_Base_MspInit+0x1a4>)
 800295c:	f002 fcb2 	bl	80052c4 <HAL_GPIO_Init>
}
 8002960:	bf00      	nop
 8002962:	3738      	adds	r7, #56	@ 0x38
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	40012c00 	.word	0x40012c00
 800296c:	40021000 	.word	0x40021000
 8002970:	48001000 	.word	0x48001000
 8002974:	48000400 	.word	0x48000400
 8002978:	40000400 	.word	0x40000400
 800297c:	48000800 	.word	0x48000800

08002980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002984:	bf00      	nop
 8002986:	e7fd      	b.n	8002984 <NMI_Handler+0x4>

08002988 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800298c:	bf00      	nop
 800298e:	e7fd      	b.n	800298c <HardFault_Handler+0x4>

08002990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <MemManage_Handler+0x4>

08002998 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <BusFault_Handler+0x4>

080029a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029a4:	bf00      	nop
 80029a6:	e7fd      	b.n	80029a4 <UsageFault_Handler+0x4>

080029a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029b6:	b480      	push	{r7}
 80029b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029d6:	f000 fa13 	bl	8002e00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80029e4:	4802      	ldr	r0, [pc, #8]	@ (80029f0 <DMA1_Channel1_IRQHandler+0x10>)
 80029e6:	f002 fb1e 	bl	8005026 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20040114 	.word	0x20040114

080029f4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029f8:	4802      	ldr	r0, [pc, #8]	@ (8002a04 <DMA1_Channel2_IRQHandler+0x10>)
 80029fa:	f002 fb14 	bl	8005026 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200400a0 	.word	0x200400a0

08002a08 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002a0c:	4802      	ldr	r0, [pc, #8]	@ (8002a18 <DMA1_Channel3_IRQHandler+0x10>)
 8002a0e:	f002 fb0a 	bl	8005026 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20040208 	.word	0x20040208

08002a1c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002a20:	4802      	ldr	r0, [pc, #8]	@ (8002a2c <ADC1_IRQHandler+0x10>)
 8002a22:	f000 fe8a 	bl	800373a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20040038 	.word	0x20040038

08002a30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a34:	4b06      	ldr	r3, [pc, #24]	@ (8002a50 <SystemInit+0x20>)
 8002a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a3a:	4a05      	ldr	r2, [pc, #20]	@ (8002a50 <SystemInit+0x20>)
 8002a3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002a44:	bf00      	nop
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	e000ed00 	.word	0xe000ed00

08002a54 <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a5e:	4802      	ldr	r0, [pc, #8]	@ (8002a68 <tft_select+0x14>)
 8002a60:	f002 fdda 	bl	8005618 <HAL_GPIO_WritePin>
 8002a64:	bf00      	nop
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	48000800 	.word	0x48000800

08002a6c <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	2201      	movs	r2, #1
 8002a72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a76:	4802      	ldr	r0, [pc, #8]	@ (8002a80 <tft_deselect+0x14>)
 8002a78:	f002 fdce 	bl	8005618 <HAL_GPIO_WritePin>
 8002a7c:	bf00      	nop
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	48000800 	.word	0x48000800

08002a84 <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a8e:	4802      	ldr	r0, [pc, #8]	@ (8002a98 <tft_dc_cmd+0x14>)
 8002a90:	f002 fdc2 	bl	8005618 <HAL_GPIO_WritePin>
 8002a94:	bf00      	nop
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	48000800 	.word	0x48000800

08002a9c <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002aa6:	4802      	ldr	r0, [pc, #8]	@ (8002ab0 <tft_dc_data+0x14>)
 8002aa8:	f002 fdb6 	bl	8005618 <HAL_GPIO_WritePin>
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	48000800 	.word	0x48000800

08002ab4 <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 8002abe:	f7ff ffe1 	bl	8002a84 <tft_dc_cmd>
    tft_select();
 8002ac2:	f7ff ffc7 	bl	8002a54 <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8002ac6:	1df9      	adds	r1, r7, #7
 8002ac8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002acc:	2201      	movs	r2, #1
 8002ace:	4804      	ldr	r0, [pc, #16]	@ (8002ae0 <tft_write_cmd+0x2c>)
 8002ad0:	f004 fb21 	bl	8007116 <HAL_SPI_Transmit>
    tft_deselect();
 8002ad4:	f7ff ffca 	bl	8002a6c <tft_deselect>
}
 8002ad8:	bf00      	nop
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20040268 	.word	0x20040268

08002ae4 <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 8002aee:	f7ff ffd5 	bl	8002a9c <tft_dc_data>
    tft_select();
 8002af2:	f7ff ffaf 	bl	8002a54 <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4804      	ldr	r0, [pc, #16]	@ (8002b14 <tft_write_data+0x30>)
 8002b02:	f004 fb08 	bl	8007116 <HAL_SPI_Transmit>
    tft_deselect();
 8002b06:	f7ff ffb1 	bl	8002a6c <tft_deselect>
}
 8002b0a:	bf00      	nop
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20040268 	.word	0x20040268

08002b18 <tft_set_addr_window>:
    if (r & 1) { tft_width = 480; tft_height = 320; }
    else       { tft_width = 320; tft_height = 480; }
}

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4604      	mov	r4, r0
 8002b20:	4608      	mov	r0, r1
 8002b22:	4611      	mov	r1, r2
 8002b24:	461a      	mov	r2, r3
 8002b26:	4623      	mov	r3, r4
 8002b28:	80fb      	strh	r3, [r7, #6]
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	80bb      	strh	r3, [r7, #4]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	807b      	strh	r3, [r7, #2]
 8002b32:	4613      	mov	r3, r2
 8002b34:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 8002b36:	202a      	movs	r0, #42	@ 0x2a
 8002b38:	f7ff ffbc 	bl	8002ab4 <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 8002b3c:	88fb      	ldrh	r3, [r7, #6]
 8002b3e:	0a1b      	lsrs	r3, r3, #8
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	733b      	strb	r3, [r7, #12]
 8002b46:	88fb      	ldrh	r3, [r7, #6]
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	737b      	strb	r3, [r7, #13]
 8002b4c:	887b      	ldrh	r3, [r7, #2]
 8002b4e:	0a1b      	lsrs	r3, r3, #8
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	73bb      	strb	r3, [r7, #14]
 8002b56:	887b      	ldrh	r3, [r7, #2]
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8002b5c:	f107 030c 	add.w	r3, r7, #12
 8002b60:	2104      	movs	r1, #4
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7ff ffbe 	bl	8002ae4 <tft_write_data>

    tft_write_cmd(0x2B);
 8002b68:	202b      	movs	r0, #43	@ 0x2b
 8002b6a:	f7ff ffa3 	bl	8002ab4 <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 8002b6e:	88bb      	ldrh	r3, [r7, #4]
 8002b70:	0a1b      	lsrs	r3, r3, #8
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	733b      	strb	r3, [r7, #12]
 8002b78:	88bb      	ldrh	r3, [r7, #4]
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	737b      	strb	r3, [r7, #13]
 8002b7e:	883b      	ldrh	r3, [r7, #0]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	73bb      	strb	r3, [r7, #14]
 8002b88:	883b      	ldrh	r3, [r7, #0]
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8002b8e:	f107 030c 	add.w	r3, r7, #12
 8002b92:	2104      	movs	r1, #4
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff ffa5 	bl	8002ae4 <tft_write_data>
}
 8002b9a:	bf00      	nop
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd90      	pop	{r4, r7, pc}
	...

08002ba4 <tft_blit565>:
    }
    tft_deselect();
}

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b090      	sub	sp, #64	@ 0x40
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
 8002bb0:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f340 8099 	ble.w	8002cec <tft_blit565+0x148>
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f340 8095 	ble.w	8002cec <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4413      	add	r3, r2
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bd4:	68ba      	ldr	r2, [r7, #8]
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	4413      	add	r3, r2
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 8002bde:	4b46      	ldr	r3, [pc, #280]	@ (8002cf8 <tft_blit565+0x154>)
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	461a      	mov	r2, r3
 8002be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002be6:	4293      	cmp	r3, r2
 8002be8:	f280 8082 	bge.w	8002cf0 <tft_blit565+0x14c>
 8002bec:	4b43      	ldr	r3, [pc, #268]	@ (8002cfc <tft_blit565+0x158>)
 8002bee:	881b      	ldrh	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	da7b      	bge.n	8002cf0 <tft_blit565+0x14c>
 8002bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	db78      	blt.n	8002cf0 <tft_blit565+0x14c>
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	db75      	blt.n	8002cf0 <tft_blit565+0x14c>

    int sx=0, sy=0;
 8002c04:	2300      	movs	r3, #0
 8002c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c08:	2300      	movs	r3, #0
 8002c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 8002c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	da04      	bge.n	8002c1c <tft_blit565+0x78>
 8002c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c14:	425b      	negs	r3, r3
 8002c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c18:	2300      	movs	r3, #0
 8002c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 8002c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	da04      	bge.n	8002c2c <tft_blit565+0x88>
 8002c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c24:	425b      	negs	r3, r3
 8002c26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c28:	2300      	movs	r3, #0
 8002c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 8002c2c:	4b32      	ldr	r3, [pc, #200]	@ (8002cf8 <tft_blit565+0x154>)
 8002c2e:	881b      	ldrh	r3, [r3, #0]
 8002c30:	461a      	mov	r2, r3
 8002c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c34:	4293      	cmp	r3, r2
 8002c36:	db03      	blt.n	8002c40 <tft_blit565+0x9c>
 8002c38:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf8 <tft_blit565+0x154>)
 8002c3a:	881b      	ldrh	r3, [r3, #0]
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 8002c40:	4b2e      	ldr	r3, [pc, #184]	@ (8002cfc <tft_blit565+0x158>)
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	db03      	blt.n	8002c54 <tft_blit565+0xb0>
 8002c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cfc <tft_blit565+0x158>)
 8002c4e:	881b      	ldrh	r3, [r3, #0]
 8002c50:	3b01      	subs	r3, #1
 8002c52:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 8002c54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 8002c5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	3301      	adds	r3, #1
 8002c66:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 8002c68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c6a:	b298      	uxth	r0, r3
 8002c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c6e:	b299      	uxth	r1, r3
 8002c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	f7ff ff4e 	bl	8002b18 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 8002c7c:	f7ff ff02 	bl	8002a84 <tft_dc_cmd>
 8002c80:	f7ff fee8 	bl	8002a54 <tft_select>
    uint8_t cmd = 0x2C;
 8002c84:	232c      	movs	r3, #44	@ 0x2c
 8002c86:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8002c88:	f107 0113 	add.w	r1, r7, #19
 8002c8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c90:	2201      	movs	r2, #1
 8002c92:	481b      	ldr	r0, [pc, #108]	@ (8002d00 <tft_blit565+0x15c>)
 8002c94:	f004 fa3f 	bl	8007116 <HAL_SPI_Transmit>
    tft_dc_data();
 8002c98:	f7ff ff00 	bl	8002a9c <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 8002c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	fb03 f202 	mul.w	r2, r3, r2
 8002ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca6:	4413      	add	r3, r2
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002cac:	4413      	add	r3, r2
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	623b      	str	r3, [r7, #32]
 8002cba:	e010      	b.n	8002cde <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002cc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002cca:	480d      	ldr	r0, [pc, #52]	@ (8002d00 <tft_blit565+0x15c>)
 8002ccc:	f004 fa23 	bl	8007116 <HAL_SPI_Transmit>
        src += stride_bytes;
 8002cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 8002cd8:	6a3b      	ldr	r3, [r7, #32]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	623b      	str	r3, [r7, #32]
 8002cde:	6a3a      	ldr	r2, [r7, #32]
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	dbea      	blt.n	8002cbc <tft_blit565+0x118>
    }
    tft_deselect();
 8002ce6:	f7ff fec1 	bl	8002a6c <tft_deselect>
 8002cea:	e002      	b.n	8002cf2 <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 8002cec:	bf00      	nop
 8002cee:	e000      	b.n	8002cf2 <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 8002cf0:	bf00      	nop
}
 8002cf2:	3740      	adds	r7, #64	@ 0x40
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20040010 	.word	0x20040010
 8002cfc:	20040012 	.word	0x20040012
 8002d00:	20040268 	.word	0x20040268

08002d04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002d04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d3c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d08:	f7ff fe92 	bl	8002a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d0c:	480c      	ldr	r0, [pc, #48]	@ (8002d40 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d0e:	490d      	ldr	r1, [pc, #52]	@ (8002d44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d10:	4a0d      	ldr	r2, [pc, #52]	@ (8002d48 <LoopForever+0xe>)
  movs r3, #0
 8002d12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d14:	e002      	b.n	8002d1c <LoopCopyDataInit>

08002d16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d1a:	3304      	adds	r3, #4

08002d1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d20:	d3f9      	bcc.n	8002d16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d22:	4a0a      	ldr	r2, [pc, #40]	@ (8002d4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d24:	4c0a      	ldr	r4, [pc, #40]	@ (8002d50 <LoopForever+0x16>)
  movs r3, #0
 8002d26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d28:	e001      	b.n	8002d2e <LoopFillZerobss>

08002d2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d2c:	3204      	adds	r2, #4

08002d2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d30:	d3fb      	bcc.n	8002d2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d32:	f007 f9ff 	bl	800a134 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d36:	f7fe faab 	bl	8001290 <main>

08002d3a <LoopForever>:

LoopForever:
    b LoopForever
 8002d3a:	e7fe      	b.n	8002d3a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002d3c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002d40:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002d44:	2004001c 	.word	0x2004001c
  ldr r2, =_sidata
 8002d48:	0801da40 	.word	0x0801da40
  ldr r2, =_sbss
 8002d4c:	2004001c 	.word	0x2004001c
  ldr r4, =_ebss
 8002d50:	20083bd0 	.word	0x20083bd0

08002d54 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d54:	e7fe      	b.n	8002d54 <CAN1_RX0_IRQHandler>

08002d56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b082      	sub	sp, #8
 8002d5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d60:	2003      	movs	r0, #3
 8002d62:	f001 fd2d 	bl	80047c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d66:	2000      	movs	r0, #0
 8002d68:	f000 f80e 	bl	8002d88 <HAL_InitTick>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	71fb      	strb	r3, [r7, #7]
 8002d76:	e001      	b.n	8002d7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d78:	f7ff faf0 	bl	800235c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002d94:	4b17      	ldr	r3, [pc, #92]	@ (8002df4 <HAL_InitTick+0x6c>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d023      	beq.n	8002de4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002d9c:	4b16      	ldr	r3, [pc, #88]	@ (8002df8 <HAL_InitTick+0x70>)
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	4b14      	ldr	r3, [pc, #80]	@ (8002df4 <HAL_InitTick+0x6c>)
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	4619      	mov	r1, r3
 8002da6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002daa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db2:	4618      	mov	r0, r3
 8002db4:	f001 fd39 	bl	800482a <HAL_SYSTICK_Config>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d10f      	bne.n	8002dde <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b0f      	cmp	r3, #15
 8002dc2:	d809      	bhi.n	8002dd8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	6879      	ldr	r1, [r7, #4]
 8002dc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002dcc:	f001 fd03 	bl	80047d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002dfc <HAL_InitTick+0x74>)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	e007      	b.n	8002de8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	73fb      	strb	r3, [r7, #15]
 8002ddc:	e004      	b.n	8002de8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	73fb      	strb	r3, [r7, #15]
 8002de2:	e001      	b.n	8002de8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20040018 	.word	0x20040018
 8002df8:	2004000c 	.word	0x2004000c
 8002dfc:	20040014 	.word	0x20040014

08002e00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e04:	4b06      	ldr	r3, [pc, #24]	@ (8002e20 <HAL_IncTick+0x20>)
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b06      	ldr	r3, [pc, #24]	@ (8002e24 <HAL_IncTick+0x24>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4413      	add	r3, r2
 8002e10:	4a04      	ldr	r2, [pc, #16]	@ (8002e24 <HAL_IncTick+0x24>)
 8002e12:	6013      	str	r3, [r2, #0]
}
 8002e14:	bf00      	nop
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	20040018 	.word	0x20040018
 8002e24:	20083bcc 	.word	0x20083bcc

08002e28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e2c:	4b03      	ldr	r3, [pc, #12]	@ (8002e3c <HAL_GetTick+0x14>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	20083bcc 	.word	0x20083bcc

08002e40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e48:	f7ff ffee 	bl	8002e28 <HAL_GetTick>
 8002e4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e58:	d005      	beq.n	8002e66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e84 <HAL_Delay+0x44>)
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e66:	bf00      	nop
 8002e68:	f7ff ffde 	bl	8002e28 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d8f7      	bhi.n	8002e68 <HAL_Delay+0x28>
  {
  }
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20040018 	.word	0x20040018

08002e88 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	609a      	str	r2, [r3, #8]
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b083      	sub	sp, #12
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
 8002eb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	607a      	str	r2, [r7, #4]
 8002efc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3360      	adds	r3, #96	@ 0x60
 8002f02:	461a      	mov	r2, r3
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	4413      	add	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	4b08      	ldr	r3, [pc, #32]	@ (8002f34 <LL_ADC_SetOffset+0x44>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002f28:	bf00      	nop
 8002f2a:	371c      	adds	r7, #28
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	03fff000 	.word	0x03fff000

08002f38 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	3360      	adds	r3, #96	@ 0x60
 8002f46:	461a      	mov	r2, r3
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	4413      	add	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b087      	sub	sp, #28
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3360      	adds	r3, #96	@ 0x60
 8002f74:	461a      	mov	r2, r3
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002f8e:	bf00      	nop
 8002f90:	371c      	adds	r7, #28
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b083      	sub	sp, #12
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	615a      	str	r2, [r3, #20]
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e000      	b.n	8002fda <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b087      	sub	sp, #28
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	3330      	adds	r3, #48	@ 0x30
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	f003 030c 	and.w	r3, r3, #12
 8003002:	4413      	add	r3, r2
 8003004:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	f003 031f 	and.w	r3, r3, #31
 8003010:	211f      	movs	r1, #31
 8003012:	fa01 f303 	lsl.w	r3, r1, r3
 8003016:	43db      	mvns	r3, r3
 8003018:	401a      	ands	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	0e9b      	lsrs	r3, r3, #26
 800301e:	f003 011f 	and.w	r1, r3, #31
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	f003 031f 	and.w	r3, r3, #31
 8003028:	fa01 f303 	lsl.w	r3, r1, r3
 800302c:	431a      	orrs	r2, r3
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003032:	bf00      	nop
 8003034:	371c      	adds	r7, #28
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800304a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003064:	b480      	push	{r7}
 8003066:	b087      	sub	sp, #28
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	3314      	adds	r3, #20
 8003074:	461a      	mov	r2, r3
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	0e5b      	lsrs	r3, r3, #25
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	4413      	add	r3, r2
 8003082:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	0d1b      	lsrs	r3, r3, #20
 800308c:	f003 031f 	and.w	r3, r3, #31
 8003090:	2107      	movs	r1, #7
 8003092:	fa01 f303 	lsl.w	r3, r1, r3
 8003096:	43db      	mvns	r3, r3
 8003098:	401a      	ands	r2, r3
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	0d1b      	lsrs	r3, r3, #20
 800309e:	f003 031f 	and.w	r3, r3, #31
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	fa01 f303 	lsl.w	r3, r1, r3
 80030a8:	431a      	orrs	r2, r3
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80030ae:	bf00      	nop
 80030b0:	371c      	adds	r7, #28
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
	...

080030bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d4:	43db      	mvns	r3, r3
 80030d6:	401a      	ands	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f003 0318 	and.w	r3, r3, #24
 80030de:	4908      	ldr	r1, [pc, #32]	@ (8003100 <LL_ADC_SetChannelSingleDiff+0x44>)
 80030e0:	40d9      	lsrs	r1, r3
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	400b      	ands	r3, r1
 80030e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ea:	431a      	orrs	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80030f2:	bf00      	nop
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	0007ffff 	.word	0x0007ffff

08003104 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003114:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6093      	str	r3, [r2, #8]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003138:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800313c:	d101      	bne.n	8003142 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003160:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003164:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003188:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800318c:	d101      	bne.n	8003192 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031b4:	f043 0201 	orr.w	r2, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031dc:	f043 0202 	orr.w	r2, r3, #2
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	2b01      	cmp	r3, #1
 8003202:	d101      	bne.n	8003208 <LL_ADC_IsEnabled+0x18>
 8003204:	2301      	movs	r3, #1
 8003206:	e000      	b.n	800320a <LL_ADC_IsEnabled+0x1a>
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b02      	cmp	r3, #2
 8003228:	d101      	bne.n	800322e <LL_ADC_IsDisableOngoing+0x18>
 800322a:	2301      	movs	r3, #1
 800322c:	e000      	b.n	8003230 <LL_ADC_IsDisableOngoing+0x1a>
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800324c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003250:	f043 0204 	orr.w	r2, r3, #4
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 0304 	and.w	r3, r3, #4
 8003274:	2b04      	cmp	r3, #4
 8003276:	d101      	bne.n	800327c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 0308 	and.w	r3, r3, #8
 800329a:	2b08      	cmp	r3, #8
 800329c:	d101      	bne.n	80032a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800329e:	2301      	movs	r3, #1
 80032a0:	e000      	b.n	80032a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b088      	sub	sp, #32
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032b8:	2300      	movs	r3, #0
 80032ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80032bc:	2300      	movs	r3, #0
 80032be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e129      	b.n	800351e <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d109      	bne.n	80032ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f7ff f863 	bl	80023a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff ff19 	bl	8003128 <LL_ADC_IsDeepPowerDownEnabled>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d004      	beq.n	8003306 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff feff 	bl	8003104 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f7ff ff34 	bl	8003178 <LL_ADC_IsInternalRegulatorEnabled>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d115      	bne.n	8003342 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff ff18 	bl	8003150 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003320:	4b81      	ldr	r3, [pc, #516]	@ (8003528 <HAL_ADC_Init+0x278>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	099b      	lsrs	r3, r3, #6
 8003326:	4a81      	ldr	r2, [pc, #516]	@ (800352c <HAL_ADC_Init+0x27c>)
 8003328:	fba2 2303 	umull	r2, r3, r2, r3
 800332c:	099b      	lsrs	r3, r3, #6
 800332e:	3301      	adds	r3, #1
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003334:	e002      	b.n	800333c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	3b01      	subs	r3, #1
 800333a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f9      	bne.n	8003336 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff ff16 	bl	8003178 <LL_ADC_IsInternalRegulatorEnabled>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10d      	bne.n	800336e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003356:	f043 0210 	orr.w	r2, r3, #16
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	f043 0201 	orr.w	r2, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4618      	mov	r0, r3
 8003374:	f7ff ff76 	bl	8003264 <LL_ADC_REG_IsConversionOngoing>
 8003378:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800337e:	f003 0310 	and.w	r3, r3, #16
 8003382:	2b00      	cmp	r3, #0
 8003384:	f040 80c2 	bne.w	800350c <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2b00      	cmp	r3, #0
 800338c:	f040 80be 	bne.w	800350c <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003394:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003398:	f043 0202 	orr.w	r2, r3, #2
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff ff23 	bl	80031f0 <LL_ADC_IsEnabled>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10b      	bne.n	80033c8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033b0:	485f      	ldr	r0, [pc, #380]	@ (8003530 <HAL_ADC_Init+0x280>)
 80033b2:	f7ff ff1d 	bl	80031f0 <LL_ADC_IsEnabled>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d105      	bne.n	80033c8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	4619      	mov	r1, r3
 80033c2:	485c      	ldr	r0, [pc, #368]	@ (8003534 <HAL_ADC_Init+0x284>)
 80033c4:	f7ff fd60 	bl	8002e88 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	7e5b      	ldrb	r3, [r3, #25]
 80033cc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033d2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80033d8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80033de:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033e8:	4313      	orrs	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d106      	bne.n	8003404 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	3b01      	subs	r3, #1
 80033fc:	045b      	lsls	r3, r3, #17
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4313      	orrs	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003408:	2b00      	cmp	r3, #0
 800340a:	d009      	beq.n	8003420 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003410:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003418:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4313      	orrs	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68da      	ldr	r2, [r3, #12]
 8003426:	4b44      	ldr	r3, [pc, #272]	@ (8003538 <HAL_ADC_Init+0x288>)
 8003428:	4013      	ands	r3, r2
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	69b9      	ldr	r1, [r7, #24]
 8003430:	430b      	orrs	r3, r1
 8003432:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f7ff ff26 	bl	800328a <LL_ADC_INJ_IsConversionOngoing>
 800343e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d140      	bne.n	80034c8 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d13d      	bne.n	80034c8 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	7e1b      	ldrb	r3, [r3, #24]
 8003454:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003456:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800345e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003460:	4313      	orrs	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800346e:	f023 0306 	bic.w	r3, r3, #6
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	69b9      	ldr	r1, [r7, #24]
 8003478:	430b      	orrs	r3, r1
 800347a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003482:	2b01      	cmp	r3, #1
 8003484:	d118      	bne.n	80034b8 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003490:	f023 0304 	bic.w	r3, r3, #4
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800349c:	4311      	orrs	r1, r2
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80034a2:	4311      	orrs	r1, r2
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034a8:	430a      	orrs	r2, r1
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f042 0201 	orr.w	r2, r2, #1
 80034b4:	611a      	str	r2, [r3, #16]
 80034b6:	e007      	b.n	80034c8 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	691a      	ldr	r2, [r3, #16]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 0201 	bic.w	r2, r2, #1
 80034c6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d10c      	bne.n	80034ea <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d6:	f023 010f 	bic.w	r1, r3, #15
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	1e5a      	subs	r2, r3, #1
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80034e8:	e007      	b.n	80034fa <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 020f 	bic.w	r2, r2, #15
 80034f8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fe:	f023 0303 	bic.w	r3, r3, #3
 8003502:	f043 0201 	orr.w	r2, r3, #1
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	659a      	str	r2, [r3, #88]	@ 0x58
 800350a:	e007      	b.n	800351c <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003510:	f043 0210 	orr.w	r2, r3, #16
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800351c:	7ffb      	ldrb	r3, [r7, #31]
}
 800351e:	4618      	mov	r0, r3
 8003520:	3720      	adds	r7, #32
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	2004000c 	.word	0x2004000c
 800352c:	053e2d63 	.word	0x053e2d63
 8003530:	50040000 	.word	0x50040000
 8003534:	50040300 	.word	0x50040300
 8003538:	fff0c007 	.word	0xfff0c007

0800353c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff fe8b 	bl	8003264 <LL_ADC_REG_IsConversionOngoing>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d14f      	bne.n	80035f4 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800355a:	2b01      	cmp	r3, #1
 800355c:	d101      	bne.n	8003562 <HAL_ADC_Start+0x26>
 800355e:	2302      	movs	r3, #2
 8003560:	e04b      	b.n	80035fa <HAL_ADC_Start+0xbe>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 feb4 	bl	80042d8 <ADC_Enable>
 8003570:	4603      	mov	r3, r0
 8003572:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003574:	7bfb      	ldrb	r3, [r7, #15]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d137      	bne.n	80035ea <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800357e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003582:	f023 0301 	bic.w	r3, r3, #1
 8003586:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003592:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003596:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800359a:	d106      	bne.n	80035aa <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a0:	f023 0206 	bic.w	r2, r3, #6
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035a8:	e002      	b.n	80035b0 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	221c      	movs	r2, #28
 80035b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d007      	beq.n	80035de <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80035d6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff fe2a 	bl	800323c <LL_ADC_REG_StartConversion>
 80035e8:	e006      	b.n	80035f8 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80035f2:	e001      	b.n	80035f8 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80035f4:	2302      	movs	r3, #2
 80035f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3710      	adds	r7, #16
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b086      	sub	sp, #24
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
 800360a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	2b08      	cmp	r3, #8
 8003612:	d102      	bne.n	800361a <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003614:	2308      	movs	r3, #8
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	e010      	b.n	800363c <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b00      	cmp	r3, #0
 8003626:	d007      	beq.n	8003638 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362c:	f043 0220 	orr.w	r2, r3, #32
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e06f      	b.n	8003718 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003638:	2304      	movs	r3, #4
 800363a:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800363c:	f7ff fbf4 	bl	8002e28 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003642:	e021      	b.n	8003688 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800364a:	d01d      	beq.n	8003688 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800364c:	f7ff fbec 	bl	8002e28 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	429a      	cmp	r2, r3
 800365a:	d302      	bcc.n	8003662 <HAL_ADC_PollForConversion+0x60>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d112      	bne.n	8003688 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	4013      	ands	r3, r2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10b      	bne.n	8003688 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003674:	f043 0204 	orr.w	r2, r3, #4
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e047      	b.n	8003718 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	4013      	ands	r3, r2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d0d6      	beq.n	8003644 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7ff fc8a 	bl	8002fc0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d01c      	beq.n	80036ec <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	7e5b      	ldrb	r3, [r3, #25]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d118      	bne.n	80036ec <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0308 	and.w	r3, r3, #8
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d111      	bne.n	80036ec <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d105      	bne.n	80036ec <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e4:	f043 0201 	orr.w	r2, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d104      	bne.n	8003704 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2208      	movs	r2, #8
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	e008      	b.n	8003716 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d103      	bne.n	8003716 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	220c      	movs	r2, #12
 8003714:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3718      	adds	r7, #24
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800372e:	4618      	mov	r0, r3
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b088      	sub	sp, #32
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003742:	2300      	movs	r3, #0
 8003744:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d017      	beq.n	8003790 <HAL_ADC_IRQHandler+0x56>
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d012      	beq.n	8003790 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376e:	f003 0310 	and.w	r3, r3, #16
 8003772:	2b00      	cmp	r3, #0
 8003774:	d105      	bne.n	8003782 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800377a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 ff42 	bl	800460c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2202      	movs	r2, #2
 800378e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	f003 0304 	and.w	r3, r3, #4
 8003796:	2b00      	cmp	r3, #0
 8003798:	d004      	beq.n	80037a4 <HAL_ADC_IRQHandler+0x6a>
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	f003 0304 	and.w	r3, r3, #4
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d109      	bne.n	80037b8 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d05e      	beq.n	800386c <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f003 0308 	and.w	r3, r3, #8
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d059      	beq.n	800386c <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037bc:	f003 0310 	and.w	r3, r3, #16
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d105      	bne.n	80037d0 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f7ff fbf3 	bl	8002fc0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d03e      	beq.n	800385e <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d135      	bne.n	800385e <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d12e      	bne.n	800385e <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4618      	mov	r0, r3
 8003806:	f7ff fd2d 	bl	8003264 <LL_ADC_REG_IsConversionOngoing>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d11a      	bne.n	8003846 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 020c 	bic.w	r2, r2, #12
 800381e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003824:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003830:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d112      	bne.n	800385e <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800383c:	f043 0201 	orr.w	r2, r3, #1
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	659a      	str	r2, [r3, #88]	@ 0x58
 8003844:	e00b      	b.n	800385e <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384a:	f043 0210 	orr.w	r2, r3, #16
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003856:	f043 0201 	orr.w	r2, r3, #1
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f91f 	bl	8003aa2 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	220c      	movs	r2, #12
 800386a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	f003 0320 	and.w	r3, r3, #32
 8003872:	2b00      	cmp	r3, #0
 8003874:	d004      	beq.n	8003880 <HAL_ADC_IRQHandler+0x146>
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f003 0320 	and.w	r3, r3, #32
 800387c:	2b00      	cmp	r3, #0
 800387e:	d109      	bne.n	8003894 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003886:	2b00      	cmp	r3, #0
 8003888:	d072      	beq.n	8003970 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003890:	2b00      	cmp	r3, #0
 8003892:	d06d      	beq.n	8003970 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003898:	f003 0310 	and.w	r3, r3, #16
 800389c:	2b00      	cmp	r3, #0
 800389e:	d105      	bne.n	80038ac <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff fbc4 	bl	800303e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80038b6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4618      	mov	r0, r3
 80038be:	f7ff fb7f 	bl	8002fc0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80038c2:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d047      	beq.n	8003962 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d007      	beq.n	80038ec <HAL_ADC_IRQHandler+0x1b2>
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d03f      	beq.n	8003962 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d13a      	bne.n	8003962 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038f6:	2b40      	cmp	r3, #64	@ 0x40
 80038f8:	d133      	bne.n	8003962 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d12e      	bne.n	8003962 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff fcbe 	bl	800328a <LL_ADC_INJ_IsConversionOngoing>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d11a      	bne.n	800394a <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003922:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003928:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003938:	2b00      	cmp	r3, #0
 800393a:	d112      	bne.n	8003962 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003940:	f043 0201 	orr.w	r2, r3, #1
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	659a      	str	r2, [r3, #88]	@ 0x58
 8003948:	e00b      	b.n	8003962 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394e:	f043 0210 	orr.w	r2, r3, #16
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395a:	f043 0201 	orr.w	r2, r3, #1
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 fe2a 	bl	80045bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2260      	movs	r2, #96	@ 0x60
 800396e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003976:	2b00      	cmp	r3, #0
 8003978:	d011      	beq.n	800399e <HAL_ADC_IRQHandler+0x264>
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00c      	beq.n	800399e <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003988:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f890 	bl	8003ab6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2280      	movs	r2, #128	@ 0x80
 800399c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d012      	beq.n	80039ce <HAL_ADC_IRQHandler+0x294>
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00d      	beq.n	80039ce <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 fe10 	bl	80045e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039cc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d012      	beq.n	80039fe <HAL_ADC_IRQHandler+0x2c4>
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00d      	beq.n	80039fe <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 fe02 	bl	80045f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	f003 0310 	and.w	r3, r3, #16
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d02a      	beq.n	8003a5e <HAL_ADC_IRQHandler+0x324>
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d025      	beq.n	8003a5e <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d102      	bne.n	8003a20 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	61fb      	str	r3, [r7, #28]
 8003a1e:	e008      	b.n	8003a32 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d10e      	bne.n	8003a56 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a3c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a48:	f043 0202 	orr.w	r2, r3, #2
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f83a 	bl	8003aca <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2210      	movs	r2, #16
 8003a5c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d018      	beq.n	8003a9a <HAL_ADC_IRQHandler+0x360>
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d013      	beq.n	8003a9a <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a76:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a82:	f043 0208 	orr.w	r2, r3, #8
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a92:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fd9b 	bl	80045d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003a9a:	bf00      	nop
 8003a9c:	3720      	adds	r7, #32
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b0b6      	sub	sp, #216	@ 0xd8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003aea:	2300      	movs	r3, #0
 8003aec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003af0:	2300      	movs	r3, #0
 8003af2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d101      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x22>
 8003afe:	2302      	movs	r3, #2
 8003b00:	e3d5      	b.n	80042ae <HAL_ADC_ConfigChannel+0x7ce>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff fba8 	bl	8003264 <LL_ADC_REG_IsConversionOngoing>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f040 83ba 	bne.w	8004290 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	2b05      	cmp	r3, #5
 8003b2a:	d824      	bhi.n	8003b76 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	3b02      	subs	r3, #2
 8003b32:	2b03      	cmp	r3, #3
 8003b34:	d81b      	bhi.n	8003b6e <HAL_ADC_ConfigChannel+0x8e>
 8003b36:	a201      	add	r2, pc, #4	@ (adr r2, 8003b3c <HAL_ADC_ConfigChannel+0x5c>)
 8003b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3c:	08003b4d 	.word	0x08003b4d
 8003b40:	08003b55 	.word	0x08003b55
 8003b44:	08003b5d 	.word	0x08003b5d
 8003b48:	08003b65 	.word	0x08003b65
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003b4c:	230c      	movs	r3, #12
 8003b4e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003b52:	e010      	b.n	8003b76 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003b54:	2312      	movs	r3, #18
 8003b56:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003b5a:	e00c      	b.n	8003b76 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003b5c:	2318      	movs	r3, #24
 8003b5e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003b62:	e008      	b.n	8003b76 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003b64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003b6c:	e003      	b.n	8003b76 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003b6e:	2306      	movs	r3, #6
 8003b70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003b74:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6818      	ldr	r0, [r3, #0]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	461a      	mov	r2, r3
 8003b80:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003b84:	f7ff fa2f 	bl	8002fe6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7ff fb69 	bl	8003264 <LL_ADC_REG_IsConversionOngoing>
 8003b92:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff fb75 	bl	800328a <LL_ADC_INJ_IsConversionOngoing>
 8003ba0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ba4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f040 81bf 	bne.w	8003f2c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003bae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f040 81ba 	bne.w	8003f2c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003bc0:	d10f      	bne.n	8003be2 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6818      	ldr	r0, [r3, #0]
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	4619      	mov	r1, r3
 8003bce:	f7ff fa49 	bl	8003064 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7ff f9dd 	bl	8002f9a <LL_ADC_SetSamplingTimeCommonConfig>
 8003be0:	e00e      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6818      	ldr	r0, [r3, #0]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	6819      	ldr	r1, [r3, #0]
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	461a      	mov	r2, r3
 8003bf0:	f7ff fa38 	bl	8003064 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7ff f9cd 	bl	8002f9a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	695a      	ldr	r2, [r3, #20]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	08db      	lsrs	r3, r3, #3
 8003c0c:	f003 0303 	and.w	r3, r3, #3
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d00a      	beq.n	8003c38 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	6919      	ldr	r1, [r3, #16]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003c32:	f7ff f95d 	bl	8002ef0 <LL_ADC_SetOffset>
 8003c36:	e179      	b.n	8003f2c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7ff f97a 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003c44:	4603      	mov	r3, r0
 8003c46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10a      	bne.n	8003c64 <HAL_ADC_ConfigChannel+0x184>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2100      	movs	r1, #0
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7ff f96f 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	0e9b      	lsrs	r3, r3, #26
 8003c5e:	f003 021f 	and.w	r2, r3, #31
 8003c62:	e01e      	b.n	8003ca2 <HAL_ADC_ConfigChannel+0x1c2>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2100      	movs	r1, #0
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff f964 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c7a:	fa93 f3a3 	rbit	r3, r3
 8003c7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003c82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003c86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003c8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8003c92:	2320      	movs	r3, #32
 8003c94:	e004      	b.n	8003ca0 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8003c96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c9a:	fab3 f383 	clz	r3, r3
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d105      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x1da>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	0e9b      	lsrs	r3, r3, #26
 8003cb4:	f003 031f 	and.w	r3, r3, #31
 8003cb8:	e018      	b.n	8003cec <HAL_ADC_ConfigChannel+0x20c>
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cc6:	fa93 f3a3 	rbit	r3, r3
 8003cca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003cce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003cd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003cd6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8003cde:	2320      	movs	r3, #32
 8003ce0:	e004      	b.n	8003cec <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8003ce2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ce6:	fab3 f383 	clz	r3, r3
 8003cea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d106      	bne.n	8003cfe <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff f933 	bl	8002f64 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2101      	movs	r1, #1
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff f917 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10a      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x24a>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2101      	movs	r1, #1
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7ff f90c 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003d20:	4603      	mov	r3, r0
 8003d22:	0e9b      	lsrs	r3, r3, #26
 8003d24:	f003 021f 	and.w	r2, r3, #31
 8003d28:	e01e      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x288>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2101      	movs	r1, #1
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7ff f901 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003d36:	4603      	mov	r3, r0
 8003d38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d40:	fa93 f3a3 	rbit	r3, r3
 8003d44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003d48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d4c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003d50:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003d58:	2320      	movs	r3, #32
 8003d5a:	e004      	b.n	8003d66 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003d5c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003d60:	fab3 f383 	clz	r3, r3
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d105      	bne.n	8003d80 <HAL_ADC_ConfigChannel+0x2a0>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	0e9b      	lsrs	r3, r3, #26
 8003d7a:	f003 031f 	and.w	r3, r3, #31
 8003d7e:	e018      	b.n	8003db2 <HAL_ADC_ConfigChannel+0x2d2>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d8c:	fa93 f3a3 	rbit	r3, r3
 8003d90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003d94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003d9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003da4:	2320      	movs	r3, #32
 8003da6:	e004      	b.n	8003db2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003da8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003dac:	fab3 f383 	clz	r3, r3
 8003db0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d106      	bne.n	8003dc4 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7ff f8d0 	bl	8002f64 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2102      	movs	r1, #2
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff f8b4 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10a      	bne.n	8003df0 <HAL_ADC_ConfigChannel+0x310>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2102      	movs	r1, #2
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7ff f8a9 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003de6:	4603      	mov	r3, r0
 8003de8:	0e9b      	lsrs	r3, r3, #26
 8003dea:	f003 021f 	and.w	r2, r3, #31
 8003dee:	e01e      	b.n	8003e2e <HAL_ADC_ConfigChannel+0x34e>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2102      	movs	r1, #2
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff f89e 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e06:	fa93 f3a3 	rbit	r3, r3
 8003e0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003e0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003e16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003e1e:	2320      	movs	r3, #32
 8003e20:	e004      	b.n	8003e2c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8003e22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e26:	fab3 f383 	clz	r3, r3
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d105      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x366>
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	0e9b      	lsrs	r3, r3, #26
 8003e40:	f003 031f 	and.w	r3, r3, #31
 8003e44:	e014      	b.n	8003e70 <HAL_ADC_ConfigChannel+0x390>
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e4c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e4e:	fa93 f3a3 	rbit	r3, r3
 8003e52:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003e54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003e5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003e62:	2320      	movs	r3, #32
 8003e64:	e004      	b.n	8003e70 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003e66:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e6a:	fab3 f383 	clz	r3, r3
 8003e6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d106      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	2102      	movs	r1, #2
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff f871 	bl	8002f64 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2103      	movs	r1, #3
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff f855 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10a      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x3ce>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2103      	movs	r1, #3
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7ff f84a 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	0e9b      	lsrs	r3, r3, #26
 8003ea8:	f003 021f 	and.w	r2, r3, #31
 8003eac:	e017      	b.n	8003ede <HAL_ADC_ConfigChannel+0x3fe>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2103      	movs	r1, #3
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7ff f83f 	bl	8002f38 <LL_ADC_GetOffsetChannel>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ebe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ec0:	fa93 f3a3 	rbit	r3, r3
 8003ec4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ec8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003eca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003ed0:	2320      	movs	r3, #32
 8003ed2:	e003      	b.n	8003edc <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8003ed4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ed6:	fab3 f383 	clz	r3, r3
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d105      	bne.n	8003ef6 <HAL_ADC_ConfigChannel+0x416>
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	0e9b      	lsrs	r3, r3, #26
 8003ef0:	f003 031f 	and.w	r3, r3, #31
 8003ef4:	e011      	b.n	8003f1a <HAL_ADC_ConfigChannel+0x43a>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003efe:	fa93 f3a3 	rbit	r3, r3
 8003f02:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003f04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f06:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003f08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003f0e:	2320      	movs	r3, #32
 8003f10:	e003      	b.n	8003f1a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003f12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f14:	fab3 f383 	clz	r3, r3
 8003f18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d106      	bne.n	8003f2c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2200      	movs	r2, #0
 8003f24:	2103      	movs	r1, #3
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff f81c 	bl	8002f64 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff f95d 	bl	80031f0 <LL_ADC_IsEnabled>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f040 813f 	bne.w	80041bc <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6818      	ldr	r0, [r3, #0]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	6819      	ldr	r1, [r3, #0]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	f7ff f8b6 	bl	80030bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	4a8e      	ldr	r2, [pc, #568]	@ (8004190 <HAL_ADC_ConfigChannel+0x6b0>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	f040 8130 	bne.w	80041bc <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10b      	bne.n	8003f84 <HAL_ADC_ConfigChannel+0x4a4>
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	0e9b      	lsrs	r3, r3, #26
 8003f72:	3301      	adds	r3, #1
 8003f74:	f003 031f 	and.w	r3, r3, #31
 8003f78:	2b09      	cmp	r3, #9
 8003f7a:	bf94      	ite	ls
 8003f7c:	2301      	movls	r3, #1
 8003f7e:	2300      	movhi	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	e019      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x4d8>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f8c:	fa93 f3a3 	rbit	r3, r3
 8003f90:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f94:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003f96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003f9c:	2320      	movs	r3, #32
 8003f9e:	e003      	b.n	8003fa8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003fa0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003fa2:	fab3 f383 	clz	r3, r3
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	3301      	adds	r3, #1
 8003faa:	f003 031f 	and.w	r3, r3, #31
 8003fae:	2b09      	cmp	r3, #9
 8003fb0:	bf94      	ite	ls
 8003fb2:	2301      	movls	r3, #1
 8003fb4:	2300      	movhi	r3, #0
 8003fb6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d079      	beq.n	80040b0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d107      	bne.n	8003fd8 <HAL_ADC_ConfigChannel+0x4f8>
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	0e9b      	lsrs	r3, r3, #26
 8003fce:	3301      	adds	r3, #1
 8003fd0:	069b      	lsls	r3, r3, #26
 8003fd2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fd6:	e015      	b.n	8004004 <HAL_ADC_ConfigChannel+0x524>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fe0:	fa93 f3a3 	rbit	r3, r3
 8003fe4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003fe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fe8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003fea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003ff0:	2320      	movs	r3, #32
 8003ff2:	e003      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003ff4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ff6:	fab3 f383 	clz	r3, r3
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	069b      	lsls	r3, r3, #26
 8004000:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800400c:	2b00      	cmp	r3, #0
 800400e:	d109      	bne.n	8004024 <HAL_ADC_ConfigChannel+0x544>
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	0e9b      	lsrs	r3, r3, #26
 8004016:	3301      	adds	r3, #1
 8004018:	f003 031f 	and.w	r3, r3, #31
 800401c:	2101      	movs	r1, #1
 800401e:	fa01 f303 	lsl.w	r3, r1, r3
 8004022:	e017      	b.n	8004054 <HAL_ADC_ConfigChannel+0x574>
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800402c:	fa93 f3a3 	rbit	r3, r3
 8004030:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004034:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800403c:	2320      	movs	r3, #32
 800403e:	e003      	b.n	8004048 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004042:	fab3 f383 	clz	r3, r3
 8004046:	b2db      	uxtb	r3, r3
 8004048:	3301      	adds	r3, #1
 800404a:	f003 031f 	and.w	r3, r3, #31
 800404e:	2101      	movs	r1, #1
 8004050:	fa01 f303 	lsl.w	r3, r1, r3
 8004054:	ea42 0103 	orr.w	r1, r2, r3
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10a      	bne.n	800407a <HAL_ADC_ConfigChannel+0x59a>
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	0e9b      	lsrs	r3, r3, #26
 800406a:	3301      	adds	r3, #1
 800406c:	f003 021f 	and.w	r2, r3, #31
 8004070:	4613      	mov	r3, r2
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	4413      	add	r3, r2
 8004076:	051b      	lsls	r3, r3, #20
 8004078:	e018      	b.n	80040ac <HAL_ADC_ConfigChannel+0x5cc>
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004082:	fa93 f3a3 	rbit	r3, r3
 8004086:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800408a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800408c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8004092:	2320      	movs	r3, #32
 8004094:	e003      	b.n	800409e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8004096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004098:	fab3 f383 	clz	r3, r3
 800409c:	b2db      	uxtb	r3, r3
 800409e:	3301      	adds	r3, #1
 80040a0:	f003 021f 	and.w	r2, r3, #31
 80040a4:	4613      	mov	r3, r2
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	4413      	add	r3, r2
 80040aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040ac:	430b      	orrs	r3, r1
 80040ae:	e080      	b.n	80041b2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d107      	bne.n	80040cc <HAL_ADC_ConfigChannel+0x5ec>
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	0e9b      	lsrs	r3, r3, #26
 80040c2:	3301      	adds	r3, #1
 80040c4:	069b      	lsls	r3, r3, #26
 80040c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040ca:	e015      	b.n	80040f8 <HAL_ADC_ConfigChannel+0x618>
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d4:	fa93 f3a3 	rbit	r3, r3
 80040d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80040de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80040e4:	2320      	movs	r3, #32
 80040e6:	e003      	b.n	80040f0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80040e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ea:	fab3 f383 	clz	r3, r3
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	3301      	adds	r3, #1
 80040f2:	069b      	lsls	r3, r3, #26
 80040f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004100:	2b00      	cmp	r3, #0
 8004102:	d109      	bne.n	8004118 <HAL_ADC_ConfigChannel+0x638>
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	0e9b      	lsrs	r3, r3, #26
 800410a:	3301      	adds	r3, #1
 800410c:	f003 031f 	and.w	r3, r3, #31
 8004110:	2101      	movs	r1, #1
 8004112:	fa01 f303 	lsl.w	r3, r1, r3
 8004116:	e017      	b.n	8004148 <HAL_ADC_ConfigChannel+0x668>
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	fa93 f3a3 	rbit	r3, r3
 8004124:	61bb      	str	r3, [r7, #24]
  return result;
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004130:	2320      	movs	r3, #32
 8004132:	e003      	b.n	800413c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004134:	6a3b      	ldr	r3, [r7, #32]
 8004136:	fab3 f383 	clz	r3, r3
 800413a:	b2db      	uxtb	r3, r3
 800413c:	3301      	adds	r3, #1
 800413e:	f003 031f 	and.w	r3, r3, #31
 8004142:	2101      	movs	r1, #1
 8004144:	fa01 f303 	lsl.w	r3, r1, r3
 8004148:	ea42 0103 	orr.w	r1, r2, r3
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10d      	bne.n	8004174 <HAL_ADC_ConfigChannel+0x694>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	0e9b      	lsrs	r3, r3, #26
 800415e:	3301      	adds	r3, #1
 8004160:	f003 021f 	and.w	r2, r3, #31
 8004164:	4613      	mov	r3, r2
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	4413      	add	r3, r2
 800416a:	3b1e      	subs	r3, #30
 800416c:	051b      	lsls	r3, r3, #20
 800416e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004172:	e01d      	b.n	80041b0 <HAL_ADC_ConfigChannel+0x6d0>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	fa93 f3a3 	rbit	r3, r3
 8004180:	60fb      	str	r3, [r7, #12]
  return result;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d103      	bne.n	8004194 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800418c:	2320      	movs	r3, #32
 800418e:	e005      	b.n	800419c <HAL_ADC_ConfigChannel+0x6bc>
 8004190:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	fab3 f383 	clz	r3, r3
 800419a:	b2db      	uxtb	r3, r3
 800419c:	3301      	adds	r3, #1
 800419e:	f003 021f 	and.w	r2, r3, #31
 80041a2:	4613      	mov	r3, r2
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	4413      	add	r3, r2
 80041a8:	3b1e      	subs	r3, #30
 80041aa:	051b      	lsls	r3, r3, #20
 80041ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041b6:	4619      	mov	r1, r3
 80041b8:	f7fe ff54 	bl	8003064 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	4b3d      	ldr	r3, [pc, #244]	@ (80042b8 <HAL_ADC_ConfigChannel+0x7d8>)
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d06c      	beq.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041c8:	483c      	ldr	r0, [pc, #240]	@ (80042bc <HAL_ADC_ConfigChannel+0x7dc>)
 80041ca:	f7fe fe83 	bl	8002ed4 <LL_ADC_GetCommonPathInternalCh>
 80041ce:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a3a      	ldr	r2, [pc, #232]	@ (80042c0 <HAL_ADC_ConfigChannel+0x7e0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d127      	bne.n	800422c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80041dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d121      	bne.n	800422c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a35      	ldr	r2, [pc, #212]	@ (80042c4 <HAL_ADC_ConfigChannel+0x7e4>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d157      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80041f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80041fa:	4619      	mov	r1, r3
 80041fc:	482f      	ldr	r0, [pc, #188]	@ (80042bc <HAL_ADC_ConfigChannel+0x7dc>)
 80041fe:	f7fe fe56 	bl	8002eae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004202:	4b31      	ldr	r3, [pc, #196]	@ (80042c8 <HAL_ADC_ConfigChannel+0x7e8>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	099b      	lsrs	r3, r3, #6
 8004208:	4a30      	ldr	r2, [pc, #192]	@ (80042cc <HAL_ADC_ConfigChannel+0x7ec>)
 800420a:	fba2 2303 	umull	r2, r3, r2, r3
 800420e:	099b      	lsrs	r3, r3, #6
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	4613      	mov	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	4413      	add	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800421c:	e002      	b.n	8004224 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	3b01      	subs	r3, #1
 8004222:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1f9      	bne.n	800421e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800422a:	e03a      	b.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a27      	ldr	r2, [pc, #156]	@ (80042d0 <HAL_ADC_ConfigChannel+0x7f0>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d113      	bne.n	800425e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004236:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800423a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10d      	bne.n	800425e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a1f      	ldr	r2, [pc, #124]	@ (80042c4 <HAL_ADC_ConfigChannel+0x7e4>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d12a      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800424c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004250:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004254:	4619      	mov	r1, r3
 8004256:	4819      	ldr	r0, [pc, #100]	@ (80042bc <HAL_ADC_ConfigChannel+0x7dc>)
 8004258:	f7fe fe29 	bl	8002eae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800425c:	e021      	b.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a1c      	ldr	r2, [pc, #112]	@ (80042d4 <HAL_ADC_ConfigChannel+0x7f4>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d11c      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004268:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800426c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d116      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a12      	ldr	r2, [pc, #72]	@ (80042c4 <HAL_ADC_ConfigChannel+0x7e4>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d111      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800427e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004282:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004286:	4619      	mov	r1, r3
 8004288:	480c      	ldr	r0, [pc, #48]	@ (80042bc <HAL_ADC_ConfigChannel+0x7dc>)
 800428a:	f7fe fe10 	bl	8002eae <LL_ADC_SetCommonPathInternalCh>
 800428e:	e008      	b.n	80042a2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004294:	f043 0220 	orr.w	r2, r3, #32
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80042aa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	37d8      	adds	r7, #216	@ 0xd8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	80080000 	.word	0x80080000
 80042bc:	50040300 	.word	0x50040300
 80042c0:	c7520000 	.word	0xc7520000
 80042c4:	50040000 	.word	0x50040000
 80042c8:	2004000c 	.word	0x2004000c
 80042cc:	053e2d63 	.word	0x053e2d63
 80042d0:	cb840000 	.word	0xcb840000
 80042d4:	80000001 	.word	0x80000001

080042d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80042e0:	2300      	movs	r3, #0
 80042e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fe ff81 	bl	80031f0 <LL_ADC_IsEnabled>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d169      	bne.n	80043c8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	4b36      	ldr	r3, [pc, #216]	@ (80043d4 <ADC_Enable+0xfc>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00d      	beq.n	800431e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004306:	f043 0210 	orr.w	r2, r3, #16
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004312:	f043 0201 	orr.w	r2, r3, #1
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e055      	b.n	80043ca <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	f7fe ff3c 	bl	80031a0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004328:	482b      	ldr	r0, [pc, #172]	@ (80043d8 <ADC_Enable+0x100>)
 800432a:	f7fe fdd3 	bl	8002ed4 <LL_ADC_GetCommonPathInternalCh>
 800432e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004330:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004334:	2b00      	cmp	r3, #0
 8004336:	d013      	beq.n	8004360 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004338:	4b28      	ldr	r3, [pc, #160]	@ (80043dc <ADC_Enable+0x104>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	099b      	lsrs	r3, r3, #6
 800433e:	4a28      	ldr	r2, [pc, #160]	@ (80043e0 <ADC_Enable+0x108>)
 8004340:	fba2 2303 	umull	r2, r3, r2, r3
 8004344:	099b      	lsrs	r3, r3, #6
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	4613      	mov	r3, r2
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	4413      	add	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004352:	e002      	b.n	800435a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	3b01      	subs	r3, #1
 8004358:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1f9      	bne.n	8004354 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004360:	f7fe fd62 	bl	8002e28 <HAL_GetTick>
 8004364:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004366:	e028      	b.n	80043ba <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f7fe ff3f 	bl	80031f0 <LL_ADC_IsEnabled>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d104      	bne.n	8004382 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f7fe ff0f 	bl	80031a0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004382:	f7fe fd51 	bl	8002e28 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d914      	bls.n	80043ba <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b01      	cmp	r3, #1
 800439c:	d00d      	beq.n	80043ba <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a2:	f043 0210 	orr.w	r2, r3, #16
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ae:	f043 0201 	orr.w	r2, r3, #1
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e007      	b.n	80043ca <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d1cf      	bne.n	8004368 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	8000003f 	.word	0x8000003f
 80043d8:	50040300 	.word	0x50040300
 80043dc:	2004000c 	.word	0x2004000c
 80043e0:	053e2d63 	.word	0x053e2d63

080043e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7fe ff10 	bl	8003216 <LL_ADC_IsDisableOngoing>
 80043f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fe fef7 	bl	80031f0 <LL_ADC_IsEnabled>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d047      	beq.n	8004498 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d144      	bne.n	8004498 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 030d 	and.w	r3, r3, #13
 8004418:	2b01      	cmp	r3, #1
 800441a:	d10c      	bne.n	8004436 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f7fe fed1 	bl	80031c8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2203      	movs	r2, #3
 800442c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800442e:	f7fe fcfb 	bl	8002e28 <HAL_GetTick>
 8004432:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004434:	e029      	b.n	800448a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800443a:	f043 0210 	orr.w	r2, r3, #16
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004446:	f043 0201 	orr.w	r2, r3, #1
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e023      	b.n	800449a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004452:	f7fe fce9 	bl	8002e28 <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d914      	bls.n	800448a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00d      	beq.n	800448a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004472:	f043 0210 	orr.w	r2, r3, #16
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800447e:	f043 0201 	orr.w	r2, r3, #1
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e007      	b.n	800449a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1dc      	bne.n	8004452 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <LL_ADC_StartCalibration>:
{
 80044a2:	b480      	push	{r7}
 80044a4:	b083      	sub	sp, #12
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
 80044aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80044b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044b8:	683a      	ldr	r2, [r7, #0]
 80044ba:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80044be:	4313      	orrs	r3, r2
 80044c0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	609a      	str	r2, [r3, #8]
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <LL_ADC_IsCalibrationOnGoing>:
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044e8:	d101      	bne.n	80044ee <LL_ADC_IsCalibrationOnGoing+0x1a>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004506:	2300      	movs	r3, #0
 8004508:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004510:	2b01      	cmp	r3, #1
 8004512:	d101      	bne.n	8004518 <HAL_ADCEx_Calibration_Start+0x1c>
 8004514:	2302      	movs	r3, #2
 8004516:	e04d      	b.n	80045b4 <HAL_ADCEx_Calibration_Start+0xb8>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7ff ff5f 	bl	80043e4 <ADC_Disable>
 8004526:	4603      	mov	r3, r0
 8004528:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800452a:	7bfb      	ldrb	r3, [r7, #15]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d136      	bne.n	800459e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004534:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004538:	f023 0302 	bic.w	r3, r3, #2
 800453c:	f043 0202 	orr.w	r2, r3, #2
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	6839      	ldr	r1, [r7, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff ffa9 	bl	80044a2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004550:	e014      	b.n	800457c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	3301      	adds	r3, #1
 8004556:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800455e:	d30d      	bcc.n	800457c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	f023 0312 	bic.w	r3, r3, #18
 8004568:	f043 0210 	orr.w	r2, r3, #16
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e01b      	b.n	80045b4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff ffa7 	bl	80044d4 <LL_ADC_IsCalibrationOnGoing>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1e2      	bne.n	8004552 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004590:	f023 0303 	bic.w	r3, r3, #3
 8004594:	f043 0201 	orr.w	r2, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	659a      	str	r2, [r3, #88]	@ 0x58
 800459c:	e005      	b.n	80045aa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a2:	f043 0210 	orr.w	r2, r3, #16
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f003 0307 	and.w	r3, r3, #7
 800462e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004630:	4b0c      	ldr	r3, [pc, #48]	@ (8004664 <__NVIC_SetPriorityGrouping+0x44>)
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800463c:	4013      	ands	r3, r2
 800463e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800464c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004652:	4a04      	ldr	r2, [pc, #16]	@ (8004664 <__NVIC_SetPriorityGrouping+0x44>)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	60d3      	str	r3, [r2, #12]
}
 8004658:	bf00      	nop
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	e000ed00 	.word	0xe000ed00

08004668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800466c:	4b04      	ldr	r3, [pc, #16]	@ (8004680 <__NVIC_GetPriorityGrouping+0x18>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	0a1b      	lsrs	r3, r3, #8
 8004672:	f003 0307 	and.w	r3, r3, #7
}
 8004676:	4618      	mov	r0, r3
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr
 8004680:	e000ed00 	.word	0xe000ed00

08004684 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	4603      	mov	r3, r0
 800468c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800468e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004692:	2b00      	cmp	r3, #0
 8004694:	db0b      	blt.n	80046ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004696:	79fb      	ldrb	r3, [r7, #7]
 8004698:	f003 021f 	and.w	r2, r3, #31
 800469c:	4907      	ldr	r1, [pc, #28]	@ (80046bc <__NVIC_EnableIRQ+0x38>)
 800469e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a2:	095b      	lsrs	r3, r3, #5
 80046a4:	2001      	movs	r0, #1
 80046a6:	fa00 f202 	lsl.w	r2, r0, r2
 80046aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80046ae:	bf00      	nop
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	e000e100 	.word	0xe000e100

080046c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	4603      	mov	r3, r0
 80046c8:	6039      	str	r1, [r7, #0]
 80046ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	db0a      	blt.n	80046ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	490c      	ldr	r1, [pc, #48]	@ (800470c <__NVIC_SetPriority+0x4c>)
 80046da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046de:	0112      	lsls	r2, r2, #4
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	440b      	add	r3, r1
 80046e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046e8:	e00a      	b.n	8004700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	4908      	ldr	r1, [pc, #32]	@ (8004710 <__NVIC_SetPriority+0x50>)
 80046f0:	79fb      	ldrb	r3, [r7, #7]
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	3b04      	subs	r3, #4
 80046f8:	0112      	lsls	r2, r2, #4
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	440b      	add	r3, r1
 80046fe:	761a      	strb	r2, [r3, #24]
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	e000e100 	.word	0xe000e100
 8004710:	e000ed00 	.word	0xe000ed00

08004714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004714:	b480      	push	{r7}
 8004716:	b089      	sub	sp, #36	@ 0x24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f1c3 0307 	rsb	r3, r3, #7
 800472e:	2b04      	cmp	r3, #4
 8004730:	bf28      	it	cs
 8004732:	2304      	movcs	r3, #4
 8004734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	3304      	adds	r3, #4
 800473a:	2b06      	cmp	r3, #6
 800473c:	d902      	bls.n	8004744 <NVIC_EncodePriority+0x30>
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3b03      	subs	r3, #3
 8004742:	e000      	b.n	8004746 <NVIC_EncodePriority+0x32>
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004748:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	43da      	mvns	r2, r3
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	401a      	ands	r2, r3
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800475c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	fa01 f303 	lsl.w	r3, r1, r3
 8004766:	43d9      	mvns	r1, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800476c:	4313      	orrs	r3, r2
         );
}
 800476e:	4618      	mov	r0, r3
 8004770:	3724      	adds	r7, #36	@ 0x24
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
	...

0800477c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3b01      	subs	r3, #1
 8004788:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800478c:	d301      	bcc.n	8004792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800478e:	2301      	movs	r3, #1
 8004790:	e00f      	b.n	80047b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004792:	4a0a      	ldr	r2, [pc, #40]	@ (80047bc <SysTick_Config+0x40>)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	3b01      	subs	r3, #1
 8004798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800479a:	210f      	movs	r1, #15
 800479c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047a0:	f7ff ff8e 	bl	80046c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047a4:	4b05      	ldr	r3, [pc, #20]	@ (80047bc <SysTick_Config+0x40>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047aa:	4b04      	ldr	r3, [pc, #16]	@ (80047bc <SysTick_Config+0x40>)
 80047ac:	2207      	movs	r2, #7
 80047ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	e000e010 	.word	0xe000e010

080047c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f7ff ff29 	bl	8004620 <__NVIC_SetPriorityGrouping>
}
 80047ce:	bf00      	nop
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b086      	sub	sp, #24
 80047da:	af00      	add	r7, sp, #0
 80047dc:	4603      	mov	r3, r0
 80047de:	60b9      	str	r1, [r7, #8]
 80047e0:	607a      	str	r2, [r7, #4]
 80047e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80047e4:	2300      	movs	r3, #0
 80047e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80047e8:	f7ff ff3e 	bl	8004668 <__NVIC_GetPriorityGrouping>
 80047ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	68b9      	ldr	r1, [r7, #8]
 80047f2:	6978      	ldr	r0, [r7, #20]
 80047f4:	f7ff ff8e 	bl	8004714 <NVIC_EncodePriority>
 80047f8:	4602      	mov	r2, r0
 80047fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047fe:	4611      	mov	r1, r2
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff ff5d 	bl	80046c0 <__NVIC_SetPriority>
}
 8004806:	bf00      	nop
 8004808:	3718      	adds	r7, #24
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	4603      	mov	r3, r0
 8004816:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff ff31 	bl	8004684 <__NVIC_EnableIRQ>
}
 8004822:	bf00      	nop
 8004824:	3708      	adds	r7, #8
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b082      	sub	sp, #8
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f7ff ffa2 	bl	800477c <SysTick_Config>
 8004838:	4603      	mov	r3, r0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b082      	sub	sp, #8
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d101      	bne.n	8004854 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e014      	b.n	800487e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	791b      	ldrb	r3, [r3, #4]
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d105      	bne.n	800486a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7fd fe77 	bl	8002558 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2202      	movs	r2, #2
 800486e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
 8004894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8004896:	2300      	movs	r3, #0
 8004898:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	795b      	ldrb	r3, [r3, #5]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d101      	bne.n	80048a6 <HAL_DAC_Start_DMA+0x1e>
 80048a2:	2302      	movs	r3, #2
 80048a4:	e0ab      	b.n	80049fe <HAL_DAC_Start_DMA+0x176>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2202      	movs	r2, #2
 80048b0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d12f      	bne.n	8004918 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	4a52      	ldr	r2, [pc, #328]	@ (8004a08 <HAL_DAC_Start_DMA+0x180>)
 80048be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	4a51      	ldr	r2, [pc, #324]	@ (8004a0c <HAL_DAC_Start_DMA+0x184>)
 80048c6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	4a50      	ldr	r2, [pc, #320]	@ (8004a10 <HAL_DAC_Start_DMA+0x188>)
 80048ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80048de:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80048e0:	6a3b      	ldr	r3, [r7, #32]
 80048e2:	2b08      	cmp	r3, #8
 80048e4:	d013      	beq.n	800490e <HAL_DAC_Start_DMA+0x86>
 80048e6:	6a3b      	ldr	r3, [r7, #32]
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d845      	bhi.n	8004978 <HAL_DAC_Start_DMA+0xf0>
 80048ec:	6a3b      	ldr	r3, [r7, #32]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_DAC_Start_DMA+0x72>
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d005      	beq.n	8004904 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80048f8:	e03e      	b.n	8004978 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3308      	adds	r3, #8
 8004900:	613b      	str	r3, [r7, #16]
        break;
 8004902:	e03c      	b.n	800497e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	330c      	adds	r3, #12
 800490a:	613b      	str	r3, [r7, #16]
        break;
 800490c:	e037      	b.n	800497e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3310      	adds	r3, #16
 8004914:	613b      	str	r3, [r7, #16]
        break;
 8004916:	e032      	b.n	800497e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	4a3d      	ldr	r2, [pc, #244]	@ (8004a14 <HAL_DAC_Start_DMA+0x18c>)
 800491e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	4a3c      	ldr	r2, [pc, #240]	@ (8004a18 <HAL_DAC_Start_DMA+0x190>)
 8004926:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	4a3b      	ldr	r2, [pc, #236]	@ (8004a1c <HAL_DAC_Start_DMA+0x194>)
 800492e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800493e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004940:	6a3b      	ldr	r3, [r7, #32]
 8004942:	2b08      	cmp	r3, #8
 8004944:	d013      	beq.n	800496e <HAL_DAC_Start_DMA+0xe6>
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	2b08      	cmp	r3, #8
 800494a:	d817      	bhi.n	800497c <HAL_DAC_Start_DMA+0xf4>
 800494c:	6a3b      	ldr	r3, [r7, #32]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <HAL_DAC_Start_DMA+0xd2>
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	2b04      	cmp	r3, #4
 8004956:	d005      	beq.n	8004964 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004958:	e010      	b.n	800497c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	3314      	adds	r3, #20
 8004960:	613b      	str	r3, [r7, #16]
        break;
 8004962:	e00c      	b.n	800497e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	3318      	adds	r3, #24
 800496a:	613b      	str	r3, [r7, #16]
        break;
 800496c:	e007      	b.n	800497e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	331c      	adds	r3, #28
 8004974:	613b      	str	r3, [r7, #16]
        break;
 8004976:	e002      	b.n	800497e <HAL_DAC_Start_DMA+0xf6>
        break;
 8004978:	bf00      	nop
 800497a:	e000      	b.n	800497e <HAL_DAC_Start_DMA+0xf6>
        break;
 800497c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d111      	bne.n	80049a8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004992:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6898      	ldr	r0, [r3, #8]
 8004998:	6879      	ldr	r1, [r7, #4]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	f000 fac7 	bl	8004f30 <HAL_DMA_Start_IT>
 80049a2:	4603      	mov	r3, r0
 80049a4:	75fb      	strb	r3, [r7, #23]
 80049a6:	e010      	b.n	80049ca <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80049b6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	68d8      	ldr	r0, [r3, #12]
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	693a      	ldr	r2, [r7, #16]
 80049c2:	f000 fab5 	bl	8004f30 <HAL_DMA_Start_IT>
 80049c6:	4603      	mov	r3, r0
 80049c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80049d0:	7dfb      	ldrb	r3, [r7, #23]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10c      	bne.n	80049f0 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6819      	ldr	r1, [r3, #0]
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f003 0310 	and.w	r3, r3, #16
 80049e2:	2201      	movs	r2, #1
 80049e4:	409a      	lsls	r2, r3
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	430a      	orrs	r2, r1
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	e005      	b.n	80049fc <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f043 0204 	orr.w	r2, r3, #4
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80049fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3718      	adds	r7, #24
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	08004ccd 	.word	0x08004ccd
 8004a0c:	08004cef 	.word	0x08004cef
 8004a10:	08004d0b 	.word	0x08004d0b
 8004a14:	08004d75 	.word	0x08004d75
 8004a18:	08004d97 	.word	0x08004d97
 8004a1c:	08004db3 	.word	0x08004db3

08004a20 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	795b      	ldrb	r3, [r3, #5]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d101      	bne.n	8004a50 <HAL_DAC_ConfigChannel+0x1c>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	e137      	b.n	8004cc0 <HAL_DAC_ConfigChannel+0x28c>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2201      	movs	r2, #1
 8004a54:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2202      	movs	r2, #2
 8004a5a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	2b04      	cmp	r3, #4
 8004a62:	f040 8081 	bne.w	8004b68 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004a66:	f7fe f9df 	bl	8002e28 <HAL_GetTick>
 8004a6a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d140      	bne.n	8004af4 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004a72:	e018      	b.n	8004aa6 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004a74:	f7fe f9d8 	bl	8002e28 <HAL_GetTick>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d911      	bls.n	8004aa6 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00a      	beq.n	8004aa6 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	f043 0208 	orr.w	r2, r3, #8
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2203      	movs	r2, #3
 8004aa0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e10c      	b.n	8004cc0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1df      	bne.n	8004a74 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	f7fe f9c3 	bl	8002e40 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	69d2      	ldr	r2, [r2, #28]
 8004ac2:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ac4:	e023      	b.n	8004b0e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004ac6:	f7fe f9af 	bl	8002e28 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d90f      	bls.n	8004af4 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	da0a      	bge.n	8004af4 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f043 0208 	orr.w	r2, r3, #8
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2203      	movs	r2, #3
 8004aee:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e0e5      	b.n	8004cc0 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	dbe3      	blt.n	8004ac6 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8004afe:	2001      	movs	r0, #1
 8004b00:	f7fe f99e 	bl	8002e40 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	69d2      	ldr	r2, [r2, #28]
 8004b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f003 0310 	and.w	r3, r3, #16
 8004b1a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b22:	43db      	mvns	r3, r3
 8004b24:	ea02 0103 	and.w	r1, r2, r3
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	6a1a      	ldr	r2, [r3, #32]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f003 0310 	and.w	r3, r3, #16
 8004b32:	409a      	lsls	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	21ff      	movs	r1, #255	@ 0xff
 8004b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b4e:	43db      	mvns	r3, r3
 8004b50:	ea02 0103 	and.w	r1, r2, r3
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f003 0310 	and.w	r3, r3, #16
 8004b5e:	409a      	lsls	r2, r3
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	695b      	ldr	r3, [r3, #20]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d11d      	bne.n	8004bac <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b76:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f003 0310 	and.w	r3, r3, #16
 8004b7e:	221f      	movs	r2, #31
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	43db      	mvns	r3, r3
 8004b86:	69fa      	ldr	r2, [r7, #28]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f003 0310 	and.w	r3, r3, #16
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	69fa      	ldr	r2, [r7, #28]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb2:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f003 0310 	and.w	r3, r3, #16
 8004bba:	2207      	movs	r2, #7
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	69fa      	ldr	r2, [r7, #28]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	685a      	ldr	r2, [r3, #4]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	431a      	orrs	r2, r3
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f003 0310 	and.w	r3, r3, #16
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	fa02 f303 	lsl.w	r3, r2, r3
 8004be6:	69fa      	ldr	r2, [r7, #28]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	69fa      	ldr	r2, [r7, #28]
 8004bf2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6819      	ldr	r1, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f003 0310 	and.w	r3, r3, #16
 8004c00:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	43da      	mvns	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	400a      	ands	r2, r1
 8004c10:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f003 0310 	and.w	r3, r3, #16
 8004c20:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004c24:	fa02 f303 	lsl.w	r3, r2, r3
 8004c28:	43db      	mvns	r3, r3
 8004c2a:	69fa      	ldr	r2, [r7, #28]
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f003 0310 	and.w	r3, r3, #16
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c42:	69fa      	ldr	r2, [r7, #28]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c50:	d104      	bne.n	8004c5c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c58:	61fb      	str	r3, [r7, #28]
 8004c5a:	e018      	b.n	8004c8e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d104      	bne.n	8004c6e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004c6a:	61fb      	str	r3, [r7, #28]
 8004c6c:	e00f      	b.n	8004c8e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8004c6e:	f001 fb9f 	bl	80063b0 <HAL_RCC_GetHCLKFreq>
 8004c72:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	4a14      	ldr	r2, [pc, #80]	@ (8004cc8 <HAL_DAC_ConfigChannel+0x294>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d904      	bls.n	8004c86 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c82:	61fb      	str	r3, [r7, #28]
 8004c84:	e003      	b.n	8004c8e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004c8c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	69fa      	ldr	r2, [r7, #28]
 8004c94:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6819      	ldr	r1, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f003 0310 	and.w	r3, r3, #16
 8004ca2:	22c0      	movs	r2, #192	@ 0xc0
 8004ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca8:	43da      	mvns	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	400a      	ands	r2, r1
 8004cb0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3720      	adds	r7, #32
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	04c4b400 	.word	0x04c4b400

08004ccc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f7fd fa4e 	bl	800217c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	711a      	strb	r2, [r3, #4]
}
 8004ce6:	bf00      	nop
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b084      	sub	sp, #16
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfa:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f7fd fa1d 	bl	800213c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004d02:	bf00      	nop
 8004d04:	3710      	adds	r7, #16
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b084      	sub	sp, #16
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d16:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	f043 0204 	orr.w	r2, r3, #4
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f7ff fe7b 	bl	8004a20 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	711a      	strb	r2, [r3, #4]
}
 8004d30:	bf00      	nop
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004d40:	bf00      	nop
 8004d42:	370c      	adds	r7, #12
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d80:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f7ff ffd8 	bl	8004d38 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	711a      	strb	r2, [r3, #4]
}
 8004d8e:	bf00      	nop
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b084      	sub	sp, #16
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f7ff ffd1 	bl	8004d4c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004daa:	bf00      	nop
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	f043 0204 	orr.w	r2, r3, #4
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f7ff ffc7 	bl	8004d60 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	711a      	strb	r2, [r3, #4]
}
 8004dd8:	bf00      	nop
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e08d      	b.n	8004f0e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	461a      	mov	r2, r3
 8004df8:	4b47      	ldr	r3, [pc, #284]	@ (8004f18 <HAL_DMA_Init+0x138>)
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d80f      	bhi.n	8004e1e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	4b45      	ldr	r3, [pc, #276]	@ (8004f1c <HAL_DMA_Init+0x13c>)
 8004e06:	4413      	add	r3, r2
 8004e08:	4a45      	ldr	r2, [pc, #276]	@ (8004f20 <HAL_DMA_Init+0x140>)
 8004e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0e:	091b      	lsrs	r3, r3, #4
 8004e10:	009a      	lsls	r2, r3, #2
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a42      	ldr	r2, [pc, #264]	@ (8004f24 <HAL_DMA_Init+0x144>)
 8004e1a:	641a      	str	r2, [r3, #64]	@ 0x40
 8004e1c:	e00e      	b.n	8004e3c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	4b40      	ldr	r3, [pc, #256]	@ (8004f28 <HAL_DMA_Init+0x148>)
 8004e26:	4413      	add	r3, r2
 8004e28:	4a3d      	ldr	r2, [pc, #244]	@ (8004f20 <HAL_DMA_Init+0x140>)
 8004e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2e:	091b      	lsrs	r3, r3, #4
 8004e30:	009a      	lsls	r2, r3, #2
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a3c      	ldr	r2, [pc, #240]	@ (8004f2c <HAL_DMA_Init+0x14c>)
 8004e3a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2202      	movs	r2, #2
 8004e40:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004e60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 f9b6 	bl	8005200 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e9c:	d102      	bne.n	8004ea4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eac:	b2d2      	uxtb	r2, r2
 8004eae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004eb8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d010      	beq.n	8004ee4 <HAL_DMA_Init+0x104>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d80c      	bhi.n	8004ee4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f9d6 	bl	800527c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ee0:	605a      	str	r2, [r3, #4]
 8004ee2:	e008      	b.n	8004ef6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	40020407 	.word	0x40020407
 8004f1c:	bffdfff8 	.word	0xbffdfff8
 8004f20:	cccccccd 	.word	0xcccccccd
 8004f24:	40020000 	.word	0x40020000
 8004f28:	bffdfbf8 	.word	0xbffdfbf8
 8004f2c:	40020400 	.word	0x40020400

08004f30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
 8004f3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <HAL_DMA_Start_IT+0x20>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e066      	b.n	800501e <HAL_DMA_Start_IT+0xee>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d155      	bne.n	8005010 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f022 0201 	bic.w	r2, r2, #1
 8004f80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	68b9      	ldr	r1, [r7, #8]
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 f8fb 	bl	8005184 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d008      	beq.n	8004fa8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 020e 	orr.w	r2, r2, #14
 8004fa4:	601a      	str	r2, [r3, #0]
 8004fa6:	e00f      	b.n	8004fc8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0204 	bic.w	r2, r2, #4
 8004fb6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f042 020a 	orr.w	r2, r2, #10
 8004fc6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d007      	beq.n	8004fe6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fe0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fe4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d007      	beq.n	8004ffe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ffc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0201 	orr.w	r2, r2, #1
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	e005      	b.n	800501c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005018:	2302      	movs	r3, #2
 800501a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800501c:	7dfb      	ldrb	r3, [r7, #23]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3718      	adds	r7, #24
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b084      	sub	sp, #16
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005042:	f003 031c 	and.w	r3, r3, #28
 8005046:	2204      	movs	r2, #4
 8005048:	409a      	lsls	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4013      	ands	r3, r2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d026      	beq.n	80050a0 <HAL_DMA_IRQHandler+0x7a>
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	2b00      	cmp	r3, #0
 800505a:	d021      	beq.n	80050a0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0320 	and.w	r3, r3, #32
 8005066:	2b00      	cmp	r3, #0
 8005068:	d107      	bne.n	800507a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0204 	bic.w	r2, r2, #4
 8005078:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507e:	f003 021c 	and.w	r2, r3, #28
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	2104      	movs	r1, #4
 8005088:	fa01 f202 	lsl.w	r2, r1, r2
 800508c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005092:	2b00      	cmp	r3, #0
 8005094:	d071      	beq.n	800517a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800509e:	e06c      	b.n	800517a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050a4:	f003 031c 	and.w	r3, r3, #28
 80050a8:	2202      	movs	r2, #2
 80050aa:	409a      	lsls	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	4013      	ands	r3, r2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d02e      	beq.n	8005112 <HAL_DMA_IRQHandler+0xec>
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d029      	beq.n	8005112 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0320 	and.w	r3, r3, #32
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10b      	bne.n	80050e4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f022 020a 	bic.w	r2, r2, #10
 80050da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e8:	f003 021c 	and.w	r2, r3, #28
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f0:	2102      	movs	r1, #2
 80050f2:	fa01 f202 	lsl.w	r2, r1, r2
 80050f6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005104:	2b00      	cmp	r3, #0
 8005106:	d038      	beq.n	800517a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005110:	e033      	b.n	800517a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005116:	f003 031c 	and.w	r3, r3, #28
 800511a:	2208      	movs	r2, #8
 800511c:	409a      	lsls	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	4013      	ands	r3, r2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d02a      	beq.n	800517c <HAL_DMA_IRQHandler+0x156>
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	f003 0308 	and.w	r3, r3, #8
 800512c:	2b00      	cmp	r3, #0
 800512e:	d025      	beq.n	800517c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f022 020e 	bic.w	r2, r2, #14
 800513e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005144:	f003 021c 	and.w	r2, r3, #28
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514c:	2101      	movs	r1, #1
 800514e:	fa01 f202 	lsl.w	r2, r1, r2
 8005152:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516e:	2b00      	cmp	r3, #0
 8005170:	d004      	beq.n	800517c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800517a:	bf00      	nop
 800517c:	bf00      	nop
}
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
 8005190:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800519a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d004      	beq.n	80051ae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80051ac:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b2:	f003 021c 	and.w	r2, r3, #28
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ba:	2101      	movs	r1, #1
 80051bc:	fa01 f202 	lsl.w	r2, r1, r2
 80051c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	2b10      	cmp	r3, #16
 80051d0:	d108      	bne.n	80051e4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80051e2:	e007      	b.n	80051f4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	60da      	str	r2, [r3, #12]
}
 80051f4:	bf00      	nop
 80051f6:	3714      	adds	r7, #20
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	461a      	mov	r2, r3
 800520e:	4b17      	ldr	r3, [pc, #92]	@ (800526c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005210:	429a      	cmp	r2, r3
 8005212:	d80a      	bhi.n	800522a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005218:	089b      	lsrs	r3, r3, #2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005220:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	6493      	str	r3, [r2, #72]	@ 0x48
 8005228:	e007      	b.n	800523a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800522e:	089b      	lsrs	r3, r3, #2
 8005230:	009a      	lsls	r2, r3, #2
 8005232:	4b0f      	ldr	r3, [pc, #60]	@ (8005270 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005234:	4413      	add	r3, r2
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	b2db      	uxtb	r3, r3
 8005240:	3b08      	subs	r3, #8
 8005242:	4a0c      	ldr	r2, [pc, #48]	@ (8005274 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005244:	fba2 2303 	umull	r2, r3, r2, r3
 8005248:	091b      	lsrs	r3, r3, #4
 800524a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a0a      	ldr	r2, [pc, #40]	@ (8005278 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005250:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f003 031f 	and.w	r3, r3, #31
 8005258:	2201      	movs	r2, #1
 800525a:	409a      	lsls	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005260:	bf00      	nop
 8005262:	3714      	adds	r7, #20
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	40020407 	.word	0x40020407
 8005270:	4002081c 	.word	0x4002081c
 8005274:	cccccccd 	.word	0xcccccccd
 8005278:	40020880 	.word	0x40020880

0800527c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	b2db      	uxtb	r3, r3
 800528a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005290:	4413      	add	r3, r2
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	461a      	mov	r2, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a08      	ldr	r2, [pc, #32]	@ (80052c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800529e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	3b01      	subs	r3, #1
 80052a4:	f003 0303 	and.w	r3, r3, #3
 80052a8:	2201      	movs	r2, #1
 80052aa:	409a      	lsls	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80052b0:	bf00      	nop
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr
 80052bc:	1000823f 	.word	0x1000823f
 80052c0:	40020940 	.word	0x40020940

080052c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052ce:	2300      	movs	r3, #0
 80052d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052d2:	e166      	b.n	80055a2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	2101      	movs	r1, #1
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	fa01 f303 	lsl.w	r3, r1, r3
 80052e0:	4013      	ands	r3, r2
 80052e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	f000 8158 	beq.w	800559c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f003 0303 	and.w	r3, r3, #3
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d005      	beq.n	8005304 <HAL_GPIO_Init+0x40>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f003 0303 	and.w	r3, r3, #3
 8005300:	2b02      	cmp	r3, #2
 8005302:	d130      	bne.n	8005366 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	2203      	movs	r2, #3
 8005310:	fa02 f303 	lsl.w	r3, r2, r3
 8005314:	43db      	mvns	r3, r3
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	4013      	ands	r3, r2
 800531a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	68da      	ldr	r2, [r3, #12]
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	005b      	lsls	r3, r3, #1
 8005324:	fa02 f303 	lsl.w	r3, r2, r3
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	4313      	orrs	r3, r2
 800532c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800533a:	2201      	movs	r2, #1
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	fa02 f303 	lsl.w	r3, r2, r3
 8005342:	43db      	mvns	r3, r3
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	4013      	ands	r3, r2
 8005348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	091b      	lsrs	r3, r3, #4
 8005350:	f003 0201 	and.w	r2, r3, #1
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	fa02 f303 	lsl.w	r3, r2, r3
 800535a:	693a      	ldr	r2, [r7, #16]
 800535c:	4313      	orrs	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	f003 0303 	and.w	r3, r3, #3
 800536e:	2b03      	cmp	r3, #3
 8005370:	d017      	beq.n	80053a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	2203      	movs	r2, #3
 800537e:	fa02 f303 	lsl.w	r3, r2, r3
 8005382:	43db      	mvns	r3, r3
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4013      	ands	r3, r2
 8005388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	689a      	ldr	r2, [r3, #8]
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f003 0303 	and.w	r3, r3, #3
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d123      	bne.n	80053f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	08da      	lsrs	r2, r3, #3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	3208      	adds	r2, #8
 80053b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	f003 0307 	and.w	r3, r3, #7
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	220f      	movs	r2, #15
 80053c6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ca:	43db      	mvns	r3, r3
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	4013      	ands	r3, r2
 80053d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	691a      	ldr	r2, [r3, #16]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f003 0307 	and.w	r3, r3, #7
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	fa02 f303 	lsl.w	r3, r2, r3
 80053e2:	693a      	ldr	r2, [r7, #16]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	08da      	lsrs	r2, r3, #3
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	3208      	adds	r2, #8
 80053f0:	6939      	ldr	r1, [r7, #16]
 80053f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	005b      	lsls	r3, r3, #1
 8005400:	2203      	movs	r2, #3
 8005402:	fa02 f303 	lsl.w	r3, r2, r3
 8005406:	43db      	mvns	r3, r3
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	4013      	ands	r3, r2
 800540c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f003 0203 	and.w	r2, r3, #3
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	fa02 f303 	lsl.w	r3, r2, r3
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 80b2 	beq.w	800559c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005438:	4b61      	ldr	r3, [pc, #388]	@ (80055c0 <HAL_GPIO_Init+0x2fc>)
 800543a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800543c:	4a60      	ldr	r2, [pc, #384]	@ (80055c0 <HAL_GPIO_Init+0x2fc>)
 800543e:	f043 0301 	orr.w	r3, r3, #1
 8005442:	6613      	str	r3, [r2, #96]	@ 0x60
 8005444:	4b5e      	ldr	r3, [pc, #376]	@ (80055c0 <HAL_GPIO_Init+0x2fc>)
 8005446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	60bb      	str	r3, [r7, #8]
 800544e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005450:	4a5c      	ldr	r2, [pc, #368]	@ (80055c4 <HAL_GPIO_Init+0x300>)
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	089b      	lsrs	r3, r3, #2
 8005456:	3302      	adds	r3, #2
 8005458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800545c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f003 0303 	and.w	r3, r3, #3
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	220f      	movs	r2, #15
 8005468:	fa02 f303 	lsl.w	r3, r2, r3
 800546c:	43db      	mvns	r3, r3
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4013      	ands	r3, r2
 8005472:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800547a:	d02b      	beq.n	80054d4 <HAL_GPIO_Init+0x210>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a52      	ldr	r2, [pc, #328]	@ (80055c8 <HAL_GPIO_Init+0x304>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d025      	beq.n	80054d0 <HAL_GPIO_Init+0x20c>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a51      	ldr	r2, [pc, #324]	@ (80055cc <HAL_GPIO_Init+0x308>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d01f      	beq.n	80054cc <HAL_GPIO_Init+0x208>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a50      	ldr	r2, [pc, #320]	@ (80055d0 <HAL_GPIO_Init+0x30c>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d019      	beq.n	80054c8 <HAL_GPIO_Init+0x204>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a4f      	ldr	r2, [pc, #316]	@ (80055d4 <HAL_GPIO_Init+0x310>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d013      	beq.n	80054c4 <HAL_GPIO_Init+0x200>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a4e      	ldr	r2, [pc, #312]	@ (80055d8 <HAL_GPIO_Init+0x314>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d00d      	beq.n	80054c0 <HAL_GPIO_Init+0x1fc>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a4d      	ldr	r2, [pc, #308]	@ (80055dc <HAL_GPIO_Init+0x318>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d007      	beq.n	80054bc <HAL_GPIO_Init+0x1f8>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a4c      	ldr	r2, [pc, #304]	@ (80055e0 <HAL_GPIO_Init+0x31c>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d101      	bne.n	80054b8 <HAL_GPIO_Init+0x1f4>
 80054b4:	2307      	movs	r3, #7
 80054b6:	e00e      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054b8:	2308      	movs	r3, #8
 80054ba:	e00c      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054bc:	2306      	movs	r3, #6
 80054be:	e00a      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054c0:	2305      	movs	r3, #5
 80054c2:	e008      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054c4:	2304      	movs	r3, #4
 80054c6:	e006      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054c8:	2303      	movs	r3, #3
 80054ca:	e004      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e002      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054d0:	2301      	movs	r3, #1
 80054d2:	e000      	b.n	80054d6 <HAL_GPIO_Init+0x212>
 80054d4:	2300      	movs	r3, #0
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	f002 0203 	and.w	r2, r2, #3
 80054dc:	0092      	lsls	r2, r2, #2
 80054de:	4093      	lsls	r3, r2
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80054e6:	4937      	ldr	r1, [pc, #220]	@ (80055c4 <HAL_GPIO_Init+0x300>)
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	089b      	lsrs	r3, r3, #2
 80054ec:	3302      	adds	r3, #2
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054f4:	4b3b      	ldr	r3, [pc, #236]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	43db      	mvns	r3, r3
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4013      	ands	r3, r2
 8005502:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d003      	beq.n	8005518 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4313      	orrs	r3, r2
 8005516:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005518:	4a32      	ldr	r2, [pc, #200]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800551e:	4b31      	ldr	r3, [pc, #196]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	43db      	mvns	r3, r3
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4013      	ands	r3, r2
 800552c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4313      	orrs	r3, r2
 8005540:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005542:	4a28      	ldr	r2, [pc, #160]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005548:	4b26      	ldr	r3, [pc, #152]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	43db      	mvns	r3, r3
 8005552:	693a      	ldr	r2, [r7, #16]
 8005554:	4013      	ands	r3, r2
 8005556:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d003      	beq.n	800556c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005564:	693a      	ldr	r2, [r7, #16]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800556c:	4a1d      	ldr	r2, [pc, #116]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005572:	4b1c      	ldr	r3, [pc, #112]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	43db      	mvns	r3, r3
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	4013      	ands	r3, r2
 8005580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4313      	orrs	r3, r2
 8005594:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005596:	4a13      	ldr	r2, [pc, #76]	@ (80055e4 <HAL_GPIO_Init+0x320>)
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	3301      	adds	r3, #1
 80055a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	fa22 f303 	lsr.w	r3, r2, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f47f ae91 	bne.w	80052d4 <HAL_GPIO_Init+0x10>
  }
}
 80055b2:	bf00      	nop
 80055b4:	bf00      	nop
 80055b6:	371c      	adds	r7, #28
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	40021000 	.word	0x40021000
 80055c4:	40010000 	.word	0x40010000
 80055c8:	48000400 	.word	0x48000400
 80055cc:	48000800 	.word	0x48000800
 80055d0:	48000c00 	.word	0x48000c00
 80055d4:	48001000 	.word	0x48001000
 80055d8:	48001400 	.word	0x48001400
 80055dc:	48001800 	.word	0x48001800
 80055e0:	48001c00 	.word	0x48001c00
 80055e4:	40010400 	.word	0x40010400

080055e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	460b      	mov	r3, r1
 80055f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691a      	ldr	r2, [r3, #16]
 80055f8:	887b      	ldrh	r3, [r7, #2]
 80055fa:	4013      	ands	r3, r2
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d002      	beq.n	8005606 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005600:	2301      	movs	r3, #1
 8005602:	73fb      	strb	r3, [r7, #15]
 8005604:	e001      	b.n	800560a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005606:	2300      	movs	r3, #0
 8005608:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800560a:	7bfb      	ldrb	r3, [r7, #15]
}
 800560c:	4618      	mov	r0, r3
 800560e:	3714      	adds	r7, #20
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	807b      	strh	r3, [r7, #2]
 8005624:	4613      	mov	r3, r2
 8005626:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005628:	787b      	ldrb	r3, [r7, #1]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800562e:	887a      	ldrh	r2, [r7, #2]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005634:	e002      	b.n	800563c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005636:	887a      	ldrh	r2, [r7, #2]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005648:	b480      	push	{r7}
 800564a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800564c:	4b0d      	ldr	r3, [pc, #52]	@ (8005684 <HAL_PWREx_GetVoltageRange+0x3c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005658:	d102      	bne.n	8005660 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800565a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800565e:	e00b      	b.n	8005678 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005660:	4b08      	ldr	r3, [pc, #32]	@ (8005684 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800566a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800566e:	d102      	bne.n	8005676 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005670:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005674:	e000      	b.n	8005678 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005676:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005678:	4618      	mov	r0, r3
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	40007000 	.word	0x40007000

08005688 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d141      	bne.n	800571a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005696:	4b4b      	ldr	r3, [pc, #300]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800569e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056a2:	d131      	bne.n	8005708 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056a4:	4b47      	ldr	r3, [pc, #284]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056aa:	4a46      	ldr	r2, [pc, #280]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056b4:	4b43      	ldr	r3, [pc, #268]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80056bc:	4a41      	ldr	r2, [pc, #260]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80056c4:	4b40      	ldr	r3, [pc, #256]	@ (80057c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2232      	movs	r2, #50	@ 0x32
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
 80056ce:	4a3f      	ldr	r2, [pc, #252]	@ (80057cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80056d0:	fba2 2303 	umull	r2, r3, r2, r3
 80056d4:	0c9b      	lsrs	r3, r3, #18
 80056d6:	3301      	adds	r3, #1
 80056d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056da:	e002      	b.n	80056e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	3b01      	subs	r3, #1
 80056e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056e2:	4b38      	ldr	r3, [pc, #224]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056ee:	d102      	bne.n	80056f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1f2      	bne.n	80056dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056f6:	4b33      	ldr	r3, [pc, #204]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005702:	d158      	bne.n	80057b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e057      	b.n	80057b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005708:	4b2e      	ldr	r3, [pc, #184]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800570a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800570e:	4a2d      	ldr	r2, [pc, #180]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005710:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005714:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005718:	e04d      	b.n	80057b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005720:	d141      	bne.n	80057a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005722:	4b28      	ldr	r3, [pc, #160]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800572a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800572e:	d131      	bne.n	8005794 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005730:	4b24      	ldr	r3, [pc, #144]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005736:	4a23      	ldr	r2, [pc, #140]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800573c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005740:	4b20      	ldr	r3, [pc, #128]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005748:	4a1e      	ldr	r2, [pc, #120]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800574a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800574e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005750:	4b1d      	ldr	r3, [pc, #116]	@ (80057c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2232      	movs	r2, #50	@ 0x32
 8005756:	fb02 f303 	mul.w	r3, r2, r3
 800575a:	4a1c      	ldr	r2, [pc, #112]	@ (80057cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800575c:	fba2 2303 	umull	r2, r3, r2, r3
 8005760:	0c9b      	lsrs	r3, r3, #18
 8005762:	3301      	adds	r3, #1
 8005764:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005766:	e002      	b.n	800576e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	3b01      	subs	r3, #1
 800576c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800576e:	4b15      	ldr	r3, [pc, #84]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005770:	695b      	ldr	r3, [r3, #20]
 8005772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800577a:	d102      	bne.n	8005782 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1f2      	bne.n	8005768 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005782:	4b10      	ldr	r3, [pc, #64]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800578a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800578e:	d112      	bne.n	80057b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	e011      	b.n	80057b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005794:	4b0b      	ldr	r3, [pc, #44]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005796:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800579a:	4a0a      	ldr	r2, [pc, #40]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800579c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80057a4:	e007      	b.n	80057b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80057a6:	4b07      	ldr	r3, [pc, #28]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057ae:	4a05      	ldr	r2, [pc, #20]	@ (80057c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80057b4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	40007000 	.word	0x40007000
 80057c8:	2004000c 	.word	0x2004000c
 80057cc:	431bde83 	.word	0x431bde83

080057d0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80057d4:	4b05      	ldr	r3, [pc, #20]	@ (80057ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	4a04      	ldr	r2, [pc, #16]	@ (80057ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80057da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057de:	6053      	str	r3, [r2, #4]
}
 80057e0:	bf00      	nop
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	40007000 	.word	0x40007000

080057f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b088      	sub	sp, #32
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d102      	bne.n	8005804 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	f000 bc08 	b.w	8006014 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005804:	4b96      	ldr	r3, [pc, #600]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f003 030c 	and.w	r3, r3, #12
 800580c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800580e:	4b94      	ldr	r3, [pc, #592]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	f003 0303 	and.w	r3, r3, #3
 8005816:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0310 	and.w	r3, r3, #16
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 80e4 	beq.w	80059ee <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d007      	beq.n	800583c <HAL_RCC_OscConfig+0x4c>
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	2b0c      	cmp	r3, #12
 8005830:	f040 808b 	bne.w	800594a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	2b01      	cmp	r3, #1
 8005838:	f040 8087 	bne.w	800594a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800583c:	4b88      	ldr	r3, [pc, #544]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d005      	beq.n	8005854 <HAL_RCC_OscConfig+0x64>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	699b      	ldr	r3, [r3, #24]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d101      	bne.n	8005854 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e3df      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a1a      	ldr	r2, [r3, #32]
 8005858:	4b81      	ldr	r3, [pc, #516]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0308 	and.w	r3, r3, #8
 8005860:	2b00      	cmp	r3, #0
 8005862:	d004      	beq.n	800586e <HAL_RCC_OscConfig+0x7e>
 8005864:	4b7e      	ldr	r3, [pc, #504]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800586c:	e005      	b.n	800587a <HAL_RCC_OscConfig+0x8a>
 800586e:	4b7c      	ldr	r3, [pc, #496]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005870:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005874:	091b      	lsrs	r3, r3, #4
 8005876:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800587a:	4293      	cmp	r3, r2
 800587c:	d223      	bcs.n	80058c6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a1b      	ldr	r3, [r3, #32]
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fdcc 	bl	8006420 <RCC_SetFlashLatencyFromMSIRange>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e3c0      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005892:	4b73      	ldr	r3, [pc, #460]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a72      	ldr	r2, [pc, #456]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005898:	f043 0308 	orr.w	r3, r3, #8
 800589c:	6013      	str	r3, [r2, #0]
 800589e:	4b70      	ldr	r3, [pc, #448]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a1b      	ldr	r3, [r3, #32]
 80058aa:	496d      	ldr	r1, [pc, #436]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80058b0:	4b6b      	ldr	r3, [pc, #428]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	69db      	ldr	r3, [r3, #28]
 80058bc:	021b      	lsls	r3, r3, #8
 80058be:	4968      	ldr	r1, [pc, #416]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	604b      	str	r3, [r1, #4]
 80058c4:	e025      	b.n	8005912 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80058c6:	4b66      	ldr	r3, [pc, #408]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a65      	ldr	r2, [pc, #404]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058cc:	f043 0308 	orr.w	r3, r3, #8
 80058d0:	6013      	str	r3, [r2, #0]
 80058d2:	4b63      	ldr	r3, [pc, #396]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	4960      	ldr	r1, [pc, #384]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058e0:	4313      	orrs	r3, r2
 80058e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80058e4:	4b5e      	ldr	r3, [pc, #376]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	69db      	ldr	r3, [r3, #28]
 80058f0:	021b      	lsls	r3, r3, #8
 80058f2:	495b      	ldr	r1, [pc, #364]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d109      	bne.n	8005912 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fd8c 	bl	8006420 <RCC_SetFlashLatencyFromMSIRange>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e380      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005912:	f000 fcc1 	bl	8006298 <HAL_RCC_GetSysClockFreq>
 8005916:	4602      	mov	r2, r0
 8005918:	4b51      	ldr	r3, [pc, #324]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	091b      	lsrs	r3, r3, #4
 800591e:	f003 030f 	and.w	r3, r3, #15
 8005922:	4950      	ldr	r1, [pc, #320]	@ (8005a64 <HAL_RCC_OscConfig+0x274>)
 8005924:	5ccb      	ldrb	r3, [r1, r3]
 8005926:	f003 031f 	and.w	r3, r3, #31
 800592a:	fa22 f303 	lsr.w	r3, r2, r3
 800592e:	4a4e      	ldr	r2, [pc, #312]	@ (8005a68 <HAL_RCC_OscConfig+0x278>)
 8005930:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005932:	4b4e      	ldr	r3, [pc, #312]	@ (8005a6c <HAL_RCC_OscConfig+0x27c>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4618      	mov	r0, r3
 8005938:	f7fd fa26 	bl	8002d88 <HAL_InitTick>
 800593c:	4603      	mov	r3, r0
 800593e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005940:	7bfb      	ldrb	r3, [r7, #15]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d052      	beq.n	80059ec <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	e364      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d032      	beq.n	80059b8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005952:	4b43      	ldr	r3, [pc, #268]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a42      	ldr	r2, [pc, #264]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005958:	f043 0301 	orr.w	r3, r3, #1
 800595c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800595e:	f7fd fa63 	bl	8002e28 <HAL_GetTick>
 8005962:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005964:	e008      	b.n	8005978 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005966:	f7fd fa5f 	bl	8002e28 <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b02      	cmp	r3, #2
 8005972:	d901      	bls.n	8005978 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e34d      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005978:	4b39      	ldr	r3, [pc, #228]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0302 	and.w	r3, r3, #2
 8005980:	2b00      	cmp	r3, #0
 8005982:	d0f0      	beq.n	8005966 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005984:	4b36      	ldr	r3, [pc, #216]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a35      	ldr	r2, [pc, #212]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 800598a:	f043 0308 	orr.w	r3, r3, #8
 800598e:	6013      	str	r3, [r2, #0]
 8005990:	4b33      	ldr	r3, [pc, #204]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	4930      	ldr	r1, [pc, #192]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059a2:	4b2f      	ldr	r3, [pc, #188]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	021b      	lsls	r3, r3, #8
 80059b0:	492b      	ldr	r1, [pc, #172]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	604b      	str	r3, [r1, #4]
 80059b6:	e01a      	b.n	80059ee <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80059b8:	4b29      	ldr	r3, [pc, #164]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a28      	ldr	r2, [pc, #160]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80059be:	f023 0301 	bic.w	r3, r3, #1
 80059c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80059c4:	f7fd fa30 	bl	8002e28 <HAL_GetTick>
 80059c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80059cc:	f7fd fa2c 	bl	8002e28 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e31a      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80059de:	4b20      	ldr	r3, [pc, #128]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1f0      	bne.n	80059cc <HAL_RCC_OscConfig+0x1dc>
 80059ea:	e000      	b.n	80059ee <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80059ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d073      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	2b08      	cmp	r3, #8
 80059fe:	d005      	beq.n	8005a0c <HAL_RCC_OscConfig+0x21c>
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	2b0c      	cmp	r3, #12
 8005a04:	d10e      	bne.n	8005a24 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	2b03      	cmp	r3, #3
 8005a0a:	d10b      	bne.n	8005a24 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a0c:	4b14      	ldr	r3, [pc, #80]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d063      	beq.n	8005ae0 <HAL_RCC_OscConfig+0x2f0>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d15f      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e2f7      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a2c:	d106      	bne.n	8005a3c <HAL_RCC_OscConfig+0x24c>
 8005a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a0b      	ldr	r2, [pc, #44]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	e025      	b.n	8005a88 <HAL_RCC_OscConfig+0x298>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a44:	d114      	bne.n	8005a70 <HAL_RCC_OscConfig+0x280>
 8005a46:	4b06      	ldr	r3, [pc, #24]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a05      	ldr	r2, [pc, #20]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005a4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a50:	6013      	str	r3, [r2, #0]
 8005a52:	4b03      	ldr	r3, [pc, #12]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a02      	ldr	r2, [pc, #8]	@ (8005a60 <HAL_RCC_OscConfig+0x270>)
 8005a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a5c:	6013      	str	r3, [r2, #0]
 8005a5e:	e013      	b.n	8005a88 <HAL_RCC_OscConfig+0x298>
 8005a60:	40021000 	.word	0x40021000
 8005a64:	0800a1d4 	.word	0x0800a1d4
 8005a68:	2004000c 	.word	0x2004000c
 8005a6c:	20040014 	.word	0x20040014
 8005a70:	4ba0      	ldr	r3, [pc, #640]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a9f      	ldr	r2, [pc, #636]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a7a:	6013      	str	r3, [r2, #0]
 8005a7c:	4b9d      	ldr	r3, [pc, #628]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a9c      	ldr	r2, [pc, #624]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005a82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d013      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a90:	f7fd f9ca 	bl	8002e28 <HAL_GetTick>
 8005a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a96:	e008      	b.n	8005aaa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a98:	f7fd f9c6 	bl	8002e28 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b64      	cmp	r3, #100	@ 0x64
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e2b4      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005aaa:	4b92      	ldr	r3, [pc, #584]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d0f0      	beq.n	8005a98 <HAL_RCC_OscConfig+0x2a8>
 8005ab6:	e014      	b.n	8005ae2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab8:	f7fd f9b6 	bl	8002e28 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ac0:	f7fd f9b2 	bl	8002e28 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b64      	cmp	r3, #100	@ 0x64
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e2a0      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ad2:	4b88      	ldr	r3, [pc, #544]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1f0      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x2d0>
 8005ade:	e000      	b.n	8005ae2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d060      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	2b04      	cmp	r3, #4
 8005af2:	d005      	beq.n	8005b00 <HAL_RCC_OscConfig+0x310>
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	2b0c      	cmp	r3, #12
 8005af8:	d119      	bne.n	8005b2e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d116      	bne.n	8005b2e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b00:	4b7c      	ldr	r3, [pc, #496]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d005      	beq.n	8005b18 <HAL_RCC_OscConfig+0x328>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e27d      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b18:	4b76      	ldr	r3, [pc, #472]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	061b      	lsls	r3, r3, #24
 8005b26:	4973      	ldr	r1, [pc, #460]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b2c:	e040      	b.n	8005bb0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d023      	beq.n	8005b7e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b36:	4b6f      	ldr	r3, [pc, #444]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a6e      	ldr	r2, [pc, #440]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b42:	f7fd f971 	bl	8002e28 <HAL_GetTick>
 8005b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b48:	e008      	b.n	8005b5c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b4a:	f7fd f96d 	bl	8002e28 <HAL_GetTick>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e25b      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b5c:	4b65      	ldr	r3, [pc, #404]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0f0      	beq.n	8005b4a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b68:	4b62      	ldr	r3, [pc, #392]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	061b      	lsls	r3, r3, #24
 8005b76:	495f      	ldr	r1, [pc, #380]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	604b      	str	r3, [r1, #4]
 8005b7c:	e018      	b.n	8005bb0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b7e:	4b5d      	ldr	r3, [pc, #372]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a5c      	ldr	r2, [pc, #368]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005b84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b8a:	f7fd f94d 	bl	8002e28 <HAL_GetTick>
 8005b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b90:	e008      	b.n	8005ba4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b92:	f7fd f949 	bl	8002e28 <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d901      	bls.n	8005ba4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e237      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ba4:	4b53      	ldr	r3, [pc, #332]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1f0      	bne.n	8005b92 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0308 	and.w	r3, r3, #8
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d03c      	beq.n	8005c36 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	695b      	ldr	r3, [r3, #20]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01c      	beq.n	8005bfe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bc4:	4b4b      	ldr	r3, [pc, #300]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bca:	4a4a      	ldr	r2, [pc, #296]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005bcc:	f043 0301 	orr.w	r3, r3, #1
 8005bd0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bd4:	f7fd f928 	bl	8002e28 <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bdc:	f7fd f924 	bl	8002e28 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e212      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bee:	4b41      	ldr	r3, [pc, #260]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d0ef      	beq.n	8005bdc <HAL_RCC_OscConfig+0x3ec>
 8005bfc:	e01b      	b.n	8005c36 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bfe:	4b3d      	ldr	r3, [pc, #244]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c04:	4a3b      	ldr	r2, [pc, #236]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005c06:	f023 0301 	bic.w	r3, r3, #1
 8005c0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c0e:	f7fd f90b 	bl	8002e28 <HAL_GetTick>
 8005c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c14:	e008      	b.n	8005c28 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c16:	f7fd f907 	bl	8002e28 <HAL_GetTick>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d901      	bls.n	8005c28 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005c24:	2303      	movs	r3, #3
 8005c26:	e1f5      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c28:	4b32      	ldr	r3, [pc, #200]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1ef      	bne.n	8005c16 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 80a6 	beq.w	8005d90 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c44:	2300      	movs	r3, #0
 8005c46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005c48:	4b2a      	ldr	r3, [pc, #168]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d10d      	bne.n	8005c70 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c54:	4b27      	ldr	r3, [pc, #156]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c58:	4a26      	ldr	r2, [pc, #152]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c60:	4b24      	ldr	r3, [pc, #144]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c68:	60bb      	str	r3, [r7, #8]
 8005c6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c70:	4b21      	ldr	r3, [pc, #132]	@ (8005cf8 <HAL_RCC_OscConfig+0x508>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d118      	bne.n	8005cae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf8 <HAL_RCC_OscConfig+0x508>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a1d      	ldr	r2, [pc, #116]	@ (8005cf8 <HAL_RCC_OscConfig+0x508>)
 8005c82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c86:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c88:	f7fd f8ce 	bl	8002e28 <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c90:	f7fd f8ca 	bl	8002e28 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e1b8      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ca2:	4b15      	ldr	r3, [pc, #84]	@ (8005cf8 <HAL_RCC_OscConfig+0x508>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d0f0      	beq.n	8005c90 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d108      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x4d8>
 8005cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005cbe:	f043 0301 	orr.w	r3, r3, #1
 8005cc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cc6:	e029      	b.n	8005d1c <HAL_RCC_OscConfig+0x52c>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	2b05      	cmp	r3, #5
 8005cce:	d115      	bne.n	8005cfc <HAL_RCC_OscConfig+0x50c>
 8005cd0:	4b08      	ldr	r3, [pc, #32]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd6:	4a07      	ldr	r2, [pc, #28]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005cd8:	f043 0304 	orr.w	r3, r3, #4
 8005cdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ce0:	4b04      	ldr	r3, [pc, #16]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ce6:	4a03      	ldr	r2, [pc, #12]	@ (8005cf4 <HAL_RCC_OscConfig+0x504>)
 8005ce8:	f043 0301 	orr.w	r3, r3, #1
 8005cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cf0:	e014      	b.n	8005d1c <HAL_RCC_OscConfig+0x52c>
 8005cf2:	bf00      	nop
 8005cf4:	40021000 	.word	0x40021000
 8005cf8:	40007000 	.word	0x40007000
 8005cfc:	4b9d      	ldr	r3, [pc, #628]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d02:	4a9c      	ldr	r2, [pc, #624]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005d04:	f023 0301 	bic.w	r3, r3, #1
 8005d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d0c:	4b99      	ldr	r3, [pc, #612]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d12:	4a98      	ldr	r2, [pc, #608]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005d14:	f023 0304 	bic.w	r3, r3, #4
 8005d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d016      	beq.n	8005d52 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d24:	f7fd f880 	bl	8002e28 <HAL_GetTick>
 8005d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d2a:	e00a      	b.n	8005d42 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d2c:	f7fd f87c 	bl	8002e28 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d901      	bls.n	8005d42 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e168      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d42:	4b8c      	ldr	r3, [pc, #560]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d48:	f003 0302 	and.w	r3, r3, #2
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d0ed      	beq.n	8005d2c <HAL_RCC_OscConfig+0x53c>
 8005d50:	e015      	b.n	8005d7e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d52:	f7fd f869 	bl	8002e28 <HAL_GetTick>
 8005d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d58:	e00a      	b.n	8005d70 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d5a:	f7fd f865 	bl	8002e28 <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e151      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d70:	4b80      	ldr	r3, [pc, #512]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d76:	f003 0302 	and.w	r3, r3, #2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1ed      	bne.n	8005d5a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d7e:	7ffb      	ldrb	r3, [r7, #31]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d105      	bne.n	8005d90 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d84:	4b7b      	ldr	r3, [pc, #492]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d88:	4a7a      	ldr	r2, [pc, #488]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005d8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d8e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0320 	and.w	r3, r3, #32
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d03c      	beq.n	8005e16 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d01c      	beq.n	8005dde <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005da4:	4b73      	ldr	r3, [pc, #460]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005da6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005daa:	4a72      	ldr	r2, [pc, #456]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005dac:	f043 0301 	orr.w	r3, r3, #1
 8005db0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005db4:	f7fd f838 	bl	8002e28 <HAL_GetTick>
 8005db8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005dbc:	f7fd f834 	bl	8002e28 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e122      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005dce:	4b69      	ldr	r3, [pc, #420]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005dd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d0ef      	beq.n	8005dbc <HAL_RCC_OscConfig+0x5cc>
 8005ddc:	e01b      	b.n	8005e16 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005dde:	4b65      	ldr	r3, [pc, #404]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005de0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005de4:	4a63      	ldr	r2, [pc, #396]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005de6:	f023 0301 	bic.w	r3, r3, #1
 8005dea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dee:	f7fd f81b 	bl	8002e28 <HAL_GetTick>
 8005df2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005df4:	e008      	b.n	8005e08 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005df6:	f7fd f817 	bl	8002e28 <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d901      	bls.n	8005e08 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e105      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e08:	4b5a      	ldr	r3, [pc, #360]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005e0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1ef      	bne.n	8005df6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f000 80f9 	beq.w	8006012 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e24:	2b02      	cmp	r3, #2
 8005e26:	f040 80cf 	bne.w	8005fc8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005e2a:	4b52      	ldr	r3, [pc, #328]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	f003 0203 	and.w	r2, r3, #3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d12c      	bne.n	8005e98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d123      	bne.n	8005e98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e5a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d11b      	bne.n	8005e98 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e6a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d113      	bne.n	8005e98 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e7a:	085b      	lsrs	r3, r3, #1
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d109      	bne.n	8005e98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8e:	085b      	lsrs	r3, r3, #1
 8005e90:	3b01      	subs	r3, #1
 8005e92:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d071      	beq.n	8005f7c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	2b0c      	cmp	r3, #12
 8005e9c:	d068      	beq.n	8005f70 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005e9e:	4b35      	ldr	r3, [pc, #212]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d105      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005eaa:	4b32      	ldr	r3, [pc, #200]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e0ac      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005eba:	4b2e      	ldr	r3, [pc, #184]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a2d      	ldr	r2, [pc, #180]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005ec0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ec4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ec6:	f7fc ffaf 	bl	8002e28 <HAL_GetTick>
 8005eca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ecc:	e008      	b.n	8005ee0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ece:	f7fc ffab 	bl	8002e28 <HAL_GetTick>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d901      	bls.n	8005ee0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e099      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ee0:	4b24      	ldr	r3, [pc, #144]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1f0      	bne.n	8005ece <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005eec:	4b21      	ldr	r3, [pc, #132]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005eee:	68da      	ldr	r2, [r3, #12]
 8005ef0:	4b21      	ldr	r3, [pc, #132]	@ (8005f78 <HAL_RCC_OscConfig+0x788>)
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005efc:	3a01      	subs	r2, #1
 8005efe:	0112      	lsls	r2, r2, #4
 8005f00:	4311      	orrs	r1, r2
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005f06:	0212      	lsls	r2, r2, #8
 8005f08:	4311      	orrs	r1, r2
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f0e:	0852      	lsrs	r2, r2, #1
 8005f10:	3a01      	subs	r2, #1
 8005f12:	0552      	lsls	r2, r2, #21
 8005f14:	4311      	orrs	r1, r2
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005f1a:	0852      	lsrs	r2, r2, #1
 8005f1c:	3a01      	subs	r2, #1
 8005f1e:	0652      	lsls	r2, r2, #25
 8005f20:	4311      	orrs	r1, r2
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005f26:	06d2      	lsls	r2, r2, #27
 8005f28:	430a      	orrs	r2, r1
 8005f2a:	4912      	ldr	r1, [pc, #72]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005f30:	4b10      	ldr	r3, [pc, #64]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a0f      	ldr	r2, [pc, #60]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005f36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	4a0c      	ldr	r2, [pc, #48]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005f42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005f48:	f7fc ff6e 	bl	8002e28 <HAL_GetTick>
 8005f4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f4e:	e008      	b.n	8005f62 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f50:	f7fc ff6a 	bl	8002e28 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d901      	bls.n	8005f62 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e058      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f62:	4b04      	ldr	r3, [pc, #16]	@ (8005f74 <HAL_RCC_OscConfig+0x784>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d0f0      	beq.n	8005f50 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f6e:	e050      	b.n	8006012 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e04f      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
 8005f74:	40021000 	.word	0x40021000
 8005f78:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f7c:	4b27      	ldr	r3, [pc, #156]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d144      	bne.n	8006012 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005f88:	4b24      	ldr	r3, [pc, #144]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a23      	ldr	r2, [pc, #140]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005f8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f94:	4b21      	ldr	r3, [pc, #132]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	4a20      	ldr	r2, [pc, #128]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005f9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005fa0:	f7fc ff42 	bl	8002e28 <HAL_GetTick>
 8005fa4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fa8:	f7fc ff3e 	bl	8002e28 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e02c      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fba:	4b18      	ldr	r3, [pc, #96]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d0f0      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x7b8>
 8005fc6:	e024      	b.n	8006012 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	2b0c      	cmp	r3, #12
 8005fcc:	d01f      	beq.n	800600e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fce:	4b13      	ldr	r3, [pc, #76]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a12      	ldr	r2, [pc, #72]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005fd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fda:	f7fc ff25 	bl	8002e28 <HAL_GetTick>
 8005fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fe0:	e008      	b.n	8005ff4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fe2:	f7fc ff21 	bl	8002e28 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d901      	bls.n	8005ff4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e00f      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ff4:	4b09      	ldr	r3, [pc, #36]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1f0      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006000:	4b06      	ldr	r3, [pc, #24]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8006002:	68da      	ldr	r2, [r3, #12]
 8006004:	4905      	ldr	r1, [pc, #20]	@ (800601c <HAL_RCC_OscConfig+0x82c>)
 8006006:	4b06      	ldr	r3, [pc, #24]	@ (8006020 <HAL_RCC_OscConfig+0x830>)
 8006008:	4013      	ands	r3, r2
 800600a:	60cb      	str	r3, [r1, #12]
 800600c:	e001      	b.n	8006012 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e000      	b.n	8006014 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006012:	2300      	movs	r3, #0
}
 8006014:	4618      	mov	r0, r3
 8006016:	3720      	adds	r7, #32
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}
 800601c:	40021000 	.word	0x40021000
 8006020:	feeefffc 	.word	0xfeeefffc

08006024 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800602e:	2300      	movs	r3, #0
 8006030:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e11d      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800603c:	4b90      	ldr	r3, [pc, #576]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 030f 	and.w	r3, r3, #15
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	429a      	cmp	r2, r3
 8006048:	d910      	bls.n	800606c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800604a:	4b8d      	ldr	r3, [pc, #564]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f023 020f 	bic.w	r2, r3, #15
 8006052:	498b      	ldr	r1, [pc, #556]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	4313      	orrs	r3, r2
 8006058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800605a:	4b89      	ldr	r3, [pc, #548]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	429a      	cmp	r2, r3
 8006066:	d001      	beq.n	800606c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e105      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b00      	cmp	r3, #0
 8006076:	d010      	beq.n	800609a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	4b81      	ldr	r3, [pc, #516]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006084:	429a      	cmp	r2, r3
 8006086:	d908      	bls.n	800609a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006088:	4b7e      	ldr	r3, [pc, #504]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	497b      	ldr	r1, [pc, #492]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006096:	4313      	orrs	r3, r2
 8006098:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d079      	beq.n	800619a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	2b03      	cmp	r3, #3
 80060ac:	d11e      	bne.n	80060ec <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060ae:	4b75      	ldr	r3, [pc, #468]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e0dc      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80060be:	f000 fa09 	bl	80064d4 <RCC_GetSysClockFreqFromPLLSource>
 80060c2:	4603      	mov	r3, r0
 80060c4:	4a70      	ldr	r2, [pc, #448]	@ (8006288 <HAL_RCC_ClockConfig+0x264>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d946      	bls.n	8006158 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80060ca:	4b6e      	ldr	r3, [pc, #440]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d140      	bne.n	8006158 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80060d6:	4b6b      	ldr	r3, [pc, #428]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060de:	4a69      	ldr	r2, [pc, #420]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80060e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80060e6:	2380      	movs	r3, #128	@ 0x80
 80060e8:	617b      	str	r3, [r7, #20]
 80060ea:	e035      	b.n	8006158 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	2b02      	cmp	r3, #2
 80060f2:	d107      	bne.n	8006104 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060f4:	4b63      	ldr	r3, [pc, #396]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d115      	bne.n	800612c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e0b9      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d107      	bne.n	800611c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800610c:	4b5d      	ldr	r3, [pc, #372]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0302 	and.w	r3, r3, #2
 8006114:	2b00      	cmp	r3, #0
 8006116:	d109      	bne.n	800612c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e0ad      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800611c:	4b59      	ldr	r3, [pc, #356]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006124:	2b00      	cmp	r3, #0
 8006126:	d101      	bne.n	800612c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e0a5      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800612c:	f000 f8b4 	bl	8006298 <HAL_RCC_GetSysClockFreq>
 8006130:	4603      	mov	r3, r0
 8006132:	4a55      	ldr	r2, [pc, #340]	@ (8006288 <HAL_RCC_ClockConfig+0x264>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d90f      	bls.n	8006158 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006138:	4b52      	ldr	r3, [pc, #328]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d109      	bne.n	8006158 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006144:	4b4f      	ldr	r3, [pc, #316]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800614c:	4a4d      	ldr	r2, [pc, #308]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800614e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006152:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006154:	2380      	movs	r3, #128	@ 0x80
 8006156:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006158:	4b4a      	ldr	r3, [pc, #296]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f023 0203 	bic.w	r2, r3, #3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	4947      	ldr	r1, [pc, #284]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006166:	4313      	orrs	r3, r2
 8006168:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800616a:	f7fc fe5d 	bl	8002e28 <HAL_GetTick>
 800616e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006170:	e00a      	b.n	8006188 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006172:	f7fc fe59 	bl	8002e28 <HAL_GetTick>
 8006176:	4602      	mov	r2, r0
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	1ad3      	subs	r3, r2, r3
 800617c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006180:	4293      	cmp	r3, r2
 8006182:	d901      	bls.n	8006188 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e077      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006188:	4b3e      	ldr	r3, [pc, #248]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f003 020c 	and.w	r2, r3, #12
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	429a      	cmp	r2, r3
 8006198:	d1eb      	bne.n	8006172 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2b80      	cmp	r3, #128	@ 0x80
 800619e:	d105      	bne.n	80061ac <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80061a0:	4b38      	ldr	r3, [pc, #224]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	4a37      	ldr	r2, [pc, #220]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80061a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061aa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d010      	beq.n	80061da <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	4b31      	ldr	r3, [pc, #196]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d208      	bcs.n	80061da <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061c8:	4b2e      	ldr	r3, [pc, #184]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	492b      	ldr	r1, [pc, #172]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061da:	4b29      	ldr	r3, [pc, #164]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 030f 	and.w	r3, r3, #15
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d210      	bcs.n	800620a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061e8:	4b25      	ldr	r3, [pc, #148]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f023 020f 	bic.w	r2, r3, #15
 80061f0:	4923      	ldr	r1, [pc, #140]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061f8:	4b21      	ldr	r3, [pc, #132]	@ (8006280 <HAL_RCC_ClockConfig+0x25c>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 030f 	and.w	r3, r3, #15
 8006200:	683a      	ldr	r2, [r7, #0]
 8006202:	429a      	cmp	r2, r3
 8006204:	d001      	beq.n	800620a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e036      	b.n	8006278 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 0304 	and.w	r3, r3, #4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d008      	beq.n	8006228 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006216:	4b1b      	ldr	r3, [pc, #108]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	4918      	ldr	r1, [pc, #96]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006224:	4313      	orrs	r3, r2
 8006226:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0308 	and.w	r3, r3, #8
 8006230:	2b00      	cmp	r3, #0
 8006232:	d009      	beq.n	8006248 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006234:	4b13      	ldr	r3, [pc, #76]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	691b      	ldr	r3, [r3, #16]
 8006240:	00db      	lsls	r3, r3, #3
 8006242:	4910      	ldr	r1, [pc, #64]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006244:	4313      	orrs	r3, r2
 8006246:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006248:	f000 f826 	bl	8006298 <HAL_RCC_GetSysClockFreq>
 800624c:	4602      	mov	r2, r0
 800624e:	4b0d      	ldr	r3, [pc, #52]	@ (8006284 <HAL_RCC_ClockConfig+0x260>)
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	091b      	lsrs	r3, r3, #4
 8006254:	f003 030f 	and.w	r3, r3, #15
 8006258:	490c      	ldr	r1, [pc, #48]	@ (800628c <HAL_RCC_ClockConfig+0x268>)
 800625a:	5ccb      	ldrb	r3, [r1, r3]
 800625c:	f003 031f 	and.w	r3, r3, #31
 8006260:	fa22 f303 	lsr.w	r3, r2, r3
 8006264:	4a0a      	ldr	r2, [pc, #40]	@ (8006290 <HAL_RCC_ClockConfig+0x26c>)
 8006266:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006268:	4b0a      	ldr	r3, [pc, #40]	@ (8006294 <HAL_RCC_ClockConfig+0x270>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4618      	mov	r0, r3
 800626e:	f7fc fd8b 	bl	8002d88 <HAL_InitTick>
 8006272:	4603      	mov	r3, r0
 8006274:	73fb      	strb	r3, [r7, #15]

  return status;
 8006276:	7bfb      	ldrb	r3, [r7, #15]
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	40022000 	.word	0x40022000
 8006284:	40021000 	.word	0x40021000
 8006288:	04c4b400 	.word	0x04c4b400
 800628c:	0800a1d4 	.word	0x0800a1d4
 8006290:	2004000c 	.word	0x2004000c
 8006294:	20040014 	.word	0x20040014

08006298 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006298:	b480      	push	{r7}
 800629a:	b089      	sub	sp, #36	@ 0x24
 800629c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800629e:	2300      	movs	r3, #0
 80062a0:	61fb      	str	r3, [r7, #28]
 80062a2:	2300      	movs	r3, #0
 80062a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062a6:	4b3e      	ldr	r3, [pc, #248]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f003 030c 	and.w	r3, r3, #12
 80062ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062b0:	4b3b      	ldr	r3, [pc, #236]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	f003 0303 	and.w	r3, r3, #3
 80062b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d005      	beq.n	80062cc <HAL_RCC_GetSysClockFreq+0x34>
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	2b0c      	cmp	r3, #12
 80062c4:	d121      	bne.n	800630a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d11e      	bne.n	800630a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80062cc:	4b34      	ldr	r3, [pc, #208]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 0308 	and.w	r3, r3, #8
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d107      	bne.n	80062e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80062d8:	4b31      	ldr	r3, [pc, #196]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80062da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062de:	0a1b      	lsrs	r3, r3, #8
 80062e0:	f003 030f 	and.w	r3, r3, #15
 80062e4:	61fb      	str	r3, [r7, #28]
 80062e6:	e005      	b.n	80062f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80062e8:	4b2d      	ldr	r3, [pc, #180]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	091b      	lsrs	r3, r3, #4
 80062ee:	f003 030f 	and.w	r3, r3, #15
 80062f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80062f4:	4a2b      	ldr	r2, [pc, #172]	@ (80063a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d10d      	bne.n	8006320 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006308:	e00a      	b.n	8006320 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	2b04      	cmp	r3, #4
 800630e:	d102      	bne.n	8006316 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006310:	4b25      	ldr	r3, [pc, #148]	@ (80063a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006312:	61bb      	str	r3, [r7, #24]
 8006314:	e004      	b.n	8006320 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	2b08      	cmp	r3, #8
 800631a:	d101      	bne.n	8006320 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800631c:	4b23      	ldr	r3, [pc, #140]	@ (80063ac <HAL_RCC_GetSysClockFreq+0x114>)
 800631e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	2b0c      	cmp	r3, #12
 8006324:	d134      	bne.n	8006390 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006326:	4b1e      	ldr	r3, [pc, #120]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	f003 0303 	and.w	r3, r3, #3
 800632e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	2b02      	cmp	r3, #2
 8006334:	d003      	beq.n	800633e <HAL_RCC_GetSysClockFreq+0xa6>
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	2b03      	cmp	r3, #3
 800633a:	d003      	beq.n	8006344 <HAL_RCC_GetSysClockFreq+0xac>
 800633c:	e005      	b.n	800634a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800633e:	4b1a      	ldr	r3, [pc, #104]	@ (80063a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006340:	617b      	str	r3, [r7, #20]
      break;
 8006342:	e005      	b.n	8006350 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006344:	4b19      	ldr	r3, [pc, #100]	@ (80063ac <HAL_RCC_GetSysClockFreq+0x114>)
 8006346:	617b      	str	r3, [r7, #20]
      break;
 8006348:	e002      	b.n	8006350 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	617b      	str	r3, [r7, #20]
      break;
 800634e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006350:	4b13      	ldr	r3, [pc, #76]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	091b      	lsrs	r3, r3, #4
 8006356:	f003 030f 	and.w	r3, r3, #15
 800635a:	3301      	adds	r3, #1
 800635c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800635e:	4b10      	ldr	r3, [pc, #64]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	0a1b      	lsrs	r3, r3, #8
 8006364:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	fb03 f202 	mul.w	r2, r3, r2
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	fbb2 f3f3 	udiv	r3, r2, r3
 8006374:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006376:	4b0a      	ldr	r3, [pc, #40]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	0e5b      	lsrs	r3, r3, #25
 800637c:	f003 0303 	and.w	r3, r3, #3
 8006380:	3301      	adds	r3, #1
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	fbb2 f3f3 	udiv	r3, r2, r3
 800638e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006390:	69bb      	ldr	r3, [r7, #24]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3724      	adds	r7, #36	@ 0x24
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop
 80063a0:	40021000 	.word	0x40021000
 80063a4:	0800a1ec 	.word	0x0800a1ec
 80063a8:	00f42400 	.word	0x00f42400
 80063ac:	007a1200 	.word	0x007a1200

080063b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063b0:	b480      	push	{r7}
 80063b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063b4:	4b03      	ldr	r3, [pc, #12]	@ (80063c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80063b6:	681b      	ldr	r3, [r3, #0]
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop
 80063c4:	2004000c 	.word	0x2004000c

080063c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80063cc:	f7ff fff0 	bl	80063b0 <HAL_RCC_GetHCLKFreq>
 80063d0:	4602      	mov	r2, r0
 80063d2:	4b06      	ldr	r3, [pc, #24]	@ (80063ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	0a1b      	lsrs	r3, r3, #8
 80063d8:	f003 0307 	and.w	r3, r3, #7
 80063dc:	4904      	ldr	r1, [pc, #16]	@ (80063f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80063de:	5ccb      	ldrb	r3, [r1, r3]
 80063e0:	f003 031f 	and.w	r3, r3, #31
 80063e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	40021000 	.word	0x40021000
 80063f0:	0800a1e4 	.word	0x0800a1e4

080063f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80063f8:	f7ff ffda 	bl	80063b0 <HAL_RCC_GetHCLKFreq>
 80063fc:	4602      	mov	r2, r0
 80063fe:	4b06      	ldr	r3, [pc, #24]	@ (8006418 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	0adb      	lsrs	r3, r3, #11
 8006404:	f003 0307 	and.w	r3, r3, #7
 8006408:	4904      	ldr	r1, [pc, #16]	@ (800641c <HAL_RCC_GetPCLK2Freq+0x28>)
 800640a:	5ccb      	ldrb	r3, [r1, r3]
 800640c:	f003 031f 	and.w	r3, r3, #31
 8006410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006414:	4618      	mov	r0, r3
 8006416:	bd80      	pop	{r7, pc}
 8006418:	40021000 	.word	0x40021000
 800641c:	0800a1e4 	.word	0x0800a1e4

08006420 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006428:	2300      	movs	r3, #0
 800642a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800642c:	4b27      	ldr	r3, [pc, #156]	@ (80064cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800642e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006430:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006434:	2b00      	cmp	r3, #0
 8006436:	d003      	beq.n	8006440 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006438:	f7ff f906 	bl	8005648 <HAL_PWREx_GetVoltageRange>
 800643c:	6178      	str	r0, [r7, #20]
 800643e:	e014      	b.n	800646a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006440:	4b22      	ldr	r3, [pc, #136]	@ (80064cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006444:	4a21      	ldr	r2, [pc, #132]	@ (80064cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800644a:	6593      	str	r3, [r2, #88]	@ 0x58
 800644c:	4b1f      	ldr	r3, [pc, #124]	@ (80064cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800644e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006454:	60fb      	str	r3, [r7, #12]
 8006456:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006458:	f7ff f8f6 	bl	8005648 <HAL_PWREx_GetVoltageRange>
 800645c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800645e:	4b1b      	ldr	r3, [pc, #108]	@ (80064cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006462:	4a1a      	ldr	r2, [pc, #104]	@ (80064cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006464:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006468:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006470:	d10b      	bne.n	800648a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b80      	cmp	r3, #128	@ 0x80
 8006476:	d913      	bls.n	80064a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2ba0      	cmp	r3, #160	@ 0xa0
 800647c:	d902      	bls.n	8006484 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800647e:	2302      	movs	r3, #2
 8006480:	613b      	str	r3, [r7, #16]
 8006482:	e00d      	b.n	80064a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006484:	2301      	movs	r3, #1
 8006486:	613b      	str	r3, [r7, #16]
 8006488:	e00a      	b.n	80064a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b7f      	cmp	r3, #127	@ 0x7f
 800648e:	d902      	bls.n	8006496 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006490:	2302      	movs	r3, #2
 8006492:	613b      	str	r3, [r7, #16]
 8006494:	e004      	b.n	80064a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2b70      	cmp	r3, #112	@ 0x70
 800649a:	d101      	bne.n	80064a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800649c:	2301      	movs	r3, #1
 800649e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80064a0:	4b0b      	ldr	r3, [pc, #44]	@ (80064d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f023 020f 	bic.w	r2, r3, #15
 80064a8:	4909      	ldr	r1, [pc, #36]	@ (80064d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80064b0:	4b07      	ldr	r3, [pc, #28]	@ (80064d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 030f 	and.w	r3, r3, #15
 80064b8:	693a      	ldr	r2, [r7, #16]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d001      	beq.n	80064c2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e000      	b.n	80064c4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3718      	adds	r7, #24
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	40021000 	.word	0x40021000
 80064d0:	40022000 	.word	0x40022000

080064d4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b087      	sub	sp, #28
 80064d8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80064da:	4b2d      	ldr	r3, [pc, #180]	@ (8006590 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064dc:	68db      	ldr	r3, [r3, #12]
 80064de:	f003 0303 	and.w	r3, r3, #3
 80064e2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2b03      	cmp	r3, #3
 80064e8:	d00b      	beq.n	8006502 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d825      	bhi.n	800653c <RCC_GetSysClockFreqFromPLLSource+0x68>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d008      	beq.n	8006508 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d11f      	bne.n	800653c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80064fc:	4b25      	ldr	r3, [pc, #148]	@ (8006594 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80064fe:	613b      	str	r3, [r7, #16]
    break;
 8006500:	e01f      	b.n	8006542 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006502:	4b25      	ldr	r3, [pc, #148]	@ (8006598 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006504:	613b      	str	r3, [r7, #16]
    break;
 8006506:	e01c      	b.n	8006542 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006508:	4b21      	ldr	r3, [pc, #132]	@ (8006590 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0308 	and.w	r3, r3, #8
 8006510:	2b00      	cmp	r3, #0
 8006512:	d107      	bne.n	8006524 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006514:	4b1e      	ldr	r3, [pc, #120]	@ (8006590 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006516:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800651a:	0a1b      	lsrs	r3, r3, #8
 800651c:	f003 030f 	and.w	r3, r3, #15
 8006520:	617b      	str	r3, [r7, #20]
 8006522:	e005      	b.n	8006530 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006524:	4b1a      	ldr	r3, [pc, #104]	@ (8006590 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	091b      	lsrs	r3, r3, #4
 800652a:	f003 030f 	and.w	r3, r3, #15
 800652e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006530:	4a1a      	ldr	r2, [pc, #104]	@ (800659c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006538:	613b      	str	r3, [r7, #16]
    break;
 800653a:	e002      	b.n	8006542 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800653c:	2300      	movs	r3, #0
 800653e:	613b      	str	r3, [r7, #16]
    break;
 8006540:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006542:	4b13      	ldr	r3, [pc, #76]	@ (8006590 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	091b      	lsrs	r3, r3, #4
 8006548:	f003 030f 	and.w	r3, r3, #15
 800654c:	3301      	adds	r3, #1
 800654e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006550:	4b0f      	ldr	r3, [pc, #60]	@ (8006590 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	0a1b      	lsrs	r3, r3, #8
 8006556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	fb03 f202 	mul.w	r2, r3, r2
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	fbb2 f3f3 	udiv	r3, r2, r3
 8006566:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006568:	4b09      	ldr	r3, [pc, #36]	@ (8006590 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	0e5b      	lsrs	r3, r3, #25
 800656e:	f003 0303 	and.w	r3, r3, #3
 8006572:	3301      	adds	r3, #1
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006580:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006582:	683b      	ldr	r3, [r7, #0]
}
 8006584:	4618      	mov	r0, r3
 8006586:	371c      	adds	r7, #28
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr
 8006590:	40021000 	.word	0x40021000
 8006594:	00f42400 	.word	0x00f42400
 8006598:	007a1200 	.word	0x007a1200
 800659c:	0800a1ec 	.word	0x0800a1ec

080065a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80065a8:	2300      	movs	r3, #0
 80065aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80065ac:	2300      	movs	r3, #0
 80065ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d040      	beq.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065c0:	2b80      	cmp	r3, #128	@ 0x80
 80065c2:	d02a      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80065c4:	2b80      	cmp	r3, #128	@ 0x80
 80065c6:	d825      	bhi.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80065c8:	2b60      	cmp	r3, #96	@ 0x60
 80065ca:	d026      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80065cc:	2b60      	cmp	r3, #96	@ 0x60
 80065ce:	d821      	bhi.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80065d0:	2b40      	cmp	r3, #64	@ 0x40
 80065d2:	d006      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80065d4:	2b40      	cmp	r3, #64	@ 0x40
 80065d6:	d81d      	bhi.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d009      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80065dc:	2b20      	cmp	r3, #32
 80065de:	d010      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80065e0:	e018      	b.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80065e2:	4b89      	ldr	r3, [pc, #548]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	4a88      	ldr	r2, [pc, #544]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065ec:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80065ee:	e015      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	3304      	adds	r3, #4
 80065f4:	2100      	movs	r1, #0
 80065f6:	4618      	mov	r0, r3
 80065f8:	f000 fb02 	bl	8006c00 <RCCEx_PLLSAI1_Config>
 80065fc:	4603      	mov	r3, r0
 80065fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006600:	e00c      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	3320      	adds	r3, #32
 8006606:	2100      	movs	r1, #0
 8006608:	4618      	mov	r0, r3
 800660a:	f000 fbed 	bl	8006de8 <RCCEx_PLLSAI2_Config>
 800660e:	4603      	mov	r3, r0
 8006610:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006612:	e003      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	74fb      	strb	r3, [r7, #19]
      break;
 8006618:	e000      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800661a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800661c:	7cfb      	ldrb	r3, [r7, #19]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10b      	bne.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006622:	4b79      	ldr	r3, [pc, #484]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006624:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006628:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006630:	4975      	ldr	r1, [pc, #468]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006632:	4313      	orrs	r3, r2
 8006634:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006638:	e001      	b.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663a:	7cfb      	ldrb	r3, [r7, #19]
 800663c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d047      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800664e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006652:	d030      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006658:	d82a      	bhi.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800665a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800665e:	d02a      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006660:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006664:	d824      	bhi.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800666a:	d008      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800666c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006670:	d81e      	bhi.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800667a:	d010      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800667c:	e018      	b.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800667e:	4b62      	ldr	r3, [pc, #392]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	4a61      	ldr	r2, [pc, #388]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006688:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800668a:	e015      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	3304      	adds	r3, #4
 8006690:	2100      	movs	r1, #0
 8006692:	4618      	mov	r0, r3
 8006694:	f000 fab4 	bl	8006c00 <RCCEx_PLLSAI1_Config>
 8006698:	4603      	mov	r3, r0
 800669a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800669c:	e00c      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	3320      	adds	r3, #32
 80066a2:	2100      	movs	r1, #0
 80066a4:	4618      	mov	r0, r3
 80066a6:	f000 fb9f 	bl	8006de8 <RCCEx_PLLSAI2_Config>
 80066aa:	4603      	mov	r3, r0
 80066ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80066ae:	e003      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	74fb      	strb	r3, [r7, #19]
      break;
 80066b4:	e000      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80066b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066b8:	7cfb      	ldrb	r3, [r7, #19]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d10b      	bne.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80066be:	4b52      	ldr	r3, [pc, #328]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066cc:	494e      	ldr	r1, [pc, #312]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80066d4:	e001      	b.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d6:	7cfb      	ldrb	r3, [r7, #19]
 80066d8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f000 809f 	beq.w	8006826 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066e8:	2300      	movs	r3, #0
 80066ea:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80066ec:	4b46      	ldr	r3, [pc, #280]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d101      	bne.n	80066fc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80066f8:	2301      	movs	r3, #1
 80066fa:	e000      	b.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80066fc:	2300      	movs	r3, #0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00d      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006702:	4b41      	ldr	r3, [pc, #260]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006706:	4a40      	ldr	r2, [pc, #256]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800670c:	6593      	str	r3, [r2, #88]	@ 0x58
 800670e:	4b3e      	ldr	r3, [pc, #248]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006716:	60bb      	str	r3, [r7, #8]
 8006718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800671a:	2301      	movs	r3, #1
 800671c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800671e:	4b3b      	ldr	r3, [pc, #236]	@ (800680c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a3a      	ldr	r2, [pc, #232]	@ (800680c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006728:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800672a:	f7fc fb7d 	bl	8002e28 <HAL_GetTick>
 800672e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006730:	e009      	b.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006732:	f7fc fb79 	bl	8002e28 <HAL_GetTick>
 8006736:	4602      	mov	r2, r0
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	2b02      	cmp	r3, #2
 800673e:	d902      	bls.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	74fb      	strb	r3, [r7, #19]
        break;
 8006744:	e005      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006746:	4b31      	ldr	r3, [pc, #196]	@ (800680c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800674e:	2b00      	cmp	r3, #0
 8006750:	d0ef      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006752:	7cfb      	ldrb	r3, [r7, #19]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d15b      	bne.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006758:	4b2b      	ldr	r3, [pc, #172]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800675a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800675e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006762:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d01f      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006770:	697a      	ldr	r2, [r7, #20]
 8006772:	429a      	cmp	r2, r3
 8006774:	d019      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006776:	4b24      	ldr	r3, [pc, #144]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800677c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006780:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006782:	4b21      	ldr	r3, [pc, #132]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006788:	4a1f      	ldr	r2, [pc, #124]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800678a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800678e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006792:	4b1d      	ldr	r3, [pc, #116]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006798:	4a1b      	ldr	r2, [pc, #108]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800679a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800679e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80067a2:	4a19      	ldr	r2, [pc, #100]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f003 0301 	and.w	r3, r3, #1
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d016      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b4:	f7fc fb38 	bl	8002e28 <HAL_GetTick>
 80067b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067ba:	e00b      	b.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067bc:	f7fc fb34 	bl	8002e28 <HAL_GetTick>
 80067c0:	4602      	mov	r2, r0
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	1ad3      	subs	r3, r2, r3
 80067c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d902      	bls.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	74fb      	strb	r3, [r7, #19]
            break;
 80067d2:	e006      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067da:	f003 0302 	and.w	r3, r3, #2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d0ec      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80067e2:	7cfb      	ldrb	r3, [r7, #19]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10c      	bne.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067e8:	4b07      	ldr	r3, [pc, #28]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f8:	4903      	ldr	r1, [pc, #12]	@ (8006808 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067fa:	4313      	orrs	r3, r2
 80067fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006800:	e008      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006802:	7cfb      	ldrb	r3, [r7, #19]
 8006804:	74bb      	strb	r3, [r7, #18]
 8006806:	e005      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006808:	40021000 	.word	0x40021000
 800680c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006810:	7cfb      	ldrb	r3, [r7, #19]
 8006812:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006814:	7c7b      	ldrb	r3, [r7, #17]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d105      	bne.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800681a:	4ba0      	ldr	r3, [pc, #640]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800681c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800681e:	4a9f      	ldr	r2, [pc, #636]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006820:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006824:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00a      	beq.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006832:	4b9a      	ldr	r3, [pc, #616]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006838:	f023 0203 	bic.w	r2, r3, #3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006840:	4996      	ldr	r1, [pc, #600]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006842:	4313      	orrs	r3, r2
 8006844:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00a      	beq.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006854:	4b91      	ldr	r3, [pc, #580]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685a:	f023 020c 	bic.w	r2, r3, #12
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006862:	498e      	ldr	r1, [pc, #568]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006864:	4313      	orrs	r3, r2
 8006866:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0304 	and.w	r3, r3, #4
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00a      	beq.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006876:	4b89      	ldr	r3, [pc, #548]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800687c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006884:	4985      	ldr	r1, [pc, #532]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006886:	4313      	orrs	r3, r2
 8006888:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0308 	and.w	r3, r3, #8
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00a      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006898:	4b80      	ldr	r3, [pc, #512]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800689a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800689e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068a6:	497d      	ldr	r1, [pc, #500]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068a8:	4313      	orrs	r3, r2
 80068aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0310 	and.w	r3, r3, #16
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00a      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80068ba:	4b78      	ldr	r3, [pc, #480]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068c8:	4974      	ldr	r1, [pc, #464]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0320 	and.w	r3, r3, #32
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00a      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80068dc:	4b6f      	ldr	r3, [pc, #444]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ea:	496c      	ldr	r1, [pc, #432]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00a      	beq.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80068fe:	4b67      	ldr	r3, [pc, #412]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006904:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800690c:	4963      	ldr	r1, [pc, #396]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800690e:	4313      	orrs	r3, r2
 8006910:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00a      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006920:	4b5e      	ldr	r3, [pc, #376]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006926:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800692e:	495b      	ldr	r1, [pc, #364]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006930:	4313      	orrs	r3, r2
 8006932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00a      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006942:	4b56      	ldr	r3, [pc, #344]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006948:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006950:	4952      	ldr	r1, [pc, #328]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006952:	4313      	orrs	r3, r2
 8006954:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00a      	beq.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006964:	4b4d      	ldr	r3, [pc, #308]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800696a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006972:	494a      	ldr	r1, [pc, #296]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006974:	4313      	orrs	r3, r2
 8006976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00a      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006986:	4b45      	ldr	r3, [pc, #276]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800698c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006994:	4941      	ldr	r1, [pc, #260]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006996:	4313      	orrs	r3, r2
 8006998:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00a      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80069a8:	4b3c      	ldr	r3, [pc, #240]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069ae:	f023 0203 	bic.w	r2, r3, #3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069b6:	4939      	ldr	r1, [pc, #228]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d028      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80069ca:	4b34      	ldr	r3, [pc, #208]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069d8:	4930      	ldr	r1, [pc, #192]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069e8:	d106      	bne.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069ea:	4b2c      	ldr	r3, [pc, #176]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	4a2b      	ldr	r2, [pc, #172]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069f4:	60d3      	str	r3, [r2, #12]
 80069f6:	e011      	b.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a00:	d10c      	bne.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	3304      	adds	r3, #4
 8006a06:	2101      	movs	r1, #1
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f000 f8f9 	bl	8006c00 <RCCEx_PLLSAI1_Config>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006a12:	7cfb      	ldrb	r3, [r7, #19]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d001      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006a18:	7cfb      	ldrb	r3, [r7, #19]
 8006a1a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d04d      	beq.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a30:	d108      	bne.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006a32:	4b1a      	ldr	r3, [pc, #104]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a34:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a38:	4a18      	ldr	r2, [pc, #96]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a3e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006a42:	e012      	b.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006a44:	4b15      	ldr	r3, [pc, #84]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a4a:	4a14      	ldr	r2, [pc, #80]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a50:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006a54:	4b11      	ldr	r3, [pc, #68]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a62:	490e      	ldr	r1, [pc, #56]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a72:	d106      	bne.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a74:	4b09      	ldr	r3, [pc, #36]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	4a08      	ldr	r2, [pc, #32]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a7e:	60d3      	str	r3, [r2, #12]
 8006a80:	e020      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a8a:	d109      	bne.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a8c:	4b03      	ldr	r3, [pc, #12]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	4a02      	ldr	r2, [pc, #8]	@ (8006a9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a96:	60d3      	str	r3, [r2, #12]
 8006a98:	e014      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006a9a:	bf00      	nop
 8006a9c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006aa4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006aa8:	d10c      	bne.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	3304      	adds	r3, #4
 8006aae:	2101      	movs	r1, #1
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f000 f8a5 	bl	8006c00 <RCCEx_PLLSAI1_Config>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006aba:	7cfb      	ldrb	r3, [r7, #19]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d001      	beq.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006ac0:	7cfb      	ldrb	r3, [r7, #19]
 8006ac2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d028      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ad0:	4b4a      	ldr	r3, [pc, #296]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ad6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ade:	4947      	ldr	r1, [pc, #284]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006aea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006aee:	d106      	bne.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006af0:	4b42      	ldr	r3, [pc, #264]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	4a41      	ldr	r2, [pc, #260]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006af6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006afa:	60d3      	str	r3, [r2, #12]
 8006afc:	e011      	b.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b06:	d10c      	bne.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	2101      	movs	r1, #1
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f000 f876 	bl	8006c00 <RCCEx_PLLSAI1_Config>
 8006b14:	4603      	mov	r3, r0
 8006b16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006b18:	7cfb      	ldrb	r3, [r7, #19]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d001      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006b1e:	7cfb      	ldrb	r3, [r7, #19]
 8006b20:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d01e      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b2e:	4b33      	ldr	r3, [pc, #204]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b34:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b3e:	492f      	ldr	r1, [pc, #188]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b40:	4313      	orrs	r3, r2
 8006b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b50:	d10c      	bne.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	3304      	adds	r3, #4
 8006b56:	2102      	movs	r1, #2
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f000 f851 	bl	8006c00 <RCCEx_PLLSAI1_Config>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006b62:	7cfb      	ldrb	r3, [r7, #19]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d001      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006b68:	7cfb      	ldrb	r3, [r7, #19]
 8006b6a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00b      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006b78:	4b20      	ldr	r3, [pc, #128]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b7e:	f023 0204 	bic.w	r2, r3, #4
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b88:	491c      	ldr	r1, [pc, #112]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d00b      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006b9c:	4b17      	ldr	r3, [pc, #92]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ba2:	f023 0218 	bic.w	r2, r3, #24
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bac:	4913      	ldr	r1, [pc, #76]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d017      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006bc6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bd0:	490a      	ldr	r1, [pc, #40]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006be2:	d105      	bne.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006be4:	4b05      	ldr	r3, [pc, #20]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	4a04      	ldr	r2, [pc, #16]	@ (8006bfc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006bf0:	7cbb      	ldrb	r3, [r7, #18]
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3718      	adds	r7, #24
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	40021000 	.word	0x40021000

08006c00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006c0e:	4b72      	ldr	r3, [pc, #456]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	f003 0303 	and.w	r3, r3, #3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00e      	beq.n	8006c38 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006c1a:	4b6f      	ldr	r3, [pc, #444]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	f003 0203 	and.w	r2, r3, #3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d103      	bne.n	8006c32 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
       ||
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d142      	bne.n	8006cb8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	73fb      	strb	r3, [r7, #15]
 8006c36:	e03f      	b.n	8006cb8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2b03      	cmp	r3, #3
 8006c3e:	d018      	beq.n	8006c72 <RCCEx_PLLSAI1_Config+0x72>
 8006c40:	2b03      	cmp	r3, #3
 8006c42:	d825      	bhi.n	8006c90 <RCCEx_PLLSAI1_Config+0x90>
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d002      	beq.n	8006c4e <RCCEx_PLLSAI1_Config+0x4e>
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d009      	beq.n	8006c60 <RCCEx_PLLSAI1_Config+0x60>
 8006c4c:	e020      	b.n	8006c90 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006c4e:	4b62      	ldr	r3, [pc, #392]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0302 	and.w	r3, r3, #2
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d11d      	bne.n	8006c96 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c5e:	e01a      	b.n	8006c96 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006c60:	4b5d      	ldr	r3, [pc, #372]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d116      	bne.n	8006c9a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c70:	e013      	b.n	8006c9a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006c72:	4b59      	ldr	r3, [pc, #356]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10f      	bne.n	8006c9e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006c7e:	4b56      	ldr	r3, [pc, #344]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d109      	bne.n	8006c9e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006c8e:	e006      	b.n	8006c9e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	73fb      	strb	r3, [r7, #15]
      break;
 8006c94:	e004      	b.n	8006ca0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006c96:	bf00      	nop
 8006c98:	e002      	b.n	8006ca0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006c9a:	bf00      	nop
 8006c9c:	e000      	b.n	8006ca0 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006c9e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006ca0:	7bfb      	ldrb	r3, [r7, #15]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d108      	bne.n	8006cb8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006ca6:	4b4c      	ldr	r3, [pc, #304]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	f023 0203 	bic.w	r2, r3, #3
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4949      	ldr	r1, [pc, #292]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006cb8:	7bfb      	ldrb	r3, [r7, #15]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f040 8086 	bne.w	8006dcc <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006cc0:	4b45      	ldr	r3, [pc, #276]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a44      	ldr	r2, [pc, #272]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006cc6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006cca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ccc:	f7fc f8ac 	bl	8002e28 <HAL_GetTick>
 8006cd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006cd2:	e009      	b.n	8006ce8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006cd4:	f7fc f8a8 	bl	8002e28 <HAL_GetTick>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	1ad3      	subs	r3, r2, r3
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	d902      	bls.n	8006ce8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	73fb      	strb	r3, [r7, #15]
        break;
 8006ce6:	e005      	b.n	8006cf4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ce8:	4b3b      	ldr	r3, [pc, #236]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1ef      	bne.n	8006cd4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006cf4:	7bfb      	ldrb	r3, [r7, #15]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d168      	bne.n	8006dcc <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d113      	bne.n	8006d28 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006d00:	4b35      	ldr	r3, [pc, #212]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d02:	691a      	ldr	r2, [r3, #16]
 8006d04:	4b35      	ldr	r3, [pc, #212]	@ (8006ddc <RCCEx_PLLSAI1_Config+0x1dc>)
 8006d06:	4013      	ands	r3, r2
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	6892      	ldr	r2, [r2, #8]
 8006d0c:	0211      	lsls	r1, r2, #8
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	68d2      	ldr	r2, [r2, #12]
 8006d12:	06d2      	lsls	r2, r2, #27
 8006d14:	4311      	orrs	r1, r2
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	6852      	ldr	r2, [r2, #4]
 8006d1a:	3a01      	subs	r2, #1
 8006d1c:	0112      	lsls	r2, r2, #4
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	492d      	ldr	r1, [pc, #180]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d22:	4313      	orrs	r3, r2
 8006d24:	610b      	str	r3, [r1, #16]
 8006d26:	e02d      	b.n	8006d84 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d115      	bne.n	8006d5a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d30:	691a      	ldr	r2, [r3, #16]
 8006d32:	4b2b      	ldr	r3, [pc, #172]	@ (8006de0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006d34:	4013      	ands	r3, r2
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	6892      	ldr	r2, [r2, #8]
 8006d3a:	0211      	lsls	r1, r2, #8
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6912      	ldr	r2, [r2, #16]
 8006d40:	0852      	lsrs	r2, r2, #1
 8006d42:	3a01      	subs	r2, #1
 8006d44:	0552      	lsls	r2, r2, #21
 8006d46:	4311      	orrs	r1, r2
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	6852      	ldr	r2, [r2, #4]
 8006d4c:	3a01      	subs	r2, #1
 8006d4e:	0112      	lsls	r2, r2, #4
 8006d50:	430a      	orrs	r2, r1
 8006d52:	4921      	ldr	r1, [pc, #132]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d54:	4313      	orrs	r3, r2
 8006d56:	610b      	str	r3, [r1, #16]
 8006d58:	e014      	b.n	8006d84 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d5c:	691a      	ldr	r2, [r3, #16]
 8006d5e:	4b21      	ldr	r3, [pc, #132]	@ (8006de4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006d60:	4013      	ands	r3, r2
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	6892      	ldr	r2, [r2, #8]
 8006d66:	0211      	lsls	r1, r2, #8
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6952      	ldr	r2, [r2, #20]
 8006d6c:	0852      	lsrs	r2, r2, #1
 8006d6e:	3a01      	subs	r2, #1
 8006d70:	0652      	lsls	r2, r2, #25
 8006d72:	4311      	orrs	r1, r2
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6852      	ldr	r2, [r2, #4]
 8006d78:	3a01      	subs	r2, #1
 8006d7a:	0112      	lsls	r2, r2, #4
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	4916      	ldr	r1, [pc, #88]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006d84:	4b14      	ldr	r3, [pc, #80]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a13      	ldr	r2, [pc, #76]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006d8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d90:	f7fc f84a 	bl	8002e28 <HAL_GetTick>
 8006d94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006d96:	e009      	b.n	8006dac <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006d98:	f7fc f846 	bl	8002e28 <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d902      	bls.n	8006dac <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006da6:	2303      	movs	r3, #3
 8006da8:	73fb      	strb	r3, [r7, #15]
          break;
 8006daa:	e005      	b.n	8006db8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006dac:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d0ef      	beq.n	8006d98 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d106      	bne.n	8006dcc <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006dbe:	4b06      	ldr	r3, [pc, #24]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dc0:	691a      	ldr	r2, [r3, #16]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	4904      	ldr	r1, [pc, #16]	@ (8006dd8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40021000 	.word	0x40021000
 8006ddc:	07ff800f 	.word	0x07ff800f
 8006de0:	ff9f800f 	.word	0xff9f800f
 8006de4:	f9ff800f 	.word	0xf9ff800f

08006de8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006df2:	2300      	movs	r3, #0
 8006df4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006df6:	4b72      	ldr	r3, [pc, #456]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	f003 0303 	and.w	r3, r3, #3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d00e      	beq.n	8006e20 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006e02:	4b6f      	ldr	r3, [pc, #444]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f003 0203 	and.w	r2, r3, #3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d103      	bne.n	8006e1a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
       ||
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d142      	bne.n	8006ea0 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	73fb      	strb	r3, [r7, #15]
 8006e1e:	e03f      	b.n	8006ea0 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b03      	cmp	r3, #3
 8006e26:	d018      	beq.n	8006e5a <RCCEx_PLLSAI2_Config+0x72>
 8006e28:	2b03      	cmp	r3, #3
 8006e2a:	d825      	bhi.n	8006e78 <RCCEx_PLLSAI2_Config+0x90>
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d002      	beq.n	8006e36 <RCCEx_PLLSAI2_Config+0x4e>
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d009      	beq.n	8006e48 <RCCEx_PLLSAI2_Config+0x60>
 8006e34:	e020      	b.n	8006e78 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006e36:	4b62      	ldr	r3, [pc, #392]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0302 	and.w	r3, r3, #2
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d11d      	bne.n	8006e7e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e46:	e01a      	b.n	8006e7e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006e48:	4b5d      	ldr	r3, [pc, #372]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d116      	bne.n	8006e82 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e58:	e013      	b.n	8006e82 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006e5a:	4b59      	ldr	r3, [pc, #356]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d10f      	bne.n	8006e86 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006e66:	4b56      	ldr	r3, [pc, #344]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d109      	bne.n	8006e86 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006e76:	e006      	b.n	8006e86 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e7c:	e004      	b.n	8006e88 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006e7e:	bf00      	nop
 8006e80:	e002      	b.n	8006e88 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006e82:	bf00      	nop
 8006e84:	e000      	b.n	8006e88 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006e86:	bf00      	nop
    }

    if(status == HAL_OK)
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d108      	bne.n	8006ea0 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006e8e:	4b4c      	ldr	r3, [pc, #304]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	f023 0203 	bic.w	r2, r3, #3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4949      	ldr	r1, [pc, #292]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006ea0:	7bfb      	ldrb	r3, [r7, #15]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f040 8086 	bne.w	8006fb4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006ea8:	4b45      	ldr	r3, [pc, #276]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a44      	ldr	r2, [pc, #272]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006eae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006eb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eb4:	f7fb ffb8 	bl	8002e28 <HAL_GetTick>
 8006eb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006eba:	e009      	b.n	8006ed0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006ebc:	f7fb ffb4 	bl	8002e28 <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d902      	bls.n	8006ed0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	73fb      	strb	r3, [r7, #15]
        break;
 8006ece:	e005      	b.n	8006edc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1ef      	bne.n	8006ebc <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006edc:	7bfb      	ldrb	r3, [r7, #15]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d168      	bne.n	8006fb4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d113      	bne.n	8006f10 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006ee8:	4b35      	ldr	r3, [pc, #212]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006eea:	695a      	ldr	r2, [r3, #20]
 8006eec:	4b35      	ldr	r3, [pc, #212]	@ (8006fc4 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006eee:	4013      	ands	r3, r2
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	6892      	ldr	r2, [r2, #8]
 8006ef4:	0211      	lsls	r1, r2, #8
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	68d2      	ldr	r2, [r2, #12]
 8006efa:	06d2      	lsls	r2, r2, #27
 8006efc:	4311      	orrs	r1, r2
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	6852      	ldr	r2, [r2, #4]
 8006f02:	3a01      	subs	r2, #1
 8006f04:	0112      	lsls	r2, r2, #4
 8006f06:	430a      	orrs	r2, r1
 8006f08:	492d      	ldr	r1, [pc, #180]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	614b      	str	r3, [r1, #20]
 8006f0e:	e02d      	b.n	8006f6c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d115      	bne.n	8006f42 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006f16:	4b2a      	ldr	r3, [pc, #168]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f18:	695a      	ldr	r2, [r3, #20]
 8006f1a:	4b2b      	ldr	r3, [pc, #172]	@ (8006fc8 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	6892      	ldr	r2, [r2, #8]
 8006f22:	0211      	lsls	r1, r2, #8
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	6912      	ldr	r2, [r2, #16]
 8006f28:	0852      	lsrs	r2, r2, #1
 8006f2a:	3a01      	subs	r2, #1
 8006f2c:	0552      	lsls	r2, r2, #21
 8006f2e:	4311      	orrs	r1, r2
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	6852      	ldr	r2, [r2, #4]
 8006f34:	3a01      	subs	r2, #1
 8006f36:	0112      	lsls	r2, r2, #4
 8006f38:	430a      	orrs	r2, r1
 8006f3a:	4921      	ldr	r1, [pc, #132]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	614b      	str	r3, [r1, #20]
 8006f40:	e014      	b.n	8006f6c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006f42:	4b1f      	ldr	r3, [pc, #124]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f44:	695a      	ldr	r2, [r3, #20]
 8006f46:	4b21      	ldr	r3, [pc, #132]	@ (8006fcc <RCCEx_PLLSAI2_Config+0x1e4>)
 8006f48:	4013      	ands	r3, r2
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	6892      	ldr	r2, [r2, #8]
 8006f4e:	0211      	lsls	r1, r2, #8
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	6952      	ldr	r2, [r2, #20]
 8006f54:	0852      	lsrs	r2, r2, #1
 8006f56:	3a01      	subs	r2, #1
 8006f58:	0652      	lsls	r2, r2, #25
 8006f5a:	4311      	orrs	r1, r2
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	6852      	ldr	r2, [r2, #4]
 8006f60:	3a01      	subs	r2, #1
 8006f62:	0112      	lsls	r2, r2, #4
 8006f64:	430a      	orrs	r2, r1
 8006f66:	4916      	ldr	r1, [pc, #88]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006f6c:	4b14      	ldr	r3, [pc, #80]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a13      	ldr	r2, [pc, #76]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f78:	f7fb ff56 	bl	8002e28 <HAL_GetTick>
 8006f7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006f7e:	e009      	b.n	8006f94 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006f80:	f7fb ff52 	bl	8002e28 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d902      	bls.n	8006f94 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	73fb      	strb	r3, [r7, #15]
          break;
 8006f92:	e005      	b.n	8006fa0 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006f94:	4b0a      	ldr	r3, [pc, #40]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d0ef      	beq.n	8006f80 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006fa0:	7bfb      	ldrb	r3, [r7, #15]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d106      	bne.n	8006fb4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006fa6:	4b06      	ldr	r3, [pc, #24]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fa8:	695a      	ldr	r2, [r3, #20]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	4904      	ldr	r1, [pc, #16]	@ (8006fc0 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3710      	adds	r7, #16
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	40021000 	.word	0x40021000
 8006fc4:	07ff800f 	.word	0x07ff800f
 8006fc8:	ff9f800f 	.word	0xff9f800f
 8006fcc:	f9ff800f 	.word	0xf9ff800f

08006fd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d101      	bne.n	8006fe2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e095      	b.n	800710e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d108      	bne.n	8006ffc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ff2:	d009      	beq.n	8007008 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	61da      	str	r2, [r3, #28]
 8006ffa:	e005      	b.n	8007008 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007014:	b2db      	uxtb	r3, r3
 8007016:	2b00      	cmp	r3, #0
 8007018:	d106      	bne.n	8007028 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7fb fb96 	bl	8002754 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800703e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007048:	d902      	bls.n	8007050 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800704a:	2300      	movs	r3, #0
 800704c:	60fb      	str	r3, [r7, #12]
 800704e:	e002      	b.n	8007056 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007050:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007054:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800705e:	d007      	beq.n	8007070 <HAL_SPI_Init+0xa0>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007068:	d002      	beq.n	8007070 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007080:	431a      	orrs	r2, r3
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	431a      	orrs	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	695b      	ldr	r3, [r3, #20]
 8007090:	f003 0301 	and.w	r3, r3, #1
 8007094:	431a      	orrs	r2, r3
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800709e:	431a      	orrs	r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	69db      	ldr	r3, [r3, #28]
 80070a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070a8:	431a      	orrs	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
 80070ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070b2:	ea42 0103 	orr.w	r1, r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	430a      	orrs	r2, r1
 80070c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	0c1b      	lsrs	r3, r3, #16
 80070cc:	f003 0204 	and.w	r2, r3, #4
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d4:	f003 0310 	and.w	r3, r3, #16
 80070d8:	431a      	orrs	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070de:	f003 0308 	and.w	r3, r3, #8
 80070e2:	431a      	orrs	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80070ec:	ea42 0103 	orr.w	r1, r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	430a      	orrs	r2, r1
 80070fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007116:	b580      	push	{r7, lr}
 8007118:	b088      	sub	sp, #32
 800711a:	af00      	add	r7, sp, #0
 800711c:	60f8      	str	r0, [r7, #12]
 800711e:	60b9      	str	r1, [r7, #8]
 8007120:	603b      	str	r3, [r7, #0]
 8007122:	4613      	mov	r3, r2
 8007124:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007126:	f7fb fe7f 	bl	8002e28 <HAL_GetTick>
 800712a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800712c:	88fb      	ldrh	r3, [r7, #6]
 800712e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007136:	b2db      	uxtb	r3, r3
 8007138:	2b01      	cmp	r3, #1
 800713a:	d001      	beq.n	8007140 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800713c:	2302      	movs	r3, #2
 800713e:	e15c      	b.n	80073fa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d002      	beq.n	800714c <HAL_SPI_Transmit+0x36>
 8007146:	88fb      	ldrh	r3, [r7, #6]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d101      	bne.n	8007150 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e154      	b.n	80073fa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007156:	2b01      	cmp	r3, #1
 8007158:	d101      	bne.n	800715e <HAL_SPI_Transmit+0x48>
 800715a:	2302      	movs	r3, #2
 800715c:	e14d      	b.n	80073fa <HAL_SPI_Transmit+0x2e4>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2203      	movs	r2, #3
 800716a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	68ba      	ldr	r2, [r7, #8]
 8007178:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	88fa      	ldrh	r2, [r7, #6]
 800717e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	88fa      	ldrh	r2, [r7, #6]
 8007184:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2200      	movs	r2, #0
 800718a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2200      	movs	r2, #0
 80071a6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071b0:	d10f      	bne.n	80071d2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071dc:	2b40      	cmp	r3, #64	@ 0x40
 80071de:	d007      	beq.n	80071f0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80071f8:	d952      	bls.n	80072a0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d002      	beq.n	8007208 <HAL_SPI_Transmit+0xf2>
 8007202:	8b7b      	ldrh	r3, [r7, #26]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d145      	bne.n	8007294 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800720c:	881a      	ldrh	r2, [r3, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007218:	1c9a      	adds	r2, r3, #2
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007222:	b29b      	uxth	r3, r3
 8007224:	3b01      	subs	r3, #1
 8007226:	b29a      	uxth	r2, r3
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800722c:	e032      	b.n	8007294 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	f003 0302 	and.w	r3, r3, #2
 8007238:	2b02      	cmp	r3, #2
 800723a:	d112      	bne.n	8007262 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007240:	881a      	ldrh	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724c:	1c9a      	adds	r2, r3, #2
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007256:	b29b      	uxth	r3, r3
 8007258:	3b01      	subs	r3, #1
 800725a:	b29a      	uxth	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007260:	e018      	b.n	8007294 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007262:	f7fb fde1 	bl	8002e28 <HAL_GetTick>
 8007266:	4602      	mov	r2, r0
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	1ad3      	subs	r3, r2, r3
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	429a      	cmp	r2, r3
 8007270:	d803      	bhi.n	800727a <HAL_SPI_Transmit+0x164>
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007278:	d102      	bne.n	8007280 <HAL_SPI_Transmit+0x16a>
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d109      	bne.n	8007294 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e0b2      	b.n	80073fa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007298:	b29b      	uxth	r3, r3
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1c7      	bne.n	800722e <HAL_SPI_Transmit+0x118>
 800729e:	e083      	b.n	80073a8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d002      	beq.n	80072ae <HAL_SPI_Transmit+0x198>
 80072a8:	8b7b      	ldrh	r3, [r7, #26]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d177      	bne.n	800739e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d912      	bls.n	80072de <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072bc:	881a      	ldrh	r2, [r3, #0]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c8:	1c9a      	adds	r2, r3, #2
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	3b02      	subs	r3, #2
 80072d6:	b29a      	uxth	r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072dc:	e05f      	b.n	800739e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	330c      	adds	r3, #12
 80072e8:	7812      	ldrb	r2, [r2, #0]
 80072ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	3b01      	subs	r3, #1
 80072fe:	b29a      	uxth	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007304:	e04b      	b.n	800739e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f003 0302 	and.w	r3, r3, #2
 8007310:	2b02      	cmp	r3, #2
 8007312:	d12b      	bne.n	800736c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007318:	b29b      	uxth	r3, r3
 800731a:	2b01      	cmp	r3, #1
 800731c:	d912      	bls.n	8007344 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007322:	881a      	ldrh	r2, [r3, #0]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732e:	1c9a      	adds	r2, r3, #2
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007338:	b29b      	uxth	r3, r3
 800733a:	3b02      	subs	r3, #2
 800733c:	b29a      	uxth	r2, r3
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007342:	e02c      	b.n	800739e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	330c      	adds	r3, #12
 800734e:	7812      	ldrb	r2, [r2, #0]
 8007350:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007356:	1c5a      	adds	r2, r3, #1
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007360:	b29b      	uxth	r3, r3
 8007362:	3b01      	subs	r3, #1
 8007364:	b29a      	uxth	r2, r3
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800736a:	e018      	b.n	800739e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800736c:	f7fb fd5c 	bl	8002e28 <HAL_GetTick>
 8007370:	4602      	mov	r2, r0
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	683a      	ldr	r2, [r7, #0]
 8007378:	429a      	cmp	r2, r3
 800737a:	d803      	bhi.n	8007384 <HAL_SPI_Transmit+0x26e>
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007382:	d102      	bne.n	800738a <HAL_SPI_Transmit+0x274>
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d109      	bne.n	800739e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2201      	movs	r2, #1
 800738e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2200      	movs	r2, #0
 8007396:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e02d      	b.n	80073fa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d1ae      	bne.n	8007306 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073a8:	69fa      	ldr	r2, [r7, #28]
 80073aa:	6839      	ldr	r1, [r7, #0]
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f000 f947 	bl	8007640 <SPI_EndRxTxTransaction>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d002      	beq.n	80073be <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2220      	movs	r2, #32
 80073bc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10a      	bne.n	80073dc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073c6:	2300      	movs	r3, #0
 80073c8:	617b      	str	r3, [r7, #20]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	617b      	str	r3, [r7, #20]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	617b      	str	r3, [r7, #20]
 80073da:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d001      	beq.n	80073f8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e000      	b.n	80073fa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80073f8:	2300      	movs	r3, #0
  }
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3720      	adds	r7, #32
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
	...

08007404 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b088      	sub	sp, #32
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	603b      	str	r3, [r7, #0]
 8007410:	4613      	mov	r3, r2
 8007412:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007414:	f7fb fd08 	bl	8002e28 <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800741c:	1a9b      	subs	r3, r3, r2
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	4413      	add	r3, r2
 8007422:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007424:	f7fb fd00 	bl	8002e28 <HAL_GetTick>
 8007428:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800742a:	4b39      	ldr	r3, [pc, #228]	@ (8007510 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	015b      	lsls	r3, r3, #5
 8007430:	0d1b      	lsrs	r3, r3, #20
 8007432:	69fa      	ldr	r2, [r7, #28]
 8007434:	fb02 f303 	mul.w	r3, r2, r3
 8007438:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800743a:	e054      	b.n	80074e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007442:	d050      	beq.n	80074e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007444:	f7fb fcf0 	bl	8002e28 <HAL_GetTick>
 8007448:	4602      	mov	r2, r0
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	69fa      	ldr	r2, [r7, #28]
 8007450:	429a      	cmp	r2, r3
 8007452:	d902      	bls.n	800745a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d13d      	bne.n	80074d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	685a      	ldr	r2, [r3, #4]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007468:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007472:	d111      	bne.n	8007498 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800747c:	d004      	beq.n	8007488 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007486:	d107      	bne.n	8007498 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007496:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800749c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074a0:	d10f      	bne.n	80074c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80074b0:	601a      	str	r2, [r3, #0]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e017      	b.n	8007506 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d101      	bne.n	80074e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80074dc:	2300      	movs	r3, #0
 80074de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	3b01      	subs	r3, #1
 80074e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	689a      	ldr	r2, [r3, #8]
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	4013      	ands	r3, r2
 80074f0:	68ba      	ldr	r2, [r7, #8]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	bf0c      	ite	eq
 80074f6:	2301      	moveq	r3, #1
 80074f8:	2300      	movne	r3, #0
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	461a      	mov	r2, r3
 80074fe:	79fb      	ldrb	r3, [r7, #7]
 8007500:	429a      	cmp	r2, r3
 8007502:	d19b      	bne.n	800743c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	3720      	adds	r7, #32
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	2004000c 	.word	0x2004000c

08007514 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b08a      	sub	sp, #40	@ 0x28
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
 8007520:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007522:	2300      	movs	r3, #0
 8007524:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007526:	f7fb fc7f 	bl	8002e28 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752e:	1a9b      	subs	r3, r3, r2
 8007530:	683a      	ldr	r2, [r7, #0]
 8007532:	4413      	add	r3, r2
 8007534:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007536:	f7fb fc77 	bl	8002e28 <HAL_GetTick>
 800753a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	330c      	adds	r3, #12
 8007542:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007544:	4b3d      	ldr	r3, [pc, #244]	@ (800763c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	4613      	mov	r3, r2
 800754a:	009b      	lsls	r3, r3, #2
 800754c:	4413      	add	r3, r2
 800754e:	00da      	lsls	r2, r3, #3
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	0d1b      	lsrs	r3, r3, #20
 8007554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007556:	fb02 f303 	mul.w	r3, r2, r3
 800755a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800755c:	e060      	b.n	8007620 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007564:	d107      	bne.n	8007576 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d104      	bne.n	8007576 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	781b      	ldrb	r3, [r3, #0]
 8007570:	b2db      	uxtb	r3, r3
 8007572:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007574:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800757c:	d050      	beq.n	8007620 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800757e:	f7fb fc53 	bl	8002e28 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	6a3b      	ldr	r3, [r7, #32]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800758a:	429a      	cmp	r2, r3
 800758c:	d902      	bls.n	8007594 <SPI_WaitFifoStateUntilTimeout+0x80>
 800758e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007590:	2b00      	cmp	r3, #0
 8007592:	d13d      	bne.n	8007610 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	685a      	ldr	r2, [r3, #4]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075ac:	d111      	bne.n	80075d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075b6:	d004      	beq.n	80075c2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075c0:	d107      	bne.n	80075d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681a      	ldr	r2, [r3, #0]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075da:	d10f      	bne.n	80075fc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80075ea:	601a      	str	r2, [r3, #0]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80075fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2200      	movs	r2, #0
 8007608:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e010      	b.n	8007632 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d101      	bne.n	800761a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007616:	2300      	movs	r3, #0
 8007618:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	3b01      	subs	r3, #1
 800761e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	689a      	ldr	r2, [r3, #8]
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	4013      	ands	r3, r2
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	429a      	cmp	r2, r3
 800762e:	d196      	bne.n	800755e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3728      	adds	r7, #40	@ 0x28
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	2004000c 	.word	0x2004000c

08007640 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af02      	add	r7, sp, #8
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	9300      	str	r3, [sp, #0]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2200      	movs	r2, #0
 8007654:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007658:	68f8      	ldr	r0, [r7, #12]
 800765a:	f7ff ff5b 	bl	8007514 <SPI_WaitFifoStateUntilTimeout>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d007      	beq.n	8007674 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007668:	f043 0220 	orr.w	r2, r3, #32
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	e027      	b.n	80076c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	9300      	str	r3, [sp, #0]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2200      	movs	r2, #0
 800767c:	2180      	movs	r1, #128	@ 0x80
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f7ff fec0 	bl	8007404 <SPI_WaitFlagStateUntilTimeout>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d007      	beq.n	800769a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800768e:	f043 0220 	orr.w	r2, r3, #32
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e014      	b.n	80076c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	9300      	str	r3, [sp, #0]
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80076a6:	68f8      	ldr	r0, [r7, #12]
 80076a8:	f7ff ff34 	bl	8007514 <SPI_WaitFifoStateUntilTimeout>
 80076ac:	4603      	mov	r3, r0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d007      	beq.n	80076c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076b6:	f043 0220 	orr.w	r2, r3, #32
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e000      	b.n	80076c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3710      	adds	r7, #16
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d101      	bne.n	80076de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e049      	b.n	8007772 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d106      	bne.n	80076f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f7fb f870 	bl	80027d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2202      	movs	r2, #2
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	3304      	adds	r3, #4
 8007708:	4619      	mov	r1, r3
 800770a:	4610      	mov	r0, r2
 800770c:	f000 f968 	bl	80079e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3708      	adds	r7, #8
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
	...

0800777c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800778a:	b2db      	uxtb	r3, r3
 800778c:	2b01      	cmp	r3, #1
 800778e:	d001      	beq.n	8007794 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e047      	b.n	8007824 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a23      	ldr	r2, [pc, #140]	@ (8007830 <HAL_TIM_Base_Start+0xb4>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d01d      	beq.n	80077e2 <HAL_TIM_Base_Start+0x66>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077ae:	d018      	beq.n	80077e2 <HAL_TIM_Base_Start+0x66>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a1f      	ldr	r2, [pc, #124]	@ (8007834 <HAL_TIM_Base_Start+0xb8>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d013      	beq.n	80077e2 <HAL_TIM_Base_Start+0x66>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a1e      	ldr	r2, [pc, #120]	@ (8007838 <HAL_TIM_Base_Start+0xbc>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d00e      	beq.n	80077e2 <HAL_TIM_Base_Start+0x66>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a1c      	ldr	r2, [pc, #112]	@ (800783c <HAL_TIM_Base_Start+0xc0>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d009      	beq.n	80077e2 <HAL_TIM_Base_Start+0x66>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a1b      	ldr	r2, [pc, #108]	@ (8007840 <HAL_TIM_Base_Start+0xc4>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d004      	beq.n	80077e2 <HAL_TIM_Base_Start+0x66>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a19      	ldr	r2, [pc, #100]	@ (8007844 <HAL_TIM_Base_Start+0xc8>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d115      	bne.n	800780e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	689a      	ldr	r2, [r3, #8]
 80077e8:	4b17      	ldr	r3, [pc, #92]	@ (8007848 <HAL_TIM_Base_Start+0xcc>)
 80077ea:	4013      	ands	r3, r2
 80077ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b06      	cmp	r3, #6
 80077f2:	d015      	beq.n	8007820 <HAL_TIM_Base_Start+0xa4>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077fa:	d011      	beq.n	8007820 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f042 0201 	orr.w	r2, r2, #1
 800780a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800780c:	e008      	b.n	8007820 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f042 0201 	orr.w	r2, r2, #1
 800781c:	601a      	str	r2, [r3, #0]
 800781e:	e000      	b.n	8007822 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007820:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	3714      	adds	r7, #20
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	40012c00 	.word	0x40012c00
 8007834:	40000400 	.word	0x40000400
 8007838:	40000800 	.word	0x40000800
 800783c:	40000c00 	.word	0x40000c00
 8007840:	40013400 	.word	0x40013400
 8007844:	40014000 	.word	0x40014000
 8007848:	00010007 	.word	0x00010007

0800784c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007856:	2300      	movs	r3, #0
 8007858:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007860:	2b01      	cmp	r3, #1
 8007862:	d101      	bne.n	8007868 <HAL_TIM_ConfigClockSource+0x1c>
 8007864:	2302      	movs	r3, #2
 8007866:	e0b6      	b.n	80079d6 <HAL_TIM_ConfigClockSource+0x18a>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2202      	movs	r2, #2
 8007874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	689b      	ldr	r3, [r3, #8]
 800787e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007886:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800788a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007892:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078a4:	d03e      	beq.n	8007924 <HAL_TIM_ConfigClockSource+0xd8>
 80078a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078aa:	f200 8087 	bhi.w	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078b2:	f000 8086 	beq.w	80079c2 <HAL_TIM_ConfigClockSource+0x176>
 80078b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ba:	d87f      	bhi.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078bc:	2b70      	cmp	r3, #112	@ 0x70
 80078be:	d01a      	beq.n	80078f6 <HAL_TIM_ConfigClockSource+0xaa>
 80078c0:	2b70      	cmp	r3, #112	@ 0x70
 80078c2:	d87b      	bhi.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078c4:	2b60      	cmp	r3, #96	@ 0x60
 80078c6:	d050      	beq.n	800796a <HAL_TIM_ConfigClockSource+0x11e>
 80078c8:	2b60      	cmp	r3, #96	@ 0x60
 80078ca:	d877      	bhi.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078cc:	2b50      	cmp	r3, #80	@ 0x50
 80078ce:	d03c      	beq.n	800794a <HAL_TIM_ConfigClockSource+0xfe>
 80078d0:	2b50      	cmp	r3, #80	@ 0x50
 80078d2:	d873      	bhi.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078d4:	2b40      	cmp	r3, #64	@ 0x40
 80078d6:	d058      	beq.n	800798a <HAL_TIM_ConfigClockSource+0x13e>
 80078d8:	2b40      	cmp	r3, #64	@ 0x40
 80078da:	d86f      	bhi.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078dc:	2b30      	cmp	r3, #48	@ 0x30
 80078de:	d064      	beq.n	80079aa <HAL_TIM_ConfigClockSource+0x15e>
 80078e0:	2b30      	cmp	r3, #48	@ 0x30
 80078e2:	d86b      	bhi.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078e4:	2b20      	cmp	r3, #32
 80078e6:	d060      	beq.n	80079aa <HAL_TIM_ConfigClockSource+0x15e>
 80078e8:	2b20      	cmp	r3, #32
 80078ea:	d867      	bhi.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d05c      	beq.n	80079aa <HAL_TIM_ConfigClockSource+0x15e>
 80078f0:	2b10      	cmp	r3, #16
 80078f2:	d05a      	beq.n	80079aa <HAL_TIM_ConfigClockSource+0x15e>
 80078f4:	e062      	b.n	80079bc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007906:	f000 f98b 	bl	8007c20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007918:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	68ba      	ldr	r2, [r7, #8]
 8007920:	609a      	str	r2, [r3, #8]
      break;
 8007922:	e04f      	b.n	80079c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007934:	f000 f974 	bl	8007c20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	689a      	ldr	r2, [r3, #8]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007946:	609a      	str	r2, [r3, #8]
      break;
 8007948:	e03c      	b.n	80079c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007956:	461a      	mov	r2, r3
 8007958:	f000 f8e8 	bl	8007b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2150      	movs	r1, #80	@ 0x50
 8007962:	4618      	mov	r0, r3
 8007964:	f000 f941 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 8007968:	e02c      	b.n	80079c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007976:	461a      	mov	r2, r3
 8007978:	f000 f907 	bl	8007b8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2160      	movs	r1, #96	@ 0x60
 8007982:	4618      	mov	r0, r3
 8007984:	f000 f931 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 8007988:	e01c      	b.n	80079c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007996:	461a      	mov	r2, r3
 8007998:	f000 f8c8 	bl	8007b2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	2140      	movs	r1, #64	@ 0x40
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 f921 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 80079a8:	e00c      	b.n	80079c4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4619      	mov	r1, r3
 80079b4:	4610      	mov	r0, r2
 80079b6:	f000 f918 	bl	8007bea <TIM_ITRx_SetConfig>
      break;
 80079ba:	e003      	b.n	80079c4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	73fb      	strb	r3, [r7, #15]
      break;
 80079c0:	e000      	b.n	80079c4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80079c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3710      	adds	r7, #16
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}
	...

080079e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b085      	sub	sp, #20
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a46      	ldr	r2, [pc, #280]	@ (8007b0c <TIM_Base_SetConfig+0x12c>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d013      	beq.n	8007a20 <TIM_Base_SetConfig+0x40>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fe:	d00f      	beq.n	8007a20 <TIM_Base_SetConfig+0x40>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a43      	ldr	r2, [pc, #268]	@ (8007b10 <TIM_Base_SetConfig+0x130>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d00b      	beq.n	8007a20 <TIM_Base_SetConfig+0x40>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a42      	ldr	r2, [pc, #264]	@ (8007b14 <TIM_Base_SetConfig+0x134>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d007      	beq.n	8007a20 <TIM_Base_SetConfig+0x40>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	4a41      	ldr	r2, [pc, #260]	@ (8007b18 <TIM_Base_SetConfig+0x138>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d003      	beq.n	8007a20 <TIM_Base_SetConfig+0x40>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	4a40      	ldr	r2, [pc, #256]	@ (8007b1c <TIM_Base_SetConfig+0x13c>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d108      	bne.n	8007a32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a35      	ldr	r2, [pc, #212]	@ (8007b0c <TIM_Base_SetConfig+0x12c>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d01f      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a40:	d01b      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a32      	ldr	r2, [pc, #200]	@ (8007b10 <TIM_Base_SetConfig+0x130>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d017      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a31      	ldr	r2, [pc, #196]	@ (8007b14 <TIM_Base_SetConfig+0x134>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d013      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a30      	ldr	r2, [pc, #192]	@ (8007b18 <TIM_Base_SetConfig+0x138>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d00f      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a2f      	ldr	r2, [pc, #188]	@ (8007b1c <TIM_Base_SetConfig+0x13c>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d00b      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a2e      	ldr	r2, [pc, #184]	@ (8007b20 <TIM_Base_SetConfig+0x140>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d007      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8007b24 <TIM_Base_SetConfig+0x144>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d003      	beq.n	8007a7a <TIM_Base_SetConfig+0x9a>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a2c      	ldr	r2, [pc, #176]	@ (8007b28 <TIM_Base_SetConfig+0x148>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d108      	bne.n	8007a8c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	695b      	ldr	r3, [r3, #20]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	68fa      	ldr	r2, [r7, #12]
 8007a9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	689a      	ldr	r2, [r3, #8]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4a16      	ldr	r2, [pc, #88]	@ (8007b0c <TIM_Base_SetConfig+0x12c>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d00f      	beq.n	8007ad8 <TIM_Base_SetConfig+0xf8>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	4a18      	ldr	r2, [pc, #96]	@ (8007b1c <TIM_Base_SetConfig+0x13c>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d00b      	beq.n	8007ad8 <TIM_Base_SetConfig+0xf8>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	4a17      	ldr	r2, [pc, #92]	@ (8007b20 <TIM_Base_SetConfig+0x140>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d007      	beq.n	8007ad8 <TIM_Base_SetConfig+0xf8>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a16      	ldr	r2, [pc, #88]	@ (8007b24 <TIM_Base_SetConfig+0x144>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d003      	beq.n	8007ad8 <TIM_Base_SetConfig+0xf8>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a15      	ldr	r2, [pc, #84]	@ (8007b28 <TIM_Base_SetConfig+0x148>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d103      	bne.n	8007ae0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	691a      	ldr	r2, [r3, #16]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d105      	bne.n	8007afe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	f023 0201 	bic.w	r2, r3, #1
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	611a      	str	r2, [r3, #16]
  }
}
 8007afe:	bf00      	nop
 8007b00:	3714      	adds	r7, #20
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr
 8007b0a:	bf00      	nop
 8007b0c:	40012c00 	.word	0x40012c00
 8007b10:	40000400 	.word	0x40000400
 8007b14:	40000800 	.word	0x40000800
 8007b18:	40000c00 	.word	0x40000c00
 8007b1c:	40013400 	.word	0x40013400
 8007b20:	40014000 	.word	0x40014000
 8007b24:	40014400 	.word	0x40014400
 8007b28:	40014800 	.word	0x40014800

08007b2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b087      	sub	sp, #28
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6a1b      	ldr	r3, [r3, #32]
 8007b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	f023 0201 	bic.w	r2, r3, #1
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	699b      	ldr	r3, [r3, #24]
 8007b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	011b      	lsls	r3, r3, #4
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	f023 030a 	bic.w	r3, r3, #10
 8007b68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	697a      	ldr	r2, [r7, #20]
 8007b7c:	621a      	str	r2, [r3, #32]
}
 8007b7e:	bf00      	nop
 8007b80:	371c      	adds	r7, #28
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr

08007b8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b087      	sub	sp, #28
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	60f8      	str	r0, [r7, #12]
 8007b92:	60b9      	str	r1, [r7, #8]
 8007b94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6a1b      	ldr	r3, [r3, #32]
 8007b9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	f023 0210 	bic.w	r2, r3, #16
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	699b      	ldr	r3, [r3, #24]
 8007bac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	031b      	lsls	r3, r3, #12
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	011b      	lsls	r3, r3, #4
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	693a      	ldr	r2, [r7, #16]
 8007bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	621a      	str	r2, [r3, #32]
}
 8007bde:	bf00      	nop
 8007be0:	371c      	adds	r7, #28
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr

08007bea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bea:	b480      	push	{r7}
 8007bec:	b085      	sub	sp, #20
 8007bee:	af00      	add	r7, sp, #0
 8007bf0:	6078      	str	r0, [r7, #4]
 8007bf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	f043 0307 	orr.w	r3, r3, #7
 8007c0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	609a      	str	r2, [r3, #8]
}
 8007c14:	bf00      	nop
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr

08007c20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b087      	sub	sp, #28
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
 8007c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	021a      	lsls	r2, r3, #8
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	431a      	orrs	r2, r3
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	697a      	ldr	r2, [r7, #20]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	697a      	ldr	r2, [r7, #20]
 8007c52:	609a      	str	r2, [r3, #8]
}
 8007c54:	bf00      	nop
 8007c56:	371c      	adds	r7, #28
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d101      	bne.n	8007c78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c74:	2302      	movs	r3, #2
 8007c76:	e068      	b.n	8007d4a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2202      	movs	r2, #2
 8007c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a2e      	ldr	r2, [pc, #184]	@ (8007d58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d004      	beq.n	8007cac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a2d      	ldr	r2, [pc, #180]	@ (8007d5c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d108      	bne.n	8007cbe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007cb2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cc4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	68fa      	ldr	r2, [r7, #12]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a1e      	ldr	r2, [pc, #120]	@ (8007d58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d01d      	beq.n	8007d1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cea:	d018      	beq.n	8007d1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8007d60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d013      	beq.n	8007d1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a1a      	ldr	r2, [pc, #104]	@ (8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d00e      	beq.n	8007d1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a18      	ldr	r2, [pc, #96]	@ (8007d68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d009      	beq.n	8007d1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a13      	ldr	r2, [pc, #76]	@ (8007d5c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d004      	beq.n	8007d1e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a14      	ldr	r2, [pc, #80]	@ (8007d6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d10c      	bne.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	68ba      	ldr	r2, [r7, #8]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	68ba      	ldr	r2, [r7, #8]
 8007d36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3714      	adds	r7, #20
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop
 8007d58:	40012c00 	.word	0x40012c00
 8007d5c:	40013400 	.word	0x40013400
 8007d60:	40000400 	.word	0x40000400
 8007d64:	40000800 	.word	0x40000800
 8007d68:	40000c00 	.word	0x40000c00
 8007d6c:	40014000 	.word	0x40014000

08007d70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d101      	bne.n	8007d82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e042      	b.n	8007e08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d106      	bne.n	8007d9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f7fa fc4d 	bl	8002634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2224      	movs	r2, #36	@ 0x24
 8007d9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 0201 	bic.w	r2, r2, #1
 8007db0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d002      	beq.n	8007dc0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f000 fc1e 	bl	80085fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 f91f 	bl	8008004 <UART_SetConfig>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d101      	bne.n	8007dd0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	e01b      	b.n	8007e08 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685a      	ldr	r2, [r3, #4]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007dde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	689a      	ldr	r2, [r3, #8]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007dee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f042 0201 	orr.w	r2, r2, #1
 8007dfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fc9d 	bl	8008740 <UART_CheckIdleState>
 8007e06:	4603      	mov	r3, r0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3708      	adds	r7, #8
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b08a      	sub	sp, #40	@ 0x28
 8007e14:	af02      	add	r7, sp, #8
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	603b      	str	r3, [r7, #0]
 8007e1c:	4613      	mov	r3, r2
 8007e1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e26:	2b20      	cmp	r3, #32
 8007e28:	d17b      	bne.n	8007f22 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <HAL_UART_Transmit+0x26>
 8007e30:	88fb      	ldrh	r3, [r7, #6]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e074      	b.n	8007f24 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2221      	movs	r2, #33	@ 0x21
 8007e46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e4a:	f7fa ffed 	bl	8002e28 <HAL_GetTick>
 8007e4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	88fa      	ldrh	r2, [r7, #6]
 8007e54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	88fa      	ldrh	r2, [r7, #6]
 8007e5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e68:	d108      	bne.n	8007e7c <HAL_UART_Transmit+0x6c>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d104      	bne.n	8007e7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007e72:	2300      	movs	r3, #0
 8007e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	61bb      	str	r3, [r7, #24]
 8007e7a:	e003      	b.n	8007e84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e80:	2300      	movs	r3, #0
 8007e82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007e84:	e030      	b.n	8007ee8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	9300      	str	r3, [sp, #0]
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	2180      	movs	r1, #128	@ 0x80
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f000 fcff 	bl	8008894 <UART_WaitOnFlagUntilTimeout>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d005      	beq.n	8007ea8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2220      	movs	r2, #32
 8007ea0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007ea4:	2303      	movs	r3, #3
 8007ea6:	e03d      	b.n	8007f24 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d10b      	bne.n	8007ec6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	881a      	ldrh	r2, [r3, #0]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007eba:	b292      	uxth	r2, r2
 8007ebc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	3302      	adds	r3, #2
 8007ec2:	61bb      	str	r3, [r7, #24]
 8007ec4:	e007      	b.n	8007ed6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ec6:	69fb      	ldr	r3, [r7, #28]
 8007ec8:	781a      	ldrb	r2, [r3, #0]
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007ed0:	69fb      	ldr	r3, [r7, #28]
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	b29a      	uxth	r2, r3
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1c8      	bne.n	8007e86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	9300      	str	r3, [sp, #0]
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	2200      	movs	r2, #0
 8007efc:	2140      	movs	r1, #64	@ 0x40
 8007efe:	68f8      	ldr	r0, [r7, #12]
 8007f00:	f000 fcc8 	bl	8008894 <UART_WaitOnFlagUntilTimeout>
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d005      	beq.n	8007f16 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2220      	movs	r2, #32
 8007f0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007f12:	2303      	movs	r3, #3
 8007f14:	e006      	b.n	8007f24 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2220      	movs	r2, #32
 8007f1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	e000      	b.n	8007f24 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007f22:	2302      	movs	r3, #2
  }
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3720      	adds	r7, #32
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b08a      	sub	sp, #40	@ 0x28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	4613      	mov	r3, r2
 8007f38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f40:	2b20      	cmp	r3, #32
 8007f42:	d137      	bne.n	8007fb4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d002      	beq.n	8007f50 <HAL_UART_Receive_DMA+0x24>
 8007f4a:	88fb      	ldrh	r3, [r7, #6]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	e030      	b.n	8007fb6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2200      	movs	r2, #0
 8007f58:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a18      	ldr	r2, [pc, #96]	@ (8007fc0 <HAL_UART_Receive_DMA+0x94>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d01f      	beq.n	8007fa4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d018      	beq.n	8007fa4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	e853 3f00 	ldrex	r3, [r3]
 8007f7e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f86:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f90:	623b      	str	r3, [r7, #32]
 8007f92:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f94:	69f9      	ldr	r1, [r7, #28]
 8007f96:	6a3a      	ldr	r2, [r7, #32]
 8007f98:	e841 2300 	strex	r3, r2, [r1]
 8007f9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d1e6      	bne.n	8007f72 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007fa4:	88fb      	ldrh	r3, [r7, #6]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	68b9      	ldr	r1, [r7, #8]
 8007faa:	68f8      	ldr	r0, [r7, #12]
 8007fac:	f000 fce0 	bl	8008970 <UART_Start_Receive_DMA>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	e000      	b.n	8007fb6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007fb4:	2302      	movs	r3, #2
  }
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3728      	adds	r7, #40	@ 0x28
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	40008000 	.word	0x40008000

08007fc4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ff8:	bf00      	nop
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008008:	b08c      	sub	sp, #48	@ 0x30
 800800a:	af00      	add	r7, sp, #0
 800800c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800800e:	2300      	movs	r3, #0
 8008010:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	689a      	ldr	r2, [r3, #8]
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	691b      	ldr	r3, [r3, #16]
 800801c:	431a      	orrs	r2, r3
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	431a      	orrs	r2, r3
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	4313      	orrs	r3, r2
 800802a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	4baa      	ldr	r3, [pc, #680]	@ (80082dc <UART_SetConfig+0x2d8>)
 8008034:	4013      	ands	r3, r2
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	6812      	ldr	r2, [r2, #0]
 800803a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800803c:	430b      	orrs	r3, r1
 800803e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	68da      	ldr	r2, [r3, #12]
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	430a      	orrs	r2, r1
 8008054:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a9f      	ldr	r2, [pc, #636]	@ (80082e0 <UART_SetConfig+0x2dc>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d004      	beq.n	8008070 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	6a1b      	ldr	r3, [r3, #32]
 800806a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800806c:	4313      	orrs	r3, r2
 800806e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	689b      	ldr	r3, [r3, #8]
 8008076:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800807a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800807e:	697a      	ldr	r2, [r7, #20]
 8008080:	6812      	ldr	r2, [r2, #0]
 8008082:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008084:	430b      	orrs	r3, r1
 8008086:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808e:	f023 010f 	bic.w	r1, r3, #15
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	430a      	orrs	r2, r1
 800809c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a90      	ldr	r2, [pc, #576]	@ (80082e4 <UART_SetConfig+0x2e0>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d125      	bne.n	80080f4 <UART_SetConfig+0xf0>
 80080a8:	4b8f      	ldr	r3, [pc, #572]	@ (80082e8 <UART_SetConfig+0x2e4>)
 80080aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ae:	f003 0303 	and.w	r3, r3, #3
 80080b2:	2b03      	cmp	r3, #3
 80080b4:	d81a      	bhi.n	80080ec <UART_SetConfig+0xe8>
 80080b6:	a201      	add	r2, pc, #4	@ (adr r2, 80080bc <UART_SetConfig+0xb8>)
 80080b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080bc:	080080cd 	.word	0x080080cd
 80080c0:	080080dd 	.word	0x080080dd
 80080c4:	080080d5 	.word	0x080080d5
 80080c8:	080080e5 	.word	0x080080e5
 80080cc:	2301      	movs	r3, #1
 80080ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080d2:	e116      	b.n	8008302 <UART_SetConfig+0x2fe>
 80080d4:	2302      	movs	r3, #2
 80080d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080da:	e112      	b.n	8008302 <UART_SetConfig+0x2fe>
 80080dc:	2304      	movs	r3, #4
 80080de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080e2:	e10e      	b.n	8008302 <UART_SetConfig+0x2fe>
 80080e4:	2308      	movs	r3, #8
 80080e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080ea:	e10a      	b.n	8008302 <UART_SetConfig+0x2fe>
 80080ec:	2310      	movs	r3, #16
 80080ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080f2:	e106      	b.n	8008302 <UART_SetConfig+0x2fe>
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a7c      	ldr	r2, [pc, #496]	@ (80082ec <UART_SetConfig+0x2e8>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d138      	bne.n	8008170 <UART_SetConfig+0x16c>
 80080fe:	4b7a      	ldr	r3, [pc, #488]	@ (80082e8 <UART_SetConfig+0x2e4>)
 8008100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008104:	f003 030c 	and.w	r3, r3, #12
 8008108:	2b0c      	cmp	r3, #12
 800810a:	d82d      	bhi.n	8008168 <UART_SetConfig+0x164>
 800810c:	a201      	add	r2, pc, #4	@ (adr r2, 8008114 <UART_SetConfig+0x110>)
 800810e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008112:	bf00      	nop
 8008114:	08008149 	.word	0x08008149
 8008118:	08008169 	.word	0x08008169
 800811c:	08008169 	.word	0x08008169
 8008120:	08008169 	.word	0x08008169
 8008124:	08008159 	.word	0x08008159
 8008128:	08008169 	.word	0x08008169
 800812c:	08008169 	.word	0x08008169
 8008130:	08008169 	.word	0x08008169
 8008134:	08008151 	.word	0x08008151
 8008138:	08008169 	.word	0x08008169
 800813c:	08008169 	.word	0x08008169
 8008140:	08008169 	.word	0x08008169
 8008144:	08008161 	.word	0x08008161
 8008148:	2300      	movs	r3, #0
 800814a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800814e:	e0d8      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008150:	2302      	movs	r3, #2
 8008152:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008156:	e0d4      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008158:	2304      	movs	r3, #4
 800815a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800815e:	e0d0      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008160:	2308      	movs	r3, #8
 8008162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008166:	e0cc      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008168:	2310      	movs	r3, #16
 800816a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800816e:	e0c8      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a5e      	ldr	r2, [pc, #376]	@ (80082f0 <UART_SetConfig+0x2ec>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d125      	bne.n	80081c6 <UART_SetConfig+0x1c2>
 800817a:	4b5b      	ldr	r3, [pc, #364]	@ (80082e8 <UART_SetConfig+0x2e4>)
 800817c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008180:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008184:	2b30      	cmp	r3, #48	@ 0x30
 8008186:	d016      	beq.n	80081b6 <UART_SetConfig+0x1b2>
 8008188:	2b30      	cmp	r3, #48	@ 0x30
 800818a:	d818      	bhi.n	80081be <UART_SetConfig+0x1ba>
 800818c:	2b20      	cmp	r3, #32
 800818e:	d00a      	beq.n	80081a6 <UART_SetConfig+0x1a2>
 8008190:	2b20      	cmp	r3, #32
 8008192:	d814      	bhi.n	80081be <UART_SetConfig+0x1ba>
 8008194:	2b00      	cmp	r3, #0
 8008196:	d002      	beq.n	800819e <UART_SetConfig+0x19a>
 8008198:	2b10      	cmp	r3, #16
 800819a:	d008      	beq.n	80081ae <UART_SetConfig+0x1aa>
 800819c:	e00f      	b.n	80081be <UART_SetConfig+0x1ba>
 800819e:	2300      	movs	r3, #0
 80081a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081a4:	e0ad      	b.n	8008302 <UART_SetConfig+0x2fe>
 80081a6:	2302      	movs	r3, #2
 80081a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ac:	e0a9      	b.n	8008302 <UART_SetConfig+0x2fe>
 80081ae:	2304      	movs	r3, #4
 80081b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081b4:	e0a5      	b.n	8008302 <UART_SetConfig+0x2fe>
 80081b6:	2308      	movs	r3, #8
 80081b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081bc:	e0a1      	b.n	8008302 <UART_SetConfig+0x2fe>
 80081be:	2310      	movs	r3, #16
 80081c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081c4:	e09d      	b.n	8008302 <UART_SetConfig+0x2fe>
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a4a      	ldr	r2, [pc, #296]	@ (80082f4 <UART_SetConfig+0x2f0>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d125      	bne.n	800821c <UART_SetConfig+0x218>
 80081d0:	4b45      	ldr	r3, [pc, #276]	@ (80082e8 <UART_SetConfig+0x2e4>)
 80081d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80081da:	2bc0      	cmp	r3, #192	@ 0xc0
 80081dc:	d016      	beq.n	800820c <UART_SetConfig+0x208>
 80081de:	2bc0      	cmp	r3, #192	@ 0xc0
 80081e0:	d818      	bhi.n	8008214 <UART_SetConfig+0x210>
 80081e2:	2b80      	cmp	r3, #128	@ 0x80
 80081e4:	d00a      	beq.n	80081fc <UART_SetConfig+0x1f8>
 80081e6:	2b80      	cmp	r3, #128	@ 0x80
 80081e8:	d814      	bhi.n	8008214 <UART_SetConfig+0x210>
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d002      	beq.n	80081f4 <UART_SetConfig+0x1f0>
 80081ee:	2b40      	cmp	r3, #64	@ 0x40
 80081f0:	d008      	beq.n	8008204 <UART_SetConfig+0x200>
 80081f2:	e00f      	b.n	8008214 <UART_SetConfig+0x210>
 80081f4:	2300      	movs	r3, #0
 80081f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081fa:	e082      	b.n	8008302 <UART_SetConfig+0x2fe>
 80081fc:	2302      	movs	r3, #2
 80081fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008202:	e07e      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008204:	2304      	movs	r3, #4
 8008206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800820a:	e07a      	b.n	8008302 <UART_SetConfig+0x2fe>
 800820c:	2308      	movs	r3, #8
 800820e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008212:	e076      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008214:	2310      	movs	r3, #16
 8008216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800821a:	e072      	b.n	8008302 <UART_SetConfig+0x2fe>
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a35      	ldr	r2, [pc, #212]	@ (80082f8 <UART_SetConfig+0x2f4>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d12a      	bne.n	800827c <UART_SetConfig+0x278>
 8008226:	4b30      	ldr	r3, [pc, #192]	@ (80082e8 <UART_SetConfig+0x2e4>)
 8008228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800822c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008230:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008234:	d01a      	beq.n	800826c <UART_SetConfig+0x268>
 8008236:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800823a:	d81b      	bhi.n	8008274 <UART_SetConfig+0x270>
 800823c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008240:	d00c      	beq.n	800825c <UART_SetConfig+0x258>
 8008242:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008246:	d815      	bhi.n	8008274 <UART_SetConfig+0x270>
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <UART_SetConfig+0x250>
 800824c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008250:	d008      	beq.n	8008264 <UART_SetConfig+0x260>
 8008252:	e00f      	b.n	8008274 <UART_SetConfig+0x270>
 8008254:	2300      	movs	r3, #0
 8008256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800825a:	e052      	b.n	8008302 <UART_SetConfig+0x2fe>
 800825c:	2302      	movs	r3, #2
 800825e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008262:	e04e      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008264:	2304      	movs	r3, #4
 8008266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800826a:	e04a      	b.n	8008302 <UART_SetConfig+0x2fe>
 800826c:	2308      	movs	r3, #8
 800826e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008272:	e046      	b.n	8008302 <UART_SetConfig+0x2fe>
 8008274:	2310      	movs	r3, #16
 8008276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800827a:	e042      	b.n	8008302 <UART_SetConfig+0x2fe>
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a17      	ldr	r2, [pc, #92]	@ (80082e0 <UART_SetConfig+0x2dc>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d13a      	bne.n	80082fc <UART_SetConfig+0x2f8>
 8008286:	4b18      	ldr	r3, [pc, #96]	@ (80082e8 <UART_SetConfig+0x2e4>)
 8008288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800828c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008290:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008294:	d01a      	beq.n	80082cc <UART_SetConfig+0x2c8>
 8008296:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800829a:	d81b      	bhi.n	80082d4 <UART_SetConfig+0x2d0>
 800829c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082a0:	d00c      	beq.n	80082bc <UART_SetConfig+0x2b8>
 80082a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082a6:	d815      	bhi.n	80082d4 <UART_SetConfig+0x2d0>
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d003      	beq.n	80082b4 <UART_SetConfig+0x2b0>
 80082ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082b0:	d008      	beq.n	80082c4 <UART_SetConfig+0x2c0>
 80082b2:	e00f      	b.n	80082d4 <UART_SetConfig+0x2d0>
 80082b4:	2300      	movs	r3, #0
 80082b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ba:	e022      	b.n	8008302 <UART_SetConfig+0x2fe>
 80082bc:	2302      	movs	r3, #2
 80082be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082c2:	e01e      	b.n	8008302 <UART_SetConfig+0x2fe>
 80082c4:	2304      	movs	r3, #4
 80082c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ca:	e01a      	b.n	8008302 <UART_SetConfig+0x2fe>
 80082cc:	2308      	movs	r3, #8
 80082ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082d2:	e016      	b.n	8008302 <UART_SetConfig+0x2fe>
 80082d4:	2310      	movs	r3, #16
 80082d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082da:	e012      	b.n	8008302 <UART_SetConfig+0x2fe>
 80082dc:	cfff69f3 	.word	0xcfff69f3
 80082e0:	40008000 	.word	0x40008000
 80082e4:	40013800 	.word	0x40013800
 80082e8:	40021000 	.word	0x40021000
 80082ec:	40004400 	.word	0x40004400
 80082f0:	40004800 	.word	0x40004800
 80082f4:	40004c00 	.word	0x40004c00
 80082f8:	40005000 	.word	0x40005000
 80082fc:	2310      	movs	r3, #16
 80082fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4aae      	ldr	r2, [pc, #696]	@ (80085c0 <UART_SetConfig+0x5bc>)
 8008308:	4293      	cmp	r3, r2
 800830a:	f040 8097 	bne.w	800843c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800830e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008312:	2b08      	cmp	r3, #8
 8008314:	d823      	bhi.n	800835e <UART_SetConfig+0x35a>
 8008316:	a201      	add	r2, pc, #4	@ (adr r2, 800831c <UART_SetConfig+0x318>)
 8008318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831c:	08008341 	.word	0x08008341
 8008320:	0800835f 	.word	0x0800835f
 8008324:	08008349 	.word	0x08008349
 8008328:	0800835f 	.word	0x0800835f
 800832c:	0800834f 	.word	0x0800834f
 8008330:	0800835f 	.word	0x0800835f
 8008334:	0800835f 	.word	0x0800835f
 8008338:	0800835f 	.word	0x0800835f
 800833c:	08008357 	.word	0x08008357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008340:	f7fe f842 	bl	80063c8 <HAL_RCC_GetPCLK1Freq>
 8008344:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008346:	e010      	b.n	800836a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008348:	4b9e      	ldr	r3, [pc, #632]	@ (80085c4 <UART_SetConfig+0x5c0>)
 800834a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800834c:	e00d      	b.n	800836a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800834e:	f7fd ffa3 	bl	8006298 <HAL_RCC_GetSysClockFreq>
 8008352:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008354:	e009      	b.n	800836a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008356:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800835a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800835c:	e005      	b.n	800836a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800835e:	2300      	movs	r3, #0
 8008360:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008368:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	f000 8130 	beq.w	80085d2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008376:	4a94      	ldr	r2, [pc, #592]	@ (80085c8 <UART_SetConfig+0x5c4>)
 8008378:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800837c:	461a      	mov	r2, r3
 800837e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008380:	fbb3 f3f2 	udiv	r3, r3, r2
 8008384:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	685a      	ldr	r2, [r3, #4]
 800838a:	4613      	mov	r3, r2
 800838c:	005b      	lsls	r3, r3, #1
 800838e:	4413      	add	r3, r2
 8008390:	69ba      	ldr	r2, [r7, #24]
 8008392:	429a      	cmp	r2, r3
 8008394:	d305      	bcc.n	80083a2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800839c:	69ba      	ldr	r2, [r7, #24]
 800839e:	429a      	cmp	r2, r3
 80083a0:	d903      	bls.n	80083aa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80083a8:	e113      	b.n	80085d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ac:	2200      	movs	r2, #0
 80083ae:	60bb      	str	r3, [r7, #8]
 80083b0:	60fa      	str	r2, [r7, #12]
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083b6:	4a84      	ldr	r2, [pc, #528]	@ (80085c8 <UART_SetConfig+0x5c4>)
 80083b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083bc:	b29b      	uxth	r3, r3
 80083be:	2200      	movs	r2, #0
 80083c0:	603b      	str	r3, [r7, #0]
 80083c2:	607a      	str	r2, [r7, #4]
 80083c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80083cc:	f7f8 fb34 	bl	8000a38 <__aeabi_uldivmod>
 80083d0:	4602      	mov	r2, r0
 80083d2:	460b      	mov	r3, r1
 80083d4:	4610      	mov	r0, r2
 80083d6:	4619      	mov	r1, r3
 80083d8:	f04f 0200 	mov.w	r2, #0
 80083dc:	f04f 0300 	mov.w	r3, #0
 80083e0:	020b      	lsls	r3, r1, #8
 80083e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80083e6:	0202      	lsls	r2, r0, #8
 80083e8:	6979      	ldr	r1, [r7, #20]
 80083ea:	6849      	ldr	r1, [r1, #4]
 80083ec:	0849      	lsrs	r1, r1, #1
 80083ee:	2000      	movs	r0, #0
 80083f0:	460c      	mov	r4, r1
 80083f2:	4605      	mov	r5, r0
 80083f4:	eb12 0804 	adds.w	r8, r2, r4
 80083f8:	eb43 0905 	adc.w	r9, r3, r5
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	469a      	mov	sl, r3
 8008404:	4693      	mov	fp, r2
 8008406:	4652      	mov	r2, sl
 8008408:	465b      	mov	r3, fp
 800840a:	4640      	mov	r0, r8
 800840c:	4649      	mov	r1, r9
 800840e:	f7f8 fb13 	bl	8000a38 <__aeabi_uldivmod>
 8008412:	4602      	mov	r2, r0
 8008414:	460b      	mov	r3, r1
 8008416:	4613      	mov	r3, r2
 8008418:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800841a:	6a3b      	ldr	r3, [r7, #32]
 800841c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008420:	d308      	bcc.n	8008434 <UART_SetConfig+0x430>
 8008422:	6a3b      	ldr	r3, [r7, #32]
 8008424:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008428:	d204      	bcs.n	8008434 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	6a3a      	ldr	r2, [r7, #32]
 8008430:	60da      	str	r2, [r3, #12]
 8008432:	e0ce      	b.n	80085d2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800843a:	e0ca      	b.n	80085d2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	69db      	ldr	r3, [r3, #28]
 8008440:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008444:	d166      	bne.n	8008514 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008446:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800844a:	2b08      	cmp	r3, #8
 800844c:	d827      	bhi.n	800849e <UART_SetConfig+0x49a>
 800844e:	a201      	add	r2, pc, #4	@ (adr r2, 8008454 <UART_SetConfig+0x450>)
 8008450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008454:	08008479 	.word	0x08008479
 8008458:	08008481 	.word	0x08008481
 800845c:	08008489 	.word	0x08008489
 8008460:	0800849f 	.word	0x0800849f
 8008464:	0800848f 	.word	0x0800848f
 8008468:	0800849f 	.word	0x0800849f
 800846c:	0800849f 	.word	0x0800849f
 8008470:	0800849f 	.word	0x0800849f
 8008474:	08008497 	.word	0x08008497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008478:	f7fd ffa6 	bl	80063c8 <HAL_RCC_GetPCLK1Freq>
 800847c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800847e:	e014      	b.n	80084aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008480:	f7fd ffb8 	bl	80063f4 <HAL_RCC_GetPCLK2Freq>
 8008484:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008486:	e010      	b.n	80084aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008488:	4b4e      	ldr	r3, [pc, #312]	@ (80085c4 <UART_SetConfig+0x5c0>)
 800848a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800848c:	e00d      	b.n	80084aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800848e:	f7fd ff03 	bl	8006298 <HAL_RCC_GetSysClockFreq>
 8008492:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008494:	e009      	b.n	80084aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800849a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800849c:	e005      	b.n	80084aa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800849e:	2300      	movs	r3, #0
 80084a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80084a2:	2301      	movs	r3, #1
 80084a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80084a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80084aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	f000 8090 	beq.w	80085d2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b6:	4a44      	ldr	r2, [pc, #272]	@ (80085c8 <UART_SetConfig+0x5c4>)
 80084b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084bc:	461a      	mov	r2, r3
 80084be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80084c4:	005a      	lsls	r2, r3, #1
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	085b      	lsrs	r3, r3, #1
 80084cc:	441a      	add	r2, r3
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084d8:	6a3b      	ldr	r3, [r7, #32]
 80084da:	2b0f      	cmp	r3, #15
 80084dc:	d916      	bls.n	800850c <UART_SetConfig+0x508>
 80084de:	6a3b      	ldr	r3, [r7, #32]
 80084e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084e4:	d212      	bcs.n	800850c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80084e6:	6a3b      	ldr	r3, [r7, #32]
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	f023 030f 	bic.w	r3, r3, #15
 80084ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80084f0:	6a3b      	ldr	r3, [r7, #32]
 80084f2:	085b      	lsrs	r3, r3, #1
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	f003 0307 	and.w	r3, r3, #7
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	8bfb      	ldrh	r3, [r7, #30]
 80084fe:	4313      	orrs	r3, r2
 8008500:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	8bfa      	ldrh	r2, [r7, #30]
 8008508:	60da      	str	r2, [r3, #12]
 800850a:	e062      	b.n	80085d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008512:	e05e      	b.n	80085d2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008514:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008518:	2b08      	cmp	r3, #8
 800851a:	d828      	bhi.n	800856e <UART_SetConfig+0x56a>
 800851c:	a201      	add	r2, pc, #4	@ (adr r2, 8008524 <UART_SetConfig+0x520>)
 800851e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008522:	bf00      	nop
 8008524:	08008549 	.word	0x08008549
 8008528:	08008551 	.word	0x08008551
 800852c:	08008559 	.word	0x08008559
 8008530:	0800856f 	.word	0x0800856f
 8008534:	0800855f 	.word	0x0800855f
 8008538:	0800856f 	.word	0x0800856f
 800853c:	0800856f 	.word	0x0800856f
 8008540:	0800856f 	.word	0x0800856f
 8008544:	08008567 	.word	0x08008567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008548:	f7fd ff3e 	bl	80063c8 <HAL_RCC_GetPCLK1Freq>
 800854c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800854e:	e014      	b.n	800857a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008550:	f7fd ff50 	bl	80063f4 <HAL_RCC_GetPCLK2Freq>
 8008554:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008556:	e010      	b.n	800857a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008558:	4b1a      	ldr	r3, [pc, #104]	@ (80085c4 <UART_SetConfig+0x5c0>)
 800855a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800855c:	e00d      	b.n	800857a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800855e:	f7fd fe9b 	bl	8006298 <HAL_RCC_GetSysClockFreq>
 8008562:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008564:	e009      	b.n	800857a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800856a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800856c:	e005      	b.n	800857a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800856e:	2300      	movs	r3, #0
 8008570:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008578:	bf00      	nop
    }

    if (pclk != 0U)
 800857a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857c:	2b00      	cmp	r3, #0
 800857e:	d028      	beq.n	80085d2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008584:	4a10      	ldr	r2, [pc, #64]	@ (80085c8 <UART_SetConfig+0x5c4>)
 8008586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800858a:	461a      	mov	r2, r3
 800858c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	085b      	lsrs	r3, r3, #1
 8008598:	441a      	add	r2, r3
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	685b      	ldr	r3, [r3, #4]
 800859e:	fbb2 f3f3 	udiv	r3, r2, r3
 80085a2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085a4:	6a3b      	ldr	r3, [r7, #32]
 80085a6:	2b0f      	cmp	r3, #15
 80085a8:	d910      	bls.n	80085cc <UART_SetConfig+0x5c8>
 80085aa:	6a3b      	ldr	r3, [r7, #32]
 80085ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085b0:	d20c      	bcs.n	80085cc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80085b2:	6a3b      	ldr	r3, [r7, #32]
 80085b4:	b29a      	uxth	r2, r3
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	60da      	str	r2, [r3, #12]
 80085bc:	e009      	b.n	80085d2 <UART_SetConfig+0x5ce>
 80085be:	bf00      	nop
 80085c0:	40008000 	.word	0x40008000
 80085c4:	00f42400 	.word	0x00f42400
 80085c8:	0800a21c 	.word	0x0800a21c
      }
      else
      {
        ret = HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	2201      	movs	r2, #1
 80085de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	2200      	movs	r2, #0
 80085e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	2200      	movs	r2, #0
 80085ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80085ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3730      	adds	r7, #48	@ 0x30
 80085f6:	46bd      	mov	sp, r7
 80085f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080085fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008608:	f003 0308 	and.w	r3, r3, #8
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00a      	beq.n	8008626 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	430a      	orrs	r2, r1
 8008624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800862a:	f003 0301 	and.w	r3, r3, #1
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00a      	beq.n	8008648 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	430a      	orrs	r2, r1
 8008646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864c:	f003 0302 	and.w	r3, r3, #2
 8008650:	2b00      	cmp	r3, #0
 8008652:	d00a      	beq.n	800866a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	430a      	orrs	r2, r1
 8008668:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800866e:	f003 0304 	and.w	r3, r3, #4
 8008672:	2b00      	cmp	r3, #0
 8008674:	d00a      	beq.n	800868c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	430a      	orrs	r2, r1
 800868a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008690:	f003 0310 	and.w	r3, r3, #16
 8008694:	2b00      	cmp	r3, #0
 8008696:	d00a      	beq.n	80086ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	430a      	orrs	r2, r1
 80086ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086b2:	f003 0320 	and.w	r3, r3, #32
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00a      	beq.n	80086d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	430a      	orrs	r2, r1
 80086ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d01a      	beq.n	8008712 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	430a      	orrs	r2, r1
 80086f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086fa:	d10a      	bne.n	8008712 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	430a      	orrs	r2, r1
 8008710:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00a      	beq.n	8008734 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	430a      	orrs	r2, r1
 8008732:	605a      	str	r2, [r3, #4]
  }
}
 8008734:	bf00      	nop
 8008736:	370c      	adds	r7, #12
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b098      	sub	sp, #96	@ 0x60
 8008744:	af02      	add	r7, sp, #8
 8008746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008750:	f7fa fb6a 	bl	8002e28 <HAL_GetTick>
 8008754:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 0308 	and.w	r3, r3, #8
 8008760:	2b08      	cmp	r3, #8
 8008762:	d12f      	bne.n	80087c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008764:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008768:	9300      	str	r3, [sp, #0]
 800876a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800876c:	2200      	movs	r2, #0
 800876e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f88e 	bl	8008894 <UART_WaitOnFlagUntilTimeout>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d022      	beq.n	80087c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008786:	e853 3f00 	ldrex	r3, [r3]
 800878a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800878c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800878e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008792:	653b      	str	r3, [r7, #80]	@ 0x50
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	461a      	mov	r2, r3
 800879a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800879c:	647b      	str	r3, [r7, #68]	@ 0x44
 800879e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087a4:	e841 2300 	strex	r3, r2, [r1]
 80087a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80087aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1e6      	bne.n	800877e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2220      	movs	r2, #32
 80087b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087c0:	2303      	movs	r3, #3
 80087c2:	e063      	b.n	800888c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 0304 	and.w	r3, r3, #4
 80087ce:	2b04      	cmp	r3, #4
 80087d0:	d149      	bne.n	8008866 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80087d6:	9300      	str	r3, [sp, #0]
 80087d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087da:	2200      	movs	r2, #0
 80087dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 f857 	bl	8008894 <UART_WaitOnFlagUntilTimeout>
 80087e6:	4603      	mov	r3, r0
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d03c      	beq.n	8008866 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	623b      	str	r3, [r7, #32]
   return(result);
 80087fa:	6a3b      	ldr	r3, [r7, #32]
 80087fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008800:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800880a:	633b      	str	r3, [r7, #48]	@ 0x30
 800880c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008810:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e6      	bne.n	80087ec <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	3308      	adds	r3, #8
 8008824:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	e853 3f00 	ldrex	r3, [r3]
 800882c:	60fb      	str	r3, [r7, #12]
   return(result);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f023 0301 	bic.w	r3, r3, #1
 8008834:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3308      	adds	r3, #8
 800883c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800883e:	61fa      	str	r2, [r7, #28]
 8008840:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008842:	69b9      	ldr	r1, [r7, #24]
 8008844:	69fa      	ldr	r2, [r7, #28]
 8008846:	e841 2300 	strex	r3, r2, [r1]
 800884a:	617b      	str	r3, [r7, #20]
   return(result);
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1e5      	bne.n	800881e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2220      	movs	r2, #32
 8008856:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e012      	b.n	800888c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2220      	movs	r2, #32
 800886a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2220      	movs	r2, #32
 8008872:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2200      	movs	r2, #0
 800887a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2200      	movs	r2, #0
 8008886:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800888a:	2300      	movs	r3, #0
}
 800888c:	4618      	mov	r0, r3
 800888e:	3758      	adds	r7, #88	@ 0x58
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	603b      	str	r3, [r7, #0]
 80088a0:	4613      	mov	r3, r2
 80088a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088a4:	e04f      	b.n	8008946 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088ac:	d04b      	beq.n	8008946 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088ae:	f7fa fabb 	bl	8002e28 <HAL_GetTick>
 80088b2:	4602      	mov	r2, r0
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	1ad3      	subs	r3, r2, r3
 80088b8:	69ba      	ldr	r2, [r7, #24]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d302      	bcc.n	80088c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d101      	bne.n	80088c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80088c4:	2303      	movs	r3, #3
 80088c6:	e04e      	b.n	8008966 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f003 0304 	and.w	r3, r3, #4
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d037      	beq.n	8008946 <UART_WaitOnFlagUntilTimeout+0xb2>
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	2b80      	cmp	r3, #128	@ 0x80
 80088da:	d034      	beq.n	8008946 <UART_WaitOnFlagUntilTimeout+0xb2>
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	2b40      	cmp	r3, #64	@ 0x40
 80088e0:	d031      	beq.n	8008946 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	69db      	ldr	r3, [r3, #28]
 80088e8:	f003 0308 	and.w	r3, r3, #8
 80088ec:	2b08      	cmp	r3, #8
 80088ee:	d110      	bne.n	8008912 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2208      	movs	r2, #8
 80088f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f000 f920 	bl	8008b3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2208      	movs	r2, #8
 8008902:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800890e:	2301      	movs	r3, #1
 8008910:	e029      	b.n	8008966 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	69db      	ldr	r3, [r3, #28]
 8008918:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800891c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008920:	d111      	bne.n	8008946 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800892a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800892c:	68f8      	ldr	r0, [r7, #12]
 800892e:	f000 f906 	bl	8008b3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2220      	movs	r2, #32
 8008936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008942:	2303      	movs	r3, #3
 8008944:	e00f      	b.n	8008966 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	69da      	ldr	r2, [r3, #28]
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	4013      	ands	r3, r2
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	429a      	cmp	r2, r3
 8008954:	bf0c      	ite	eq
 8008956:	2301      	moveq	r3, #1
 8008958:	2300      	movne	r3, #0
 800895a:	b2db      	uxtb	r3, r3
 800895c:	461a      	mov	r2, r3
 800895e:	79fb      	ldrb	r3, [r7, #7]
 8008960:	429a      	cmp	r2, r3
 8008962:	d0a0      	beq.n	80088a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
	...

08008970 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b096      	sub	sp, #88	@ 0x58
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	4613      	mov	r3, r2
 800897c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	68ba      	ldr	r2, [r7, #8]
 8008982:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	88fa      	ldrh	r2, [r7, #6]
 8008988:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2200      	movs	r2, #0
 8008990:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2222      	movs	r2, #34	@ 0x22
 8008998:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d02d      	beq.n	8008a02 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ac:	4a40      	ldr	r2, [pc, #256]	@ (8008ab0 <UART_Start_Receive_DMA+0x140>)
 80089ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089b6:	4a3f      	ldr	r2, [pc, #252]	@ (8008ab4 <UART_Start_Receive_DMA+0x144>)
 80089b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c0:	4a3d      	ldr	r2, [pc, #244]	@ (8008ab8 <UART_Start_Receive_DMA+0x148>)
 80089c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ca:	2200      	movs	r2, #0
 80089cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	3324      	adds	r3, #36	@ 0x24
 80089da:	4619      	mov	r1, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089e0:	461a      	mov	r2, r3
 80089e2:	88fb      	ldrh	r3, [r7, #6]
 80089e4:	f7fc faa4 	bl	8004f30 <HAL_DMA_Start_IT>
 80089e8:	4603      	mov	r3, r0
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d009      	beq.n	8008a02 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2210      	movs	r2, #16
 80089f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2220      	movs	r2, #32
 80089fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80089fe:	2301      	movs	r3, #1
 8008a00:	e051      	b.n	8008aa6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d018      	beq.n	8008a3c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a12:	e853 3f00 	ldrex	r3, [r3]
 8008a16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	461a      	mov	r2, r3
 8008a26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a2a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a30:	e841 2300 	strex	r3, r2, [r1]
 8008a34:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008a36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d1e6      	bne.n	8008a0a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	3308      	adds	r3, #8
 8008a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a46:	e853 3f00 	ldrex	r3, [r3]
 8008a4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4e:	f043 0301 	orr.w	r3, r3, #1
 8008a52:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	3308      	adds	r3, #8
 8008a5a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008a5c:	637a      	str	r2, [r7, #52]	@ 0x34
 8008a5e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008a62:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a64:	e841 2300 	strex	r3, r2, [r1]
 8008a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008a6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e5      	bne.n	8008a3c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3308      	adds	r3, #8
 8008a76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	e853 3f00 	ldrex	r3, [r3]
 8008a7e:	613b      	str	r3, [r7, #16]
   return(result);
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3308      	adds	r3, #8
 8008a8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a90:	623a      	str	r2, [r7, #32]
 8008a92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a94:	69f9      	ldr	r1, [r7, #28]
 8008a96:	6a3a      	ldr	r2, [r7, #32]
 8008a98:	e841 2300 	strex	r3, r2, [r1]
 8008a9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d1e5      	bne.n	8008a70 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008aa4:	2300      	movs	r3, #0
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3758      	adds	r7, #88	@ 0x58
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	08008c0b 	.word	0x08008c0b
 8008ab4:	08008d37 	.word	0x08008d37
 8008ab8:	08008d75 	.word	0x08008d75

08008abc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b08f      	sub	sp, #60	@ 0x3c
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	6a3b      	ldr	r3, [r7, #32]
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008ad8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	461a      	mov	r2, r3
 8008ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ae4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ae8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008aea:	e841 2300 	strex	r3, r2, [r1]
 8008aee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1e6      	bne.n	8008ac4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	3308      	adds	r3, #8
 8008afc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	e853 3f00 	ldrex	r3, [r3]
 8008b04:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008b0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	3308      	adds	r3, #8
 8008b14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b16:	61ba      	str	r2, [r7, #24]
 8008b18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1a:	6979      	ldr	r1, [r7, #20]
 8008b1c:	69ba      	ldr	r2, [r7, #24]
 8008b1e:	e841 2300 	strex	r3, r2, [r1]
 8008b22:	613b      	str	r3, [r7, #16]
   return(result);
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1e5      	bne.n	8008af6 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2220      	movs	r2, #32
 8008b2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008b32:	bf00      	nop
 8008b34:	373c      	adds	r7, #60	@ 0x3c
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b3e:	b480      	push	{r7}
 8008b40:	b095      	sub	sp, #84	@ 0x54
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b4e:	e853 3f00 	ldrex	r3, [r3]
 8008b52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	461a      	mov	r2, r3
 8008b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b64:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b6c:	e841 2300 	strex	r3, r2, [r1]
 8008b70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e6      	bne.n	8008b46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	3308      	adds	r3, #8
 8008b7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b80:	6a3b      	ldr	r3, [r7, #32]
 8008b82:	e853 3f00 	ldrex	r3, [r3]
 8008b86:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b8e:	f023 0301 	bic.w	r3, r3, #1
 8008b92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	3308      	adds	r3, #8
 8008b9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ba4:	e841 2300 	strex	r3, r2, [r1]
 8008ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1e3      	bne.n	8008b78 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d118      	bne.n	8008bea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	e853 3f00 	ldrex	r3, [r3]
 8008bc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	f023 0310 	bic.w	r3, r3, #16
 8008bcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bd6:	61bb      	str	r3, [r7, #24]
 8008bd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bda:	6979      	ldr	r1, [r7, #20]
 8008bdc:	69ba      	ldr	r2, [r7, #24]
 8008bde:	e841 2300 	strex	r3, r2, [r1]
 8008be2:	613b      	str	r3, [r7, #16]
   return(result);
 8008be4:	693b      	ldr	r3, [r7, #16]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d1e6      	bne.n	8008bb8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2220      	movs	r2, #32
 8008bee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008bfe:	bf00      	nop
 8008c00:	3754      	adds	r7, #84	@ 0x54
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr

08008c0a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b09c      	sub	sp, #112	@ 0x70
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c16:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f003 0320 	and.w	r3, r3, #32
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d171      	bne.n	8008d0a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008c26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c36:	e853 3f00 	ldrex	r3, [r3]
 8008c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c42:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	461a      	mov	r2, r3
 8008c4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c4c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c4e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c50:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c52:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c54:	e841 2300 	strex	r3, r2, [r1]
 8008c58:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1e6      	bne.n	8008c2e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	3308      	adds	r3, #8
 8008c66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6a:	e853 3f00 	ldrex	r3, [r3]
 8008c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c72:	f023 0301 	bic.w	r3, r3, #1
 8008c76:	667b      	str	r3, [r7, #100]	@ 0x64
 8008c78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	3308      	adds	r3, #8
 8008c7e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008c80:	647a      	str	r2, [r7, #68]	@ 0x44
 8008c82:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c88:	e841 2300 	strex	r3, r2, [r1]
 8008c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1e5      	bne.n	8008c60 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	3308      	adds	r3, #8
 8008c9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9e:	e853 3f00 	ldrex	r3, [r3]
 8008ca2:	623b      	str	r3, [r7, #32]
   return(result);
 8008ca4:	6a3b      	ldr	r3, [r7, #32]
 8008ca6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008caa:	663b      	str	r3, [r7, #96]	@ 0x60
 8008cac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	3308      	adds	r3, #8
 8008cb2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008cb4:	633a      	str	r2, [r7, #48]	@ 0x30
 8008cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cbc:	e841 2300 	strex	r3, r2, [r1]
 8008cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d1e5      	bne.n	8008c94 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008cc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cca:	2220      	movs	r2, #32
 8008ccc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d118      	bne.n	8008d0a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	e853 3f00 	ldrex	r3, [r3]
 8008ce4:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f023 0310 	bic.w	r3, r3, #16
 8008cec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008cee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008cf6:	61fb      	str	r3, [r7, #28]
 8008cf8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfa:	69b9      	ldr	r1, [r7, #24]
 8008cfc:	69fa      	ldr	r2, [r7, #28]
 8008cfe:	e841 2300 	strex	r3, r2, [r1]
 8008d02:	617b      	str	r3, [r7, #20]
   return(result);
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d1e6      	bne.n	8008cd8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d14:	2b01      	cmp	r3, #1
 8008d16:	d107      	bne.n	8008d28 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d1e:	4619      	mov	r1, r3
 8008d20:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d22:	f7ff f963 	bl	8007fec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d26:	e002      	b.n	8008d2e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008d28:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d2a:	f7f9 f901 	bl	8001f30 <HAL_UART_RxCpltCallback>
}
 8008d2e:	bf00      	nop
 8008d30:	3770      	adds	r7, #112	@ 0x70
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008d36:	b580      	push	{r7, lr}
 8008d38:	b084      	sub	sp, #16
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d42:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2201      	movs	r2, #1
 8008d48:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d109      	bne.n	8008d66 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d58:	085b      	lsrs	r3, r3, #1
 8008d5a:	b29b      	uxth	r3, r3
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	68f8      	ldr	r0, [r7, #12]
 8008d60:	f7ff f944 	bl	8007fec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d64:	e002      	b.n	8008d6c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008d66:	68f8      	ldr	r0, [r7, #12]
 8008d68:	f7ff f92c 	bl	8007fc4 <HAL_UART_RxHalfCpltCallback>
}
 8008d6c:	bf00      	nop
 8008d6e:	3710      	adds	r7, #16
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b086      	sub	sp, #24
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d80:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d88:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d90:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d9c:	2b80      	cmp	r3, #128	@ 0x80
 8008d9e:	d109      	bne.n	8008db4 <UART_DMAError+0x40>
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	2b21      	cmp	r3, #33	@ 0x21
 8008da4:	d106      	bne.n	8008db4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	2200      	movs	r2, #0
 8008daa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008dae:	6978      	ldr	r0, [r7, #20]
 8008db0:	f7ff fe84 	bl	8008abc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	689b      	ldr	r3, [r3, #8]
 8008dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dbe:	2b40      	cmp	r3, #64	@ 0x40
 8008dc0:	d109      	bne.n	8008dd6 <UART_DMAError+0x62>
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2b22      	cmp	r3, #34	@ 0x22
 8008dc6:	d106      	bne.n	8008dd6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008dd0:	6978      	ldr	r0, [r7, #20]
 8008dd2:	f7ff feb4 	bl	8008b3e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ddc:	f043 0210 	orr.w	r2, r3, #16
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008de6:	6978      	ldr	r0, [r7, #20]
 8008de8:	f7ff f8f6 	bl	8007fd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dec:	bf00      	nop
 8008dee:	3718      	adds	r7, #24
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d101      	bne.n	8008e0a <HAL_UARTEx_DisableFifoMode+0x16>
 8008e06:	2302      	movs	r3, #2
 8008e08:	e027      	b.n	8008e5a <HAL_UARTEx_DisableFifoMode+0x66>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2224      	movs	r2, #36	@ 0x24
 8008e16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f022 0201 	bic.w	r2, r2, #1
 8008e30:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008e38:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e58:	2300      	movs	r3, #0
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr

08008e66 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e66:	b580      	push	{r7, lr}
 8008e68:	b084      	sub	sp, #16
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
 8008e6e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d101      	bne.n	8008e7e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e7a:	2302      	movs	r3, #2
 8008e7c:	e02d      	b.n	8008eda <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2224      	movs	r2, #36	@ 0x24
 8008e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f022 0201 	bic.w	r2, r2, #1
 8008ea4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	689b      	ldr	r3, [r3, #8]
 8008eac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	683a      	ldr	r2, [r7, #0]
 8008eb6:	430a      	orrs	r2, r1
 8008eb8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 f850 	bl	8008f60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2220      	movs	r2, #32
 8008ecc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
 8008eea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d101      	bne.n	8008efa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008ef6:	2302      	movs	r3, #2
 8008ef8:	e02d      	b.n	8008f56 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2224      	movs	r2, #36	@ 0x24
 8008f06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f022 0201 	bic.w	r2, r2, #1
 8008f20:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	689b      	ldr	r3, [r3, #8]
 8008f28:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	683a      	ldr	r2, [r7, #0]
 8008f32:	430a      	orrs	r2, r1
 8008f34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 f812 	bl	8008f60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	68fa      	ldr	r2, [r7, #12]
 8008f42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2220      	movs	r2, #32
 8008f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
	...

08008f60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b085      	sub	sp, #20
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d108      	bne.n	8008f82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008f80:	e031      	b.n	8008fe6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008f82:	2308      	movs	r3, #8
 8008f84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008f86:	2308      	movs	r3, #8
 8008f88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	0e5b      	lsrs	r3, r3, #25
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	f003 0307 	and.w	r3, r3, #7
 8008f98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	0f5b      	lsrs	r3, r3, #29
 8008fa2:	b2db      	uxtb	r3, r3
 8008fa4:	f003 0307 	and.w	r3, r3, #7
 8008fa8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008faa:	7bbb      	ldrb	r3, [r7, #14]
 8008fac:	7b3a      	ldrb	r2, [r7, #12]
 8008fae:	4911      	ldr	r1, [pc, #68]	@ (8008ff4 <UARTEx_SetNbDataToProcess+0x94>)
 8008fb0:	5c8a      	ldrb	r2, [r1, r2]
 8008fb2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008fb6:	7b3a      	ldrb	r2, [r7, #12]
 8008fb8:	490f      	ldr	r1, [pc, #60]	@ (8008ff8 <UARTEx_SetNbDataToProcess+0x98>)
 8008fba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008fbc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fc8:	7bfb      	ldrb	r3, [r7, #15]
 8008fca:	7b7a      	ldrb	r2, [r7, #13]
 8008fcc:	4909      	ldr	r1, [pc, #36]	@ (8008ff4 <UARTEx_SetNbDataToProcess+0x94>)
 8008fce:	5c8a      	ldrb	r2, [r1, r2]
 8008fd0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008fd4:	7b7a      	ldrb	r2, [r7, #13]
 8008fd6:	4908      	ldr	r1, [pc, #32]	@ (8008ff8 <UARTEx_SetNbDataToProcess+0x98>)
 8008fd8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fda:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fde:	b29a      	uxth	r2, r3
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008fe6:	bf00      	nop
 8008fe8:	3714      	adds	r7, #20
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	0800a234 	.word	0x0800a234
 8008ff8:	0800a23c 	.word	0x0800a23c

08008ffc <arm_rfft_32_fast_init_f32>:
 8008ffc:	b178      	cbz	r0, 800901e <arm_rfft_32_fast_init_f32+0x22>
 8008ffe:	b430      	push	{r4, r5}
 8009000:	4908      	ldr	r1, [pc, #32]	@ (8009024 <arm_rfft_32_fast_init_f32+0x28>)
 8009002:	4a09      	ldr	r2, [pc, #36]	@ (8009028 <arm_rfft_32_fast_init_f32+0x2c>)
 8009004:	2310      	movs	r3, #16
 8009006:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800900a:	8003      	strh	r3, [r0, #0]
 800900c:	2520      	movs	r5, #32
 800900e:	2414      	movs	r4, #20
 8009010:	4b06      	ldr	r3, [pc, #24]	@ (800902c <arm_rfft_32_fast_init_f32+0x30>)
 8009012:	8205      	strh	r5, [r0, #16]
 8009014:	8184      	strh	r4, [r0, #12]
 8009016:	6143      	str	r3, [r0, #20]
 8009018:	bc30      	pop	{r4, r5}
 800901a:	2000      	movs	r0, #0
 800901c:	4770      	bx	lr
 800901e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009022:	4770      	bx	lr
 8009024:	0800b1f4 	.word	0x0800b1f4
 8009028:	08010330 	.word	0x08010330
 800902c:	080190b0 	.word	0x080190b0

08009030 <arm_rfft_64_fast_init_f32>:
 8009030:	b178      	cbz	r0, 8009052 <arm_rfft_64_fast_init_f32+0x22>
 8009032:	b430      	push	{r4, r5}
 8009034:	4908      	ldr	r1, [pc, #32]	@ (8009058 <arm_rfft_64_fast_init_f32+0x28>)
 8009036:	4a09      	ldr	r2, [pc, #36]	@ (800905c <arm_rfft_64_fast_init_f32+0x2c>)
 8009038:	2320      	movs	r3, #32
 800903a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800903e:	8003      	strh	r3, [r0, #0]
 8009040:	2540      	movs	r5, #64	@ 0x40
 8009042:	2430      	movs	r4, #48	@ 0x30
 8009044:	4b06      	ldr	r3, [pc, #24]	@ (8009060 <arm_rfft_64_fast_init_f32+0x30>)
 8009046:	8205      	strh	r5, [r0, #16]
 8009048:	8184      	strh	r4, [r0, #12]
 800904a:	6143      	str	r3, [r0, #20]
 800904c:	bc30      	pop	{r4, r5}
 800904e:	2000      	movs	r0, #0
 8009050:	4770      	bx	lr
 8009052:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009056:	4770      	bx	lr
 8009058:	0800d34c 	.word	0x0800d34c
 800905c:	08014bb0 	.word	0x08014bb0
 8009060:	0801d930 	.word	0x0801d930

08009064 <arm_rfft_256_fast_init_f32>:
 8009064:	b180      	cbz	r0, 8009088 <arm_rfft_256_fast_init_f32+0x24>
 8009066:	b430      	push	{r4, r5}
 8009068:	4909      	ldr	r1, [pc, #36]	@ (8009090 <arm_rfft_256_fast_init_f32+0x2c>)
 800906a:	4a0a      	ldr	r2, [pc, #40]	@ (8009094 <arm_rfft_256_fast_init_f32+0x30>)
 800906c:	2380      	movs	r3, #128	@ 0x80
 800906e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009072:	8003      	strh	r3, [r0, #0]
 8009074:	f44f 7580 	mov.w	r5, #256	@ 0x100
 8009078:	24d0      	movs	r4, #208	@ 0xd0
 800907a:	4b07      	ldr	r3, [pc, #28]	@ (8009098 <arm_rfft_256_fast_init_f32+0x34>)
 800907c:	8205      	strh	r5, [r0, #16]
 800907e:	8184      	strh	r4, [r0, #12]
 8009080:	6143      	str	r3, [r0, #20]
 8009082:	bc30      	pop	{r4, r5}
 8009084:	2000      	movs	r0, #0
 8009086:	4770      	bx	lr
 8009088:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	0800b054 	.word	0x0800b054
 8009094:	0800ff30 	.word	0x0800ff30
 8009098:	08018cb0 	.word	0x08018cb0

0800909c <arm_rfft_512_fast_init_f32>:
 800909c:	b190      	cbz	r0, 80090c4 <arm_rfft_512_fast_init_f32+0x28>
 800909e:	b430      	push	{r4, r5}
 80090a0:	490a      	ldr	r1, [pc, #40]	@ (80090cc <arm_rfft_512_fast_init_f32+0x30>)
 80090a2:	4a0b      	ldr	r2, [pc, #44]	@ (80090d0 <arm_rfft_512_fast_init_f32+0x34>)
 80090a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80090a8:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80090ac:	8003      	strh	r3, [r0, #0]
 80090ae:	f44f 7500 	mov.w	r5, #512	@ 0x200
 80090b2:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 80090b6:	4b07      	ldr	r3, [pc, #28]	@ (80090d4 <arm_rfft_512_fast_init_f32+0x38>)
 80090b8:	8205      	strh	r5, [r0, #16]
 80090ba:	8184      	strh	r4, [r0, #12]
 80090bc:	6143      	str	r3, [r0, #20]
 80090be:	bc30      	pop	{r4, r5}
 80090c0:	2000      	movs	r0, #0
 80090c2:	4770      	bx	lr
 80090c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	0800cfdc 	.word	0x0800cfdc
 80090d0:	080143b0 	.word	0x080143b0
 80090d4:	0801d130 	.word	0x0801d130

080090d8 <arm_rfft_1024_fast_init_f32>:
 80090d8:	b190      	cbz	r0, 8009100 <arm_rfft_1024_fast_init_f32+0x28>
 80090da:	b430      	push	{r4, r5}
 80090dc:	490a      	ldr	r1, [pc, #40]	@ (8009108 <arm_rfft_1024_fast_init_f32+0x30>)
 80090de:	4a0b      	ldr	r2, [pc, #44]	@ (800910c <arm_rfft_1024_fast_init_f32+0x34>)
 80090e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80090e4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80090e8:	8003      	strh	r3, [r0, #0]
 80090ea:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 80090ee:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 80090f2:	4b07      	ldr	r3, [pc, #28]	@ (8009110 <arm_rfft_1024_fast_init_f32+0x38>)
 80090f4:	8205      	strh	r5, [r0, #16]
 80090f6:	8184      	strh	r4, [r0, #12]
 80090f8:	6143      	str	r3, [r0, #20]
 80090fa:	bc30      	pop	{r4, r5}
 80090fc:	2000      	movs	r0, #0
 80090fe:	4770      	bx	lr
 8009100:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	0800d3ac 	.word	0x0800d3ac
 800910c:	08014cb0 	.word	0x08014cb0
 8009110:	08015cb0 	.word	0x08015cb0

08009114 <arm_rfft_2048_fast_init_f32>:
 8009114:	b190      	cbz	r0, 800913c <arm_rfft_2048_fast_init_f32+0x28>
 8009116:	b430      	push	{r4, r5}
 8009118:	490a      	ldr	r1, [pc, #40]	@ (8009144 <arm_rfft_2048_fast_init_f32+0x30>)
 800911a:	4a0b      	ldr	r2, [pc, #44]	@ (8009148 <arm_rfft_2048_fast_init_f32+0x34>)
 800911c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009120:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009124:	8003      	strh	r3, [r0, #0]
 8009126:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800912a:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800912e:	4b07      	ldr	r3, [pc, #28]	@ (800914c <arm_rfft_2048_fast_init_f32+0x38>)
 8009130:	8205      	strh	r5, [r0, #16]
 8009132:	8184      	strh	r4, [r0, #12]
 8009134:	6143      	str	r3, [r0, #20]
 8009136:	bc30      	pop	{r4, r5}
 8009138:	2000      	movs	r0, #0
 800913a:	4770      	bx	lr
 800913c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	0800a244 	.word	0x0800a244
 8009148:	0800df30 	.word	0x0800df30
 800914c:	08016cb0 	.word	0x08016cb0

08009150 <arm_rfft_4096_fast_init_f32>:
 8009150:	b190      	cbz	r0, 8009178 <arm_rfft_4096_fast_init_f32+0x28>
 8009152:	b430      	push	{r4, r5}
 8009154:	490a      	ldr	r1, [pc, #40]	@ (8009180 <arm_rfft_4096_fast_init_f32+0x30>)
 8009156:	4a0b      	ldr	r2, [pc, #44]	@ (8009184 <arm_rfft_4096_fast_init_f32+0x34>)
 8009158:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800915c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009160:	8003      	strh	r3, [r0, #0]
 8009162:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 8009166:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800916a:	4b07      	ldr	r3, [pc, #28]	@ (8009188 <arm_rfft_4096_fast_init_f32+0x38>)
 800916c:	8205      	strh	r5, [r0, #16]
 800916e:	8184      	strh	r4, [r0, #12]
 8009170:	6143      	str	r3, [r0, #20]
 8009172:	bc30      	pop	{r4, r5}
 8009174:	2000      	movs	r0, #0
 8009176:	4770      	bx	lr
 8009178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800917c:	4770      	bx	lr
 800917e:	bf00      	nop
 8009180:	0800b21c 	.word	0x0800b21c
 8009184:	080103b0 	.word	0x080103b0
 8009188:	08019130 	.word	0x08019130

0800918c <arm_rfft_fast_init_f32>:
 800918c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009190:	d01f      	beq.n	80091d2 <arm_rfft_fast_init_f32+0x46>
 8009192:	d90b      	bls.n	80091ac <arm_rfft_fast_init_f32+0x20>
 8009194:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8009198:	d019      	beq.n	80091ce <arm_rfft_fast_init_f32+0x42>
 800919a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800919e:	d012      	beq.n	80091c6 <arm_rfft_fast_init_f32+0x3a>
 80091a0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80091a4:	d00d      	beq.n	80091c2 <arm_rfft_fast_init_f32+0x36>
 80091a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091aa:	4770      	bx	lr
 80091ac:	2940      	cmp	r1, #64	@ 0x40
 80091ae:	d00c      	beq.n	80091ca <arm_rfft_fast_init_f32+0x3e>
 80091b0:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80091b4:	d003      	beq.n	80091be <arm_rfft_fast_init_f32+0x32>
 80091b6:	2920      	cmp	r1, #32
 80091b8:	d1f5      	bne.n	80091a6 <arm_rfft_fast_init_f32+0x1a>
 80091ba:	4b07      	ldr	r3, [pc, #28]	@ (80091d8 <arm_rfft_fast_init_f32+0x4c>)
 80091bc:	4718      	bx	r3
 80091be:	4b07      	ldr	r3, [pc, #28]	@ (80091dc <arm_rfft_fast_init_f32+0x50>)
 80091c0:	4718      	bx	r3
 80091c2:	4b07      	ldr	r3, [pc, #28]	@ (80091e0 <arm_rfft_fast_init_f32+0x54>)
 80091c4:	4718      	bx	r3
 80091c6:	4b07      	ldr	r3, [pc, #28]	@ (80091e4 <arm_rfft_fast_init_f32+0x58>)
 80091c8:	4718      	bx	r3
 80091ca:	4b07      	ldr	r3, [pc, #28]	@ (80091e8 <arm_rfft_fast_init_f32+0x5c>)
 80091cc:	e7f6      	b.n	80091bc <arm_rfft_fast_init_f32+0x30>
 80091ce:	4b07      	ldr	r3, [pc, #28]	@ (80091ec <arm_rfft_fast_init_f32+0x60>)
 80091d0:	e7f4      	b.n	80091bc <arm_rfft_fast_init_f32+0x30>
 80091d2:	4b07      	ldr	r3, [pc, #28]	@ (80091f0 <arm_rfft_fast_init_f32+0x64>)
 80091d4:	e7f2      	b.n	80091bc <arm_rfft_fast_init_f32+0x30>
 80091d6:	bf00      	nop
 80091d8:	08008ffd 	.word	0x08008ffd
 80091dc:	08009065 	.word	0x08009065
 80091e0:	080090d9 	.word	0x080090d9
 80091e4:	08009151 	.word	0x08009151
 80091e8:	08009031 	.word	0x08009031
 80091ec:	08009115 	.word	0x08009115
 80091f0:	0800909d 	.word	0x0800909d

080091f4 <stage_rfft_f32>:
 80091f4:	b410      	push	{r4}
 80091f6:	edd1 7a00 	vldr	s15, [r1]
 80091fa:	ed91 7a01 	vldr	s14, [r1, #4]
 80091fe:	8804      	ldrh	r4, [r0, #0]
 8009200:	6940      	ldr	r0, [r0, #20]
 8009202:	ee37 7a07 	vadd.f32	s14, s14, s14
 8009206:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800920a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800920e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009212:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009216:	3c01      	subs	r4, #1
 8009218:	ee26 7a84 	vmul.f32	s14, s13, s8
 800921c:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009220:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8009224:	ed82 7a00 	vstr	s14, [r2]
 8009228:	edc2 7a01 	vstr	s15, [r2, #4]
 800922c:	3010      	adds	r0, #16
 800922e:	3210      	adds	r2, #16
 8009230:	3b08      	subs	r3, #8
 8009232:	3110      	adds	r1, #16
 8009234:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009238:	ed93 7a02 	vldr	s14, [r3, #8]
 800923c:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009240:	edd3 4a03 	vldr	s9, [r3, #12]
 8009244:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009248:	ed10 6a01 	vldr	s12, [r0, #-4]
 800924c:	ee77 5a45 	vsub.f32	s11, s14, s10
 8009250:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009254:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009258:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800925c:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009260:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009264:	ee37 7a23 	vadd.f32	s14, s14, s7
 8009268:	ee66 6a85 	vmul.f32	s13, s13, s10
 800926c:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009270:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009274:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009278:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800927c:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009280:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009284:	3c01      	subs	r4, #1
 8009286:	ed02 7a02 	vstr	s14, [r2, #-8]
 800928a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800928e:	f1a3 0308 	sub.w	r3, r3, #8
 8009292:	f101 0108 	add.w	r1, r1, #8
 8009296:	f100 0008 	add.w	r0, r0, #8
 800929a:	f102 0208 	add.w	r2, r2, #8
 800929e:	d1c9      	bne.n	8009234 <stage_rfft_f32+0x40>
 80092a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092a4:	4770      	bx	lr
 80092a6:	bf00      	nop

080092a8 <merge_rfft_f32>:
 80092a8:	b410      	push	{r4}
 80092aa:	edd1 7a00 	vldr	s15, [r1]
 80092ae:	edd1 6a01 	vldr	s13, [r1, #4]
 80092b2:	8804      	ldrh	r4, [r0, #0]
 80092b4:	6940      	ldr	r0, [r0, #20]
 80092b6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80092ba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80092be:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 80092c2:	ee27 7a04 	vmul.f32	s14, s14, s8
 80092c6:	ee67 7a84 	vmul.f32	s15, s15, s8
 80092ca:	3c01      	subs	r4, #1
 80092cc:	ed82 7a00 	vstr	s14, [r2]
 80092d0:	edc2 7a01 	vstr	s15, [r2, #4]
 80092d4:	b3dc      	cbz	r4, 800934e <merge_rfft_f32+0xa6>
 80092d6:	00e3      	lsls	r3, r4, #3
 80092d8:	3b08      	subs	r3, #8
 80092da:	440b      	add	r3, r1
 80092dc:	3010      	adds	r0, #16
 80092de:	3210      	adds	r2, #16
 80092e0:	3110      	adds	r1, #16
 80092e2:	ed11 5a02 	vldr	s10, [r1, #-8]
 80092e6:	ed93 7a02 	vldr	s14, [r3, #8]
 80092ea:	ed50 6a02 	vldr	s13, [r0, #-8]
 80092ee:	edd3 4a03 	vldr	s9, [r3, #12]
 80092f2:	ed51 7a01 	vldr	s15, [r1, #-4]
 80092f6:	ed10 6a01 	vldr	s12, [r0, #-4]
 80092fa:	ee75 5a47 	vsub.f32	s11, s10, s14
 80092fe:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009302:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009306:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800930a:	ee66 5a25 	vmul.f32	s11, s12, s11
 800930e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009312:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009316:	ee66 6a85 	vmul.f32	s13, s13, s10
 800931a:	ee26 6a05 	vmul.f32	s12, s12, s10
 800931e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009322:	ee37 7a46 	vsub.f32	s14, s14, s12
 8009326:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800932a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800932e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009332:	3c01      	subs	r4, #1
 8009334:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009338:	ed42 7a01 	vstr	s15, [r2, #-4]
 800933c:	f1a3 0308 	sub.w	r3, r3, #8
 8009340:	f101 0108 	add.w	r1, r1, #8
 8009344:	f100 0008 	add.w	r0, r0, #8
 8009348:	f102 0208 	add.w	r2, r2, #8
 800934c:	d1c9      	bne.n	80092e2 <merge_rfft_f32+0x3a>
 800934e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009352:	4770      	bx	lr

08009354 <arm_rfft_fast_f32>:
 8009354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009358:	8a05      	ldrh	r5, [r0, #16]
 800935a:	086d      	lsrs	r5, r5, #1
 800935c:	8005      	strh	r5, [r0, #0]
 800935e:	4604      	mov	r4, r0
 8009360:	4616      	mov	r6, r2
 8009362:	461d      	mov	r5, r3
 8009364:	b14b      	cbz	r3, 800937a <arm_rfft_fast_f32+0x26>
 8009366:	f7ff ff9f 	bl	80092a8 <merge_rfft_f32>
 800936a:	462a      	mov	r2, r5
 800936c:	4631      	mov	r1, r6
 800936e:	4620      	mov	r0, r4
 8009370:	2301      	movs	r3, #1
 8009372:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009376:	f000 bb33 	b.w	80099e0 <arm_cfft_f32>
 800937a:	460f      	mov	r7, r1
 800937c:	461a      	mov	r2, r3
 800937e:	2301      	movs	r3, #1
 8009380:	f000 fb2e 	bl	80099e0 <arm_cfft_f32>
 8009384:	4632      	mov	r2, r6
 8009386:	4639      	mov	r1, r7
 8009388:	4620      	mov	r0, r4
 800938a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800938e:	f7ff bf31 	b.w	80091f4 <stage_rfft_f32>
 8009392:	bf00      	nop

08009394 <arm_cfft_radix8by2_f32>:
 8009394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009398:	ed2d 8b08 	vpush	{d8-d11}
 800939c:	4607      	mov	r7, r0
 800939e:	4608      	mov	r0, r1
 80093a0:	f8b7 c000 	ldrh.w	ip, [r7]
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80093aa:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 80093ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80093b2:	f000 80b0 	beq.w	8009516 <arm_cfft_radix8by2_f32+0x182>
 80093b6:	008c      	lsls	r4, r1, #2
 80093b8:	3410      	adds	r4, #16
 80093ba:	f100 0310 	add.w	r3, r0, #16
 80093be:	1906      	adds	r6, r0, r4
 80093c0:	3210      	adds	r2, #16
 80093c2:	4444      	add	r4, r8
 80093c4:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 80093c8:	f108 0510 	add.w	r5, r8, #16
 80093cc:	ed15 2a04 	vldr	s4, [r5, #-16]
 80093d0:	ed55 2a03 	vldr	s5, [r5, #-12]
 80093d4:	ed54 4a04 	vldr	s9, [r4, #-16]
 80093d8:	ed14 4a03 	vldr	s8, [r4, #-12]
 80093dc:	ed14 6a02 	vldr	s12, [r4, #-8]
 80093e0:	ed54 5a01 	vldr	s11, [r4, #-4]
 80093e4:	ed53 3a04 	vldr	s7, [r3, #-16]
 80093e8:	ed15 0a02 	vldr	s0, [r5, #-8]
 80093ec:	ed55 0a01 	vldr	s1, [r5, #-4]
 80093f0:	ed56 6a04 	vldr	s13, [r6, #-16]
 80093f4:	ed16 3a03 	vldr	s6, [r6, #-12]
 80093f8:	ed13 7a03 	vldr	s14, [r3, #-12]
 80093fc:	ed13 5a02 	vldr	s10, [r3, #-8]
 8009400:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009404:	ed16 1a02 	vldr	s2, [r6, #-8]
 8009408:	ed56 1a01 	vldr	s3, [r6, #-4]
 800940c:	ee73 ba82 	vadd.f32	s23, s7, s4
 8009410:	ee37 ba22 	vadd.f32	s22, s14, s5
 8009414:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8009418:	ee33 9a04 	vadd.f32	s18, s6, s8
 800941c:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8009420:	ee75 aa00 	vadd.f32	s21, s10, s0
 8009424:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8009428:	ee71 8a06 	vadd.f32	s17, s2, s12
 800942c:	ed43 ba04 	vstr	s23, [r3, #-16]
 8009430:	ed03 ba03 	vstr	s22, [r3, #-12]
 8009434:	ed43 aa02 	vstr	s21, [r3, #-8]
 8009438:	ed03 aa01 	vstr	s20, [r3, #-4]
 800943c:	ed06 8a01 	vstr	s16, [r6, #-4]
 8009440:	ed46 9a04 	vstr	s19, [r6, #-16]
 8009444:	ed06 9a03 	vstr	s18, [r6, #-12]
 8009448:	ed46 8a02 	vstr	s17, [r6, #-8]
 800944c:	ee37 7a62 	vsub.f32	s14, s14, s5
 8009450:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8009454:	ee34 4a43 	vsub.f32	s8, s8, s6
 8009458:	ed52 6a03 	vldr	s13, [r2, #-12]
 800945c:	ed12 3a04 	vldr	s6, [r2, #-16]
 8009460:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8009464:	ee27 8a26 	vmul.f32	s16, s14, s13
 8009468:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800946c:	ee23 2a83 	vmul.f32	s4, s7, s6
 8009470:	ee64 4a83 	vmul.f32	s9, s9, s6
 8009474:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8009478:	ee27 7a03 	vmul.f32	s14, s14, s6
 800947c:	ee64 6a26 	vmul.f32	s13, s8, s13
 8009480:	ee24 4a03 	vmul.f32	s8, s8, s6
 8009484:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009488:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800948c:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8009490:	ee32 3a08 	vadd.f32	s6, s4, s16
 8009494:	ed05 7a03 	vstr	s14, [r5, #-12]
 8009498:	ed05 3a04 	vstr	s6, [r5, #-16]
 800949c:	ed04 4a04 	vstr	s8, [r4, #-16]
 80094a0:	ed44 6a03 	vstr	s13, [r4, #-12]
 80094a4:	ed12 7a01 	vldr	s14, [r2, #-4]
 80094a8:	ee76 6a41 	vsub.f32	s13, s12, s2
 80094ac:	ee35 5a40 	vsub.f32	s10, s10, s0
 80094b0:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80094b4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80094b8:	ed52 5a02 	vldr	s11, [r2, #-8]
 80094bc:	ee67 3a87 	vmul.f32	s7, s15, s14
 80094c0:	ee66 4a87 	vmul.f32	s9, s13, s14
 80094c4:	ee25 4a25 	vmul.f32	s8, s10, s11
 80094c8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80094cc:	ee25 5a07 	vmul.f32	s10, s10, s14
 80094d0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80094d4:	ee26 7a07 	vmul.f32	s14, s12, s14
 80094d8:	ee26 6a25 	vmul.f32	s12, s12, s11
 80094dc:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80094e0:	ee74 5a23 	vadd.f32	s11, s8, s7
 80094e4:	ee34 6ac6 	vsub.f32	s12, s9, s12
 80094e8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80094ec:	3310      	adds	r3, #16
 80094ee:	4563      	cmp	r3, ip
 80094f0:	ed45 5a02 	vstr	s11, [r5, #-8]
 80094f4:	f106 0610 	add.w	r6, r6, #16
 80094f8:	ed45 7a01 	vstr	s15, [r5, #-4]
 80094fc:	f102 0210 	add.w	r2, r2, #16
 8009500:	ed04 6a02 	vstr	s12, [r4, #-8]
 8009504:	ed04 7a01 	vstr	s14, [r4, #-4]
 8009508:	f105 0510 	add.w	r5, r5, #16
 800950c:	f104 0410 	add.w	r4, r4, #16
 8009510:	f47f af5c 	bne.w	80093cc <arm_cfft_radix8by2_f32+0x38>
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	b28c      	uxth	r4, r1
 8009518:	4621      	mov	r1, r4
 800951a:	2302      	movs	r3, #2
 800951c:	f000 fb42 	bl	8009ba4 <arm_radix8_butterfly_f32>
 8009520:	ecbd 8b08 	vpop	{d8-d11}
 8009524:	4621      	mov	r1, r4
 8009526:	687a      	ldr	r2, [r7, #4]
 8009528:	4640      	mov	r0, r8
 800952a:	2302      	movs	r3, #2
 800952c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009530:	f000 bb38 	b.w	8009ba4 <arm_radix8_butterfly_f32>

08009534 <arm_cfft_radix8by4_f32>:
 8009534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009538:	ed2d 8b0a 	vpush	{d8-d12}
 800953c:	b08d      	sub	sp, #52	@ 0x34
 800953e:	460d      	mov	r5, r1
 8009540:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009542:	8801      	ldrh	r1, [r0, #0]
 8009544:	6842      	ldr	r2, [r0, #4]
 8009546:	900a      	str	r0, [sp, #40]	@ 0x28
 8009548:	0849      	lsrs	r1, r1, #1
 800954a:	008b      	lsls	r3, r1, #2
 800954c:	18ee      	adds	r6, r5, r3
 800954e:	18f0      	adds	r0, r6, r3
 8009550:	edd0 5a00 	vldr	s11, [r0]
 8009554:	edd5 7a00 	vldr	s15, [r5]
 8009558:	ed96 7a00 	vldr	s14, [r6]
 800955c:	edd0 3a01 	vldr	s7, [r0, #4]
 8009560:	ed96 4a01 	vldr	s8, [r6, #4]
 8009564:	ed95 5a01 	vldr	s10, [r5, #4]
 8009568:	9008      	str	r0, [sp, #32]
 800956a:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800956e:	18c7      	adds	r7, r0, r3
 8009570:	edd7 4a00 	vldr	s9, [r7]
 8009574:	ed97 3a01 	vldr	s6, [r7, #4]
 8009578:	9701      	str	r7, [sp, #4]
 800957a:	ee77 6a06 	vadd.f32	s13, s14, s12
 800957e:	462c      	mov	r4, r5
 8009580:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009584:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009588:	ee16 ca90 	vmov	ip, s13
 800958c:	f844 cb08 	str.w	ip, [r4], #8
 8009590:	ee75 6a23 	vadd.f32	s13, s10, s7
 8009594:	edd6 5a01 	vldr	s11, [r6, #4]
 8009598:	edd7 2a01 	vldr	s5, [r7, #4]
 800959c:	9404      	str	r4, [sp, #16]
 800959e:	ee35 5a63 	vsub.f32	s10, s10, s7
 80095a2:	ee74 3a27 	vadd.f32	s7, s8, s15
 80095a6:	ee36 6a47 	vsub.f32	s12, s12, s14
 80095aa:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80095ae:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80095b2:	0849      	lsrs	r1, r1, #1
 80095b4:	f102 0e08 	add.w	lr, r2, #8
 80095b8:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80095bc:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80095c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80095c2:	ee35 4a47 	vsub.f32	s8, s10, s14
 80095c6:	f1a1 0902 	sub.w	r9, r1, #2
 80095ca:	f8cd e00c 	str.w	lr, [sp, #12]
 80095ce:	4631      	mov	r1, r6
 80095d0:	ee13 ea90 	vmov	lr, s7
 80095d4:	ee36 6a64 	vsub.f32	s12, s12, s9
 80095d8:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80095dc:	4604      	mov	r4, r0
 80095de:	edc5 5a01 	vstr	s11, [r5, #4]
 80095e2:	ee37 7a05 	vadd.f32	s14, s14, s10
 80095e6:	f841 eb08 	str.w	lr, [r1], #8
 80095ea:	ee34 5a24 	vadd.f32	s10, s8, s9
 80095ee:	ee16 ea10 	vmov	lr, s12
 80095f2:	ed86 5a01 	vstr	s10, [r6, #4]
 80095f6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80095fa:	f844 eb08 	str.w	lr, [r4], #8
 80095fe:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009602:	edc0 6a01 	vstr	s13, [r0, #4]
 8009606:	9405      	str	r4, [sp, #20]
 8009608:	4604      	mov	r4, r0
 800960a:	ee17 0a90 	vmov	r0, s15
 800960e:	9106      	str	r1, [sp, #24]
 8009610:	ee37 7a64 	vsub.f32	s14, s14, s9
 8009614:	f102 0110 	add.w	r1, r2, #16
 8009618:	46bc      	mov	ip, r7
 800961a:	9100      	str	r1, [sp, #0]
 800961c:	f847 0b08 	str.w	r0, [r7], #8
 8009620:	f102 0118 	add.w	r1, r2, #24
 8009624:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8009628:	9102      	str	r1, [sp, #8]
 800962a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800962e:	9007      	str	r0, [sp, #28]
 8009630:	f000 8134 	beq.w	800989c <arm_cfft_radix8by4_f32+0x368>
 8009634:	f102 0920 	add.w	r9, r2, #32
 8009638:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800963c:	9a01      	ldr	r2, [sp, #4]
 800963e:	f8dd a000 	ldr.w	sl, [sp]
 8009642:	3b0c      	subs	r3, #12
 8009644:	4683      	mov	fp, r0
 8009646:	4463      	add	r3, ip
 8009648:	f105 0e10 	add.w	lr, r5, #16
 800964c:	f1a4 010c 	sub.w	r1, r4, #12
 8009650:	f104 0510 	add.w	r5, r4, #16
 8009654:	f1a6 0c0c 	sub.w	ip, r6, #12
 8009658:	f1a2 040c 	sub.w	r4, r2, #12
 800965c:	f106 0010 	add.w	r0, r6, #16
 8009660:	3210      	adds	r2, #16
 8009662:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8009666:	ed55 5a02 	vldr	s11, [r5, #-8]
 800966a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800966e:	ed52 1a02 	vldr	s3, [r2, #-8]
 8009672:	ed55 6a01 	vldr	s13, [r5, #-4]
 8009676:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800967a:	ed12 1a01 	vldr	s2, [r2, #-4]
 800967e:	ed10 8a01 	vldr	s16, [r0, #-4]
 8009682:	ee35 4a25 	vadd.f32	s8, s10, s11
 8009686:	ee30 6a26 	vadd.f32	s12, s0, s13
 800968a:	ee37 7a84 	vadd.f32	s14, s15, s8
 800968e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8009692:	ee37 7a21 	vadd.f32	s14, s14, s3
 8009696:	ee75 5a65 	vsub.f32	s11, s10, s11
 800969a:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800969e:	ed10 7a01 	vldr	s14, [r0, #-4]
 80096a2:	ed52 6a01 	vldr	s13, [r2, #-4]
 80096a6:	ee36 7a07 	vadd.f32	s14, s12, s14
 80096aa:	ee78 aa25 	vadd.f32	s21, s16, s11
 80096ae:	ee37 7a26 	vadd.f32	s14, s14, s13
 80096b2:	ee70 3a67 	vsub.f32	s7, s0, s15
 80096b6:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80096ba:	ed94 7a02 	vldr	s14, [r4, #8]
 80096be:	ed9c 2a02 	vldr	s4, [ip, #8]
 80096c2:	ed91 ba02 	vldr	s22, [r1, #8]
 80096c6:	edd3 9a02 	vldr	s19, [r3, #8]
 80096ca:	edd4 2a01 	vldr	s5, [r4, #4]
 80096ce:	ed9c 9a01 	vldr	s18, [ip, #4]
 80096d2:	ed93 5a01 	vldr	s10, [r3, #4]
 80096d6:	edd1 0a01 	vldr	s1, [r1, #4]
 80096da:	ee72 6a07 	vadd.f32	s13, s4, s14
 80096de:	ee32 2a47 	vsub.f32	s4, s4, s14
 80096e2:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80096e6:	ee79 4a22 	vadd.f32	s9, s18, s5
 80096ea:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80096ee:	ee79 2a62 	vsub.f32	s5, s18, s5
 80096f2:	ed8c 7a02 	vstr	s14, [ip, #8]
 80096f6:	ed91 7a01 	vldr	s14, [r1, #4]
 80096fa:	edd3 8a01 	vldr	s17, [r3, #4]
 80096fe:	ee34 7a87 	vadd.f32	s14, s9, s14
 8009702:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8009706:	ee37 7a28 	vadd.f32	s14, s14, s17
 800970a:	ee32 9a60 	vsub.f32	s18, s4, s1
 800970e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8009712:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8009716:	ed1a aa02 	vldr	s20, [sl, #-8]
 800971a:	ee73 8a22 	vadd.f32	s17, s6, s5
 800971e:	ee39 9a05 	vadd.f32	s18, s18, s10
 8009722:	ee7a aac1 	vsub.f32	s21, s21, s2
 8009726:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800972a:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800972e:	ee69 ba07 	vmul.f32	s23, s18, s14
 8009732:	ee6a aa87 	vmul.f32	s21, s21, s14
 8009736:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800973a:	ee63 ca87 	vmul.f32	s25, s7, s14
 800973e:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8009742:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8009746:	ee68 8a87 	vmul.f32	s17, s17, s14
 800974a:	ee73 3aea 	vsub.f32	s7, s7, s21
 800974e:	ee78 8a89 	vadd.f32	s17, s17, s18
 8009752:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8009756:	ee3b aaca 	vsub.f32	s20, s23, s20
 800975a:	ee34 4a67 	vsub.f32	s8, s8, s15
 800975e:	ee76 6acb 	vsub.f32	s13, s13, s22
 8009762:	ee36 6a48 	vsub.f32	s12, s12, s16
 8009766:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800976a:	ed00 7a02 	vstr	s14, [r0, #-8]
 800976e:	ed40 3a01 	vstr	s7, [r0, #-4]
 8009772:	edc1 8a01 	vstr	s17, [r1, #4]
 8009776:	ed81 aa02 	vstr	s20, [r1, #8]
 800977a:	ed59 3a04 	vldr	s7, [r9, #-16]
 800977e:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8009782:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8009786:	ed59 6a03 	vldr	s13, [r9, #-12]
 800978a:	ee34 4a61 	vsub.f32	s8, s8, s3
 800978e:	ee36 6a41 	vsub.f32	s12, s12, s2
 8009792:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8009796:	ee66 9a26 	vmul.f32	s19, s12, s13
 800979a:	ee24 9a23 	vmul.f32	s18, s8, s7
 800979e:	ee26 6a23 	vmul.f32	s12, s12, s7
 80097a2:	ee24 4a26 	vmul.f32	s8, s8, s13
 80097a6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80097aa:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80097ae:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80097b2:	ee36 6a44 	vsub.f32	s12, s12, s8
 80097b6:	ee37 7a64 	vsub.f32	s14, s14, s9
 80097ba:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80097be:	ee79 3a29 	vadd.f32	s7, s18, s19
 80097c2:	ee75 6a60 	vsub.f32	s13, s10, s1
 80097c6:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80097ca:	ee77 7a80 	vadd.f32	s15, s15, s0
 80097ce:	ed45 3a02 	vstr	s7, [r5, #-8]
 80097d2:	ed05 6a01 	vstr	s12, [r5, #-4]
 80097d6:	ed84 7a01 	vstr	s14, [r4, #4]
 80097da:	ed84 4a02 	vstr	s8, [r4, #8]
 80097de:	ee35 6a81 	vadd.f32	s12, s11, s2
 80097e2:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80097e6:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 80097ea:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 80097ee:	ee33 3a62 	vsub.f32	s6, s6, s5
 80097f2:	ee77 7ae1 	vsub.f32	s15, s15, s3
 80097f6:	ee67 2a26 	vmul.f32	s5, s14, s13
 80097fa:	ee67 4aa6 	vmul.f32	s9, s15, s13
 80097fe:	ee26 5a25 	vmul.f32	s10, s12, s11
 8009802:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009806:	ee26 6a26 	vmul.f32	s12, s12, s13
 800980a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800980e:	ee63 6a26 	vmul.f32	s13, s6, s13
 8009812:	ee23 3a25 	vmul.f32	s6, s6, s11
 8009816:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800981a:	ee75 5a24 	vadd.f32	s11, s10, s9
 800981e:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8009822:	ee36 7a87 	vadd.f32	s14, s13, s14
 8009826:	f1bb 0b01 	subs.w	fp, fp, #1
 800982a:	ed42 5a02 	vstr	s11, [r2, #-8]
 800982e:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009832:	f10e 0e08 	add.w	lr, lr, #8
 8009836:	ed83 3a02 	vstr	s6, [r3, #8]
 800983a:	ed83 7a01 	vstr	s14, [r3, #4]
 800983e:	f1ac 0c08 	sub.w	ip, ip, #8
 8009842:	f10a 0a08 	add.w	sl, sl, #8
 8009846:	f100 0008 	add.w	r0, r0, #8
 800984a:	f1a1 0108 	sub.w	r1, r1, #8
 800984e:	f109 0910 	add.w	r9, r9, #16
 8009852:	f105 0508 	add.w	r5, r5, #8
 8009856:	f1a4 0408 	sub.w	r4, r4, #8
 800985a:	f108 0818 	add.w	r8, r8, #24
 800985e:	f102 0208 	add.w	r2, r2, #8
 8009862:	f1a3 0308 	sub.w	r3, r3, #8
 8009866:	f47f aefc 	bne.w	8009662 <arm_cfft_radix8by4_f32+0x12e>
 800986a:	9907      	ldr	r1, [sp, #28]
 800986c:	9800      	ldr	r0, [sp, #0]
 800986e:	00cb      	lsls	r3, r1, #3
 8009870:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8009874:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8009878:	9100      	str	r1, [sp, #0]
 800987a:	9904      	ldr	r1, [sp, #16]
 800987c:	4419      	add	r1, r3
 800987e:	9104      	str	r1, [sp, #16]
 8009880:	9903      	ldr	r1, [sp, #12]
 8009882:	4419      	add	r1, r3
 8009884:	9103      	str	r1, [sp, #12]
 8009886:	9906      	ldr	r1, [sp, #24]
 8009888:	4419      	add	r1, r3
 800988a:	9106      	str	r1, [sp, #24]
 800988c:	9905      	ldr	r1, [sp, #20]
 800988e:	441f      	add	r7, r3
 8009890:	4419      	add	r1, r3
 8009892:	9b02      	ldr	r3, [sp, #8]
 8009894:	9105      	str	r1, [sp, #20]
 8009896:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800989a:	9302      	str	r3, [sp, #8]
 800989c:	9904      	ldr	r1, [sp, #16]
 800989e:	9805      	ldr	r0, [sp, #20]
 80098a0:	ed91 4a00 	vldr	s8, [r1]
 80098a4:	edd0 6a00 	vldr	s13, [r0]
 80098a8:	9b06      	ldr	r3, [sp, #24]
 80098aa:	ed97 3a00 	vldr	s6, [r7]
 80098ae:	edd3 7a00 	vldr	s15, [r3]
 80098b2:	edd0 4a01 	vldr	s9, [r0, #4]
 80098b6:	edd1 3a01 	vldr	s7, [r1, #4]
 80098ba:	ed97 2a01 	vldr	s4, [r7, #4]
 80098be:	ed93 7a01 	vldr	s14, [r3, #4]
 80098c2:	9a03      	ldr	r2, [sp, #12]
 80098c4:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 80098c8:	ee34 6a26 	vadd.f32	s12, s8, s13
 80098cc:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80098d0:	ee37 5a86 	vadd.f32	s10, s15, s12
 80098d4:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80098d8:	ee35 5a03 	vadd.f32	s10, s10, s6
 80098dc:	ee74 6a66 	vsub.f32	s13, s8, s13
 80098e0:	ed81 5a00 	vstr	s10, [r1]
 80098e4:	ed93 5a01 	vldr	s10, [r3, #4]
 80098e8:	edd7 4a01 	vldr	s9, [r7, #4]
 80098ec:	ee35 5a85 	vadd.f32	s10, s11, s10
 80098f0:	ee37 4a26 	vadd.f32	s8, s14, s13
 80098f4:	ee35 5a24 	vadd.f32	s10, s10, s9
 80098f8:	ee73 4ae7 	vsub.f32	s9, s7, s15
 80098fc:	ed81 5a01 	vstr	s10, [r1, #4]
 8009900:	edd2 1a00 	vldr	s3, [r2]
 8009904:	edd2 2a01 	vldr	s5, [r2, #4]
 8009908:	ee34 5a83 	vadd.f32	s10, s9, s6
 800990c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8009910:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009914:	ee64 4a21 	vmul.f32	s9, s8, s3
 8009918:	ee24 4a22 	vmul.f32	s8, s8, s5
 800991c:	ee65 2a22 	vmul.f32	s5, s10, s5
 8009920:	ee25 5a21 	vmul.f32	s10, s10, s3
 8009924:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8009928:	ee35 5a44 	vsub.f32	s10, s10, s8
 800992c:	edc3 2a00 	vstr	s5, [r3]
 8009930:	ed83 5a01 	vstr	s10, [r3, #4]
 8009934:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8009938:	9b00      	ldr	r3, [sp, #0]
 800993a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800993e:	ed93 4a01 	vldr	s8, [r3, #4]
 8009942:	ed93 5a00 	vldr	s10, [r3]
 8009946:	9b02      	ldr	r3, [sp, #8]
 8009948:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800994c:	ee66 4a05 	vmul.f32	s9, s12, s10
 8009950:	ee25 5a85 	vmul.f32	s10, s11, s10
 8009954:	ee26 6a04 	vmul.f32	s12, s12, s8
 8009958:	ee65 5a84 	vmul.f32	s11, s11, s8
 800995c:	ee35 6a46 	vsub.f32	s12, s10, s12
 8009960:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8009964:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8009968:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800996c:	ed80 6a01 	vstr	s12, [r0, #4]
 8009970:	edc0 5a00 	vstr	s11, [r0]
 8009974:	edd3 5a01 	vldr	s11, [r3, #4]
 8009978:	edd3 6a00 	vldr	s13, [r3]
 800997c:	ee37 7a02 	vadd.f32	s14, s14, s4
 8009980:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8009984:	ee27 6a26 	vmul.f32	s12, s14, s13
 8009988:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800998c:	ee27 7a25 	vmul.f32	s14, s14, s11
 8009990:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009994:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009998:	ee76 7a27 	vadd.f32	s15, s12, s15
 800999c:	ed87 7a01 	vstr	s14, [r7, #4]
 80099a0:	edc7 7a00 	vstr	s15, [r7]
 80099a4:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 80099a8:	4621      	mov	r1, r4
 80099aa:	686a      	ldr	r2, [r5, #4]
 80099ac:	2304      	movs	r3, #4
 80099ae:	f000 f8f9 	bl	8009ba4 <arm_radix8_butterfly_f32>
 80099b2:	4630      	mov	r0, r6
 80099b4:	4621      	mov	r1, r4
 80099b6:	686a      	ldr	r2, [r5, #4]
 80099b8:	2304      	movs	r3, #4
 80099ba:	f000 f8f3 	bl	8009ba4 <arm_radix8_butterfly_f32>
 80099be:	9808      	ldr	r0, [sp, #32]
 80099c0:	686a      	ldr	r2, [r5, #4]
 80099c2:	4621      	mov	r1, r4
 80099c4:	2304      	movs	r3, #4
 80099c6:	f000 f8ed 	bl	8009ba4 <arm_radix8_butterfly_f32>
 80099ca:	686a      	ldr	r2, [r5, #4]
 80099cc:	9801      	ldr	r0, [sp, #4]
 80099ce:	4621      	mov	r1, r4
 80099d0:	2304      	movs	r3, #4
 80099d2:	b00d      	add	sp, #52	@ 0x34
 80099d4:	ecbd 8b0a 	vpop	{d8-d12}
 80099d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099dc:	f000 b8e2 	b.w	8009ba4 <arm_radix8_butterfly_f32>

080099e0 <arm_cfft_f32>:
 80099e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099e4:	2a01      	cmp	r2, #1
 80099e6:	4606      	mov	r6, r0
 80099e8:	4617      	mov	r7, r2
 80099ea:	460c      	mov	r4, r1
 80099ec:	4698      	mov	r8, r3
 80099ee:	8805      	ldrh	r5, [r0, #0]
 80099f0:	d056      	beq.n	8009aa0 <arm_cfft_f32+0xc0>
 80099f2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80099f6:	d063      	beq.n	8009ac0 <arm_cfft_f32+0xe0>
 80099f8:	d916      	bls.n	8009a28 <arm_cfft_f32+0x48>
 80099fa:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80099fe:	d01a      	beq.n	8009a36 <arm_cfft_f32+0x56>
 8009a00:	d947      	bls.n	8009a92 <arm_cfft_f32+0xb2>
 8009a02:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8009a06:	d05b      	beq.n	8009ac0 <arm_cfft_f32+0xe0>
 8009a08:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8009a0c:	d105      	bne.n	8009a1a <arm_cfft_f32+0x3a>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	6872      	ldr	r2, [r6, #4]
 8009a12:	4629      	mov	r1, r5
 8009a14:	4620      	mov	r0, r4
 8009a16:	f000 f8c5 	bl	8009ba4 <arm_radix8_butterfly_f32>
 8009a1a:	f1b8 0f00 	cmp.w	r8, #0
 8009a1e:	d111      	bne.n	8009a44 <arm_cfft_f32+0x64>
 8009a20:	2f01      	cmp	r7, #1
 8009a22:	d016      	beq.n	8009a52 <arm_cfft_f32+0x72>
 8009a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a28:	2d20      	cmp	r5, #32
 8009a2a:	d049      	beq.n	8009ac0 <arm_cfft_f32+0xe0>
 8009a2c:	d935      	bls.n	8009a9a <arm_cfft_f32+0xba>
 8009a2e:	2d40      	cmp	r5, #64	@ 0x40
 8009a30:	d0ed      	beq.n	8009a0e <arm_cfft_f32+0x2e>
 8009a32:	2d80      	cmp	r5, #128	@ 0x80
 8009a34:	d1f1      	bne.n	8009a1a <arm_cfft_f32+0x3a>
 8009a36:	4621      	mov	r1, r4
 8009a38:	4630      	mov	r0, r6
 8009a3a:	f7ff fcab 	bl	8009394 <arm_cfft_radix8by2_f32>
 8009a3e:	f1b8 0f00 	cmp.w	r8, #0
 8009a42:	d0ed      	beq.n	8009a20 <arm_cfft_f32+0x40>
 8009a44:	68b2      	ldr	r2, [r6, #8]
 8009a46:	89b1      	ldrh	r1, [r6, #12]
 8009a48:	4620      	mov	r0, r4
 8009a4a:	f000 f841 	bl	8009ad0 <arm_bitreversal_32>
 8009a4e:	2f01      	cmp	r7, #1
 8009a50:	d1e8      	bne.n	8009a24 <arm_cfft_f32+0x44>
 8009a52:	ee07 5a90 	vmov	s15, r5
 8009a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a5e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009a62:	2d00      	cmp	r5, #0
 8009a64:	d0de      	beq.n	8009a24 <arm_cfft_f32+0x44>
 8009a66:	f104 0108 	add.w	r1, r4, #8
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	429d      	cmp	r5, r3
 8009a70:	f101 0108 	add.w	r1, r1, #8
 8009a74:	ed11 7a04 	vldr	s14, [r1, #-16]
 8009a78:	ed51 7a03 	vldr	s15, [r1, #-12]
 8009a7c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009a80:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009a84:	ed01 7a04 	vstr	s14, [r1, #-16]
 8009a88:	ed41 7a03 	vstr	s15, [r1, #-12]
 8009a8c:	d1ee      	bne.n	8009a6c <arm_cfft_f32+0x8c>
 8009a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a92:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8009a96:	d0ba      	beq.n	8009a0e <arm_cfft_f32+0x2e>
 8009a98:	e7bf      	b.n	8009a1a <arm_cfft_f32+0x3a>
 8009a9a:	2d10      	cmp	r5, #16
 8009a9c:	d0cb      	beq.n	8009a36 <arm_cfft_f32+0x56>
 8009a9e:	e7bc      	b.n	8009a1a <arm_cfft_f32+0x3a>
 8009aa0:	b19d      	cbz	r5, 8009aca <arm_cfft_f32+0xea>
 8009aa2:	f101 030c 	add.w	r3, r1, #12
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	ed53 7a02 	vldr	s15, [r3, #-8]
 8009aac:	3201      	adds	r2, #1
 8009aae:	eef1 7a67 	vneg.f32	s15, s15
 8009ab2:	4295      	cmp	r5, r2
 8009ab4:	ed43 7a02 	vstr	s15, [r3, #-8]
 8009ab8:	f103 0308 	add.w	r3, r3, #8
 8009abc:	d1f4      	bne.n	8009aa8 <arm_cfft_f32+0xc8>
 8009abe:	e798      	b.n	80099f2 <arm_cfft_f32+0x12>
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	f7ff fd36 	bl	8009534 <arm_cfft_radix8by4_f32>
 8009ac8:	e7a7      	b.n	8009a1a <arm_cfft_f32+0x3a>
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d0aa      	beq.n	8009a24 <arm_cfft_f32+0x44>
 8009ace:	e7b9      	b.n	8009a44 <arm_cfft_f32+0x64>

08009ad0 <arm_bitreversal_32>:
 8009ad0:	b1e9      	cbz	r1, 8009b0e <arm_bitreversal_32+0x3e>
 8009ad2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ad4:	2500      	movs	r5, #0
 8009ad6:	f102 0e02 	add.w	lr, r2, #2
 8009ada:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8009ade:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8009ae2:	08a4      	lsrs	r4, r4, #2
 8009ae4:	089b      	lsrs	r3, r3, #2
 8009ae6:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8009aea:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8009aee:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8009af2:	00a6      	lsls	r6, r4, #2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8009afa:	3304      	adds	r3, #4
 8009afc:	1d34      	adds	r4, r6, #4
 8009afe:	3502      	adds	r5, #2
 8009b00:	58c6      	ldr	r6, [r0, r3]
 8009b02:	5907      	ldr	r7, [r0, r4]
 8009b04:	50c7      	str	r7, [r0, r3]
 8009b06:	428d      	cmp	r5, r1
 8009b08:	5106      	str	r6, [r0, r4]
 8009b0a:	d3e6      	bcc.n	8009ada <arm_bitreversal_32+0xa>
 8009b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b0e:	4770      	bx	lr

08009b10 <arm_cos_f32>:
 8009b10:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8009b98 <arm_cos_f32+0x88>
 8009b14:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009b18:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8009b1c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009b20:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b28:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009b2c:	d504      	bpl.n	8009b38 <arm_cos_f32+0x28>
 8009b2e:	ee17 3a90 	vmov	r3, s15
 8009b32:	3b01      	subs	r3, #1
 8009b34:	ee07 3a90 	vmov	s15, r3
 8009b38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b3c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8009b9c <arm_cos_f32+0x8c>
 8009b40:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009b44:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009b48:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8009b4c:	ee17 3a90 	vmov	r3, s15
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b56:	d21a      	bcs.n	8009b8e <arm_cos_f32+0x7e>
 8009b58:	ee07 3a90 	vmov	s15, r3
 8009b5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b60:	1c59      	adds	r1, r3, #1
 8009b62:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009b66:	4a0e      	ldr	r2, [pc, #56]	@ (8009ba0 <arm_cos_f32+0x90>)
 8009b68:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009b6c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009b70:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009b74:	ed93 7a00 	vldr	s14, [r3]
 8009b78:	edd2 6a00 	vldr	s13, [r2]
 8009b7c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009b80:	ee20 0a26 	vmul.f32	s0, s0, s13
 8009b84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b88:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009b8c:	4770      	bx	lr
 8009b8e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009b92:	2101      	movs	r1, #1
 8009b94:	2300      	movs	r3, #0
 8009b96:	e7e6      	b.n	8009b66 <arm_cos_f32+0x56>
 8009b98:	3e22f983 	.word	0x3e22f983
 8009b9c:	44000000 	.word	0x44000000
 8009ba0:	0800d72c 	.word	0x0800d72c

08009ba4 <arm_radix8_butterfly_f32>:
 8009ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba8:	ed2d 8b10 	vpush	{d8-d15}
 8009bac:	b095      	sub	sp, #84	@ 0x54
 8009bae:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	ed9f bab9 	vldr	s22, [pc, #740]	@ 8009e9c <arm_radix8_butterfly_f32+0x2f8>
 8009bba:	9012      	str	r0, [sp, #72]	@ 0x48
 8009bbc:	468b      	mov	fp, r1
 8009bbe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009bc0:	4689      	mov	r9, r1
 8009bc2:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8009bc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009bc8:	960f      	str	r6, [sp, #60]	@ 0x3c
 8009bca:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8009bce:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 8009bd2:	eb03 0508 	add.w	r5, r3, r8
 8009bd6:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8009bda:	eb05 040e 	add.w	r4, r5, lr
 8009bde:	0137      	lsls	r7, r6, #4
 8009be0:	eba6 030a 	sub.w	r3, r6, sl
 8009be4:	eb04 000e 	add.w	r0, r4, lr
 8009be8:	44b2      	add	sl, r6
 8009bea:	1d3a      	adds	r2, r7, #4
 8009bec:	9702      	str	r7, [sp, #8]
 8009bee:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8009bf2:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8009bf6:	ebae 0c06 	sub.w	ip, lr, r6
 8009bfa:	9703      	str	r7, [sp, #12]
 8009bfc:	eb03 0708 	add.w	r7, r3, r8
 8009c00:	9701      	str	r7, [sp, #4]
 8009c02:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8009c06:	9706      	str	r7, [sp, #24]
 8009c08:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8009c0a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8009c0e:	f10e 0104 	add.w	r1, lr, #4
 8009c12:	4439      	add	r1, r7
 8009c14:	443a      	add	r2, r7
 8009c16:	0137      	lsls	r7, r6, #4
 8009c18:	00f6      	lsls	r6, r6, #3
 8009c1a:	9704      	str	r7, [sp, #16]
 8009c1c:	9605      	str	r6, [sp, #20]
 8009c1e:	9f01      	ldr	r7, [sp, #4]
 8009c20:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009c22:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8009c26:	f04f 0c00 	mov.w	ip, #0
 8009c2a:	edd4 6a00 	vldr	s13, [r4]
 8009c2e:	edd7 1a00 	vldr	s3, [r7]
 8009c32:	ed16 aa01 	vldr	s20, [r6, #-4]
 8009c36:	edd5 5a00 	vldr	s11, [r5]
 8009c3a:	ed52 9a01 	vldr	s19, [r2, #-4]
 8009c3e:	ed90 6a00 	vldr	s12, [r0]
 8009c42:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009c46:	ed93 3a00 	vldr	s6, [r3]
 8009c4a:	ee39 0a86 	vadd.f32	s0, s19, s12
 8009c4e:	ee33 2a21 	vadd.f32	s4, s6, s3
 8009c52:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8009c56:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8009c5a:	ee35 7a02 	vadd.f32	s14, s10, s4
 8009c5e:	ee34 4a80 	vadd.f32	s8, s9, s0
 8009c62:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009c66:	ee74 6a07 	vadd.f32	s13, s8, s14
 8009c6a:	ee34 4a47 	vsub.f32	s8, s8, s14
 8009c6e:	ed46 6a01 	vstr	s13, [r6, #-4]
 8009c72:	ed85 4a00 	vstr	s8, [r5]
 8009c76:	edd1 6a00 	vldr	s13, [r1]
 8009c7a:	ed94 9a01 	vldr	s18, [r4, #4]
 8009c7e:	edd3 2a01 	vldr	s5, [r3, #4]
 8009c82:	edd7 8a01 	vldr	s17, [r7, #4]
 8009c86:	edd6 0a00 	vldr	s1, [r6]
 8009c8a:	edd5 3a01 	vldr	s7, [r5, #4]
 8009c8e:	ed90 8a01 	vldr	s16, [r0, #4]
 8009c92:	ed92 7a00 	vldr	s14, [r2]
 8009c96:	ee33 3a61 	vsub.f32	s6, s6, s3
 8009c9a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8009c9e:	ee72 aae8 	vsub.f32	s21, s5, s17
 8009ca2:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8009ca6:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8009caa:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009cae:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8009cb2:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8009cb6:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8009cba:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8009cbe:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8009cc2:	ee77 0a08 	vadd.f32	s1, s14, s16
 8009cc6:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8009cca:	ee37 7a48 	vsub.f32	s14, s14, s16
 8009cce:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8009cd2:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8009cd6:	ee76 6a89 	vadd.f32	s13, s13, s18
 8009cda:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8009cde:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009ce2:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8009ce6:	ee35 5a42 	vsub.f32	s10, s10, s4
 8009cea:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8009cee:	ee33 2a20 	vadd.f32	s4, s6, s1
 8009cf2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8009cf6:	ee33 3a60 	vsub.f32	s6, s6, s1
 8009cfa:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8009cfe:	ee77 0a01 	vadd.f32	s1, s14, s2
 8009d02:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8009d06:	ee37 7a41 	vsub.f32	s14, s14, s2
 8009d0a:	ee73 1a84 	vadd.f32	s3, s7, s8
 8009d0e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8009d12:	ee76 3a27 	vadd.f32	s7, s12, s15
 8009d16:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009d1a:	ee32 8a00 	vadd.f32	s16, s4, s0
 8009d1e:	ee33 1a45 	vsub.f32	s2, s6, s10
 8009d22:	ee32 2a40 	vsub.f32	s4, s4, s0
 8009d26:	ee35 5a03 	vadd.f32	s10, s10, s6
 8009d2a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8009d2e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8009d32:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8009d36:	ee34 6a67 	vsub.f32	s12, s8, s15
 8009d3a:	ee75 4a87 	vadd.f32	s9, s11, s14
 8009d3e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8009d42:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8009d46:	ee77 7a84 	vadd.f32	s15, s15, s8
 8009d4a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8009d4e:	44dc      	add	ip, fp
 8009d50:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8009d54:	45e1      	cmp	r9, ip
 8009d56:	ed86 8a00 	vstr	s16, [r6]
 8009d5a:	ed85 2a01 	vstr	s4, [r5, #4]
 8009d5e:	4456      	add	r6, sl
 8009d60:	ed02 0a01 	vstr	s0, [r2, #-4]
 8009d64:	4455      	add	r5, sl
 8009d66:	edc0 6a00 	vstr	s13, [r0]
 8009d6a:	ed82 1a00 	vstr	s2, [r2]
 8009d6e:	ed80 5a01 	vstr	s10, [r0, #4]
 8009d72:	4452      	add	r2, sl
 8009d74:	ed01 3a01 	vstr	s6, [r1, #-4]
 8009d78:	4450      	add	r0, sl
 8009d7a:	edc7 2a00 	vstr	s5, [r7]
 8009d7e:	edc4 4a00 	vstr	s9, [r4]
 8009d82:	ed83 7a00 	vstr	s14, [r3]
 8009d86:	edc1 5a00 	vstr	s11, [r1]
 8009d8a:	edc7 3a01 	vstr	s7, [r7, #4]
 8009d8e:	4451      	add	r1, sl
 8009d90:	ed84 6a01 	vstr	s12, [r4, #4]
 8009d94:	4457      	add	r7, sl
 8009d96:	edc3 7a01 	vstr	s15, [r3, #4]
 8009d9a:	4454      	add	r4, sl
 8009d9c:	4453      	add	r3, sl
 8009d9e:	f63f af44 	bhi.w	8009c2a <arm_radix8_butterfly_f32+0x86>
 8009da2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009da4:	2b07      	cmp	r3, #7
 8009da6:	f240 81b7 	bls.w	800a118 <arm_radix8_butterfly_f32+0x574>
 8009daa:	9b06      	ldr	r3, [sp, #24]
 8009dac:	9903      	ldr	r1, [sp, #12]
 8009dae:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009db0:	9e05      	ldr	r6, [sp, #20]
 8009db2:	9a04      	ldr	r2, [sp, #16]
 8009db4:	f103 0c08 	add.w	ip, r3, #8
 8009db8:	9b02      	ldr	r3, [sp, #8]
 8009dba:	3108      	adds	r1, #8
 8009dbc:	f108 0808 	add.w	r8, r8, #8
 8009dc0:	1841      	adds	r1, r0, r1
 8009dc2:	3608      	adds	r6, #8
 8009dc4:	330c      	adds	r3, #12
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	4444      	add	r4, r8
 8009dca:	18c3      	adds	r3, r0, r3
 8009dcc:	9109      	str	r1, [sp, #36]	@ 0x24
 8009dce:	1981      	adds	r1, r0, r6
 8009dd0:	f10e 0e08 	add.w	lr, lr, #8
 8009dd4:	3208      	adds	r2, #8
 8009dd6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009dd8:	9107      	str	r1, [sp, #28]
 8009dda:	4604      	mov	r4, r0
 8009ddc:	4601      	mov	r1, r0
 8009dde:	9304      	str	r3, [sp, #16]
 8009de0:	f100 030c 	add.w	r3, r0, #12
 8009de4:	4474      	add	r4, lr
 8009de6:	f04f 0801 	mov.w	r8, #1
 8009dea:	1882      	adds	r2, r0, r2
 8009dec:	4461      	add	r1, ip
 8009dee:	9305      	str	r3, [sp, #20]
 8009df0:	464b      	mov	r3, r9
 8009df2:	940a      	str	r4, [sp, #40]	@ 0x28
 8009df4:	46c1      	mov	r9, r8
 8009df6:	9208      	str	r2, [sp, #32]
 8009df8:	46d8      	mov	r8, fp
 8009dfa:	9106      	str	r1, [sp, #24]
 8009dfc:	f04f 0e00 	mov.w	lr, #0
 8009e00:	469b      	mov	fp, r3
 8009e02:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e04:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009e06:	449e      	add	lr, r3
 8009e08:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8009e0c:	441a      	add	r2, r3
 8009e0e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009e10:	441a      	add	r2, r3
 8009e12:	18d4      	adds	r4, r2, r3
 8009e14:	18e5      	adds	r5, r4, r3
 8009e16:	18ee      	adds	r6, r5, r3
 8009e18:	18f7      	adds	r7, r6, r3
 8009e1a:	eb07 0c03 	add.w	ip, r7, r3
 8009e1e:	920d      	str	r2, [sp, #52]	@ 0x34
 8009e20:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8009e24:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8009e28:	910c      	str	r1, [sp, #48]	@ 0x30
 8009e2a:	4419      	add	r1, r3
 8009e2c:	9103      	str	r1, [sp, #12]
 8009e2e:	4419      	add	r1, r3
 8009e30:	18ca      	adds	r2, r1, r3
 8009e32:	9202      	str	r2, [sp, #8]
 8009e34:	441a      	add	r2, r3
 8009e36:	18d0      	adds	r0, r2, r3
 8009e38:	ed92 ea01 	vldr	s28, [r2, #4]
 8009e3c:	9a02      	ldr	r2, [sp, #8]
 8009e3e:	edd4 7a00 	vldr	s15, [r4]
 8009e42:	edd2 da01 	vldr	s27, [r2, #4]
 8009e46:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009e48:	ed91 da01 	vldr	s26, [r1, #4]
 8009e4c:	ed92 ca01 	vldr	s24, [r2, #4]
 8009e50:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e52:	9903      	ldr	r1, [sp, #12]
 8009e54:	edcd 7a03 	vstr	s15, [sp, #12]
 8009e58:	edd2 7a00 	vldr	s15, [r2]
 8009e5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009e5e:	edcd 7a02 	vstr	s15, [sp, #8]
 8009e62:	edd2 7a00 	vldr	s15, [r2]
 8009e66:	edd0 ea01 	vldr	s29, [r0, #4]
 8009e6a:	edd1 ca01 	vldr	s25, [r1, #4]
 8009e6e:	eddc ba00 	vldr	s23, [ip]
 8009e72:	edd7 aa00 	vldr	s21, [r7]
 8009e76:	ed96 aa00 	vldr	s20, [r6]
 8009e7a:	edd5 9a00 	vldr	s19, [r5]
 8009e7e:	edcd 7a01 	vstr	s15, [sp, #4]
 8009e82:	4403      	add	r3, r0
 8009e84:	ed93 fa01 	vldr	s30, [r3, #4]
 8009e88:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8009e8c:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8009e90:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8009e98:	46cc      	mov	ip, r9
 8009e9a:	e001      	b.n	8009ea0 <arm_radix8_butterfly_f32+0x2fc>
 8009e9c:	3f3504f3 	.word	0x3f3504f3
 8009ea0:	ed91 6a00 	vldr	s12, [r1]
 8009ea4:	ed93 5a00 	vldr	s10, [r3]
 8009ea8:	edd0 fa00 	vldr	s31, [r0]
 8009eac:	edd4 7a00 	vldr	s15, [r4]
 8009eb0:	ed95 7a00 	vldr	s14, [r5]
 8009eb4:	ed56 3a01 	vldr	s7, [r6, #-4]
 8009eb8:	ed17 3a01 	vldr	s6, [r7, #-4]
 8009ebc:	ed92 2a00 	vldr	s4, [r2]
 8009ec0:	ed96 0a00 	vldr	s0, [r6]
 8009ec4:	ee33 8a85 	vadd.f32	s16, s7, s10
 8009ec8:	ee32 1a06 	vadd.f32	s2, s4, s12
 8009ecc:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8009ed0:	ee77 4a87 	vadd.f32	s9, s15, s14
 8009ed4:	ee78 1a04 	vadd.f32	s3, s16, s8
 8009ed8:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009edc:	ee32 2a46 	vsub.f32	s4, s4, s12
 8009ee0:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8009ee4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ee8:	ed06 6a01 	vstr	s12, [r6, #-4]
 8009eec:	edd4 8a01 	vldr	s17, [r4, #4]
 8009ef0:	ed92 9a01 	vldr	s18, [r2, #4]
 8009ef4:	edd7 0a00 	vldr	s1, [r7]
 8009ef8:	edd1 2a01 	vldr	s5, [r1, #4]
 8009efc:	ed95 7a01 	vldr	s14, [r5, #4]
 8009f00:	ed93 6a01 	vldr	s12, [r3, #4]
 8009f04:	edd0 5a01 	vldr	s11, [r0, #4]
 8009f08:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009f0c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8009f10:	ee39 5a62 	vsub.f32	s10, s18, s5
 8009f14:	ee78 fac7 	vsub.f32	s31, s17, s14
 8009f18:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009f1c:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009f20:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8009f24:	ee79 2a22 	vadd.f32	s5, s18, s5
 8009f28:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009f2c:	ee72 7a67 	vsub.f32	s15, s4, s15
 8009f30:	ee30 2a06 	vadd.f32	s4, s0, s12
 8009f34:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8009f38:	ee71 4a64 	vsub.f32	s9, s2, s9
 8009f3c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8009f40:	ee32 1a08 	vadd.f32	s2, s4, s16
 8009f44:	ee72 fa87 	vadd.f32	s31, s5, s14
 8009f48:	ee32 2a48 	vsub.f32	s4, s4, s16
 8009f4c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009f50:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8009f54:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8009f58:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8009f5c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8009f60:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8009f64:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8009f68:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009f6c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8009f70:	ee74 0a22 	vadd.f32	s1, s8, s5
 8009f74:	ee36 0a28 	vadd.f32	s0, s12, s17
 8009f78:	ee74 2a62 	vsub.f32	s5, s8, s5
 8009f7c:	ee36 6a68 	vsub.f32	s12, s12, s17
 8009f80:	ee32 4a64 	vsub.f32	s8, s4, s9
 8009f84:	ee73 8a09 	vadd.f32	s17, s6, s18
 8009f88:	ee74 4a82 	vadd.f32	s9, s9, s4
 8009f8c:	ee33 9a49 	vsub.f32	s18, s6, s18
 8009f90:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8009f94:	ee35 3a85 	vadd.f32	s6, s11, s10
 8009f98:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8009f9c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8009fa0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8009fa4:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8009fa8:	ee30 7a68 	vsub.f32	s14, s0, s17
 8009fac:	ee35 8a03 	vadd.f32	s16, s10, s6
 8009fb0:	ee38 0a80 	vadd.f32	s0, s17, s0
 8009fb4:	ee73 3a82 	vadd.f32	s7, s7, s4
 8009fb8:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8009fbc:	ed9d 2a01 	vldr	s4, [sp, #4]
 8009fc0:	eddd 1a02 	vldr	s3, [sp, #8]
 8009fc4:	ee35 5a43 	vsub.f32	s10, s10, s6
 8009fc8:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8009fcc:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8009fd0:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8009fd4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009fd8:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8009fdc:	ee76 5a49 	vsub.f32	s11, s12, s18
 8009fe0:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8009fe4:	ee39 6a06 	vadd.f32	s12, s18, s12
 8009fe8:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8009fec:	ee21 4a84 	vmul.f32	s8, s3, s8
 8009ff0:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8009ff4:	ee22 7a07 	vmul.f32	s14, s4, s14
 8009ff8:	ee22 2a08 	vmul.f32	s4, s4, s16
 8009ffc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800a000:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800a004:	ee31 1a09 	vadd.f32	s2, s2, s18
 800a008:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800a00c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800a010:	ee74 0a60 	vsub.f32	s1, s8, s1
 800a014:	ee37 7a48 	vsub.f32	s14, s14, s16
 800a018:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800a01c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800a020:	ee72 1a21 	vadd.f32	s3, s4, s3
 800a024:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800a028:	ee38 2a89 	vadd.f32	s4, s17, s18
 800a02c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800a030:	ee38 8a04 	vadd.f32	s16, s16, s8
 800a034:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800a038:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800a03c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800a040:	eddd 5a03 	vldr	s11, [sp, #12]
 800a044:	edc6 fa00 	vstr	s31, [r6]
 800a048:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800a04c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800a050:	ee30 0a45 	vsub.f32	s0, s0, s10
 800a054:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800a058:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800a05c:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800a060:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800a064:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800a068:	ee25 6a86 	vmul.f32	s12, s11, s12
 800a06c:	ee74 4a89 	vadd.f32	s9, s9, s18
 800a070:	ee34 3a43 	vsub.f32	s6, s8, s6
 800a074:	ee78 8a85 	vadd.f32	s17, s17, s10
 800a078:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a07c:	44c4      	add	ip, r8
 800a07e:	45e3      	cmp	fp, ip
 800a080:	edc3 3a00 	vstr	s7, [r3]
 800a084:	edc3 6a01 	vstr	s13, [r3, #4]
 800a088:	4456      	add	r6, sl
 800a08a:	ed07 1a01 	vstr	s2, [r7, #-4]
 800a08e:	edc7 0a00 	vstr	s1, [r7]
 800a092:	4453      	add	r3, sl
 800a094:	ed80 2a00 	vstr	s4, [r0]
 800a098:	edc0 2a01 	vstr	s5, [r0, #4]
 800a09c:	4457      	add	r7, sl
 800a09e:	edc2 1a00 	vstr	s3, [r2]
 800a0a2:	ed82 7a01 	vstr	s14, [r2, #4]
 800a0a6:	4450      	add	r0, sl
 800a0a8:	ed85 8a00 	vstr	s16, [r5]
 800a0ac:	ed85 0a01 	vstr	s0, [r5, #4]
 800a0b0:	4452      	add	r2, sl
 800a0b2:	edc1 4a00 	vstr	s9, [r1]
 800a0b6:	4455      	add	r5, sl
 800a0b8:	ed81 3a01 	vstr	s6, [r1, #4]
 800a0bc:	edc4 8a00 	vstr	s17, [r4]
 800a0c0:	ed84 6a01 	vstr	s12, [r4, #4]
 800a0c4:	4451      	add	r1, sl
 800a0c6:	4454      	add	r4, sl
 800a0c8:	f63f aeea 	bhi.w	8009ea0 <arm_radix8_butterfly_f32+0x2fc>
 800a0cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0ce:	3308      	adds	r3, #8
 800a0d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0d4:	3308      	adds	r3, #8
 800a0d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0da:	3308      	adds	r3, #8
 800a0dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0de:	9b08      	ldr	r3, [sp, #32]
 800a0e0:	3308      	adds	r3, #8
 800a0e2:	9308      	str	r3, [sp, #32]
 800a0e4:	9b07      	ldr	r3, [sp, #28]
 800a0e6:	3308      	adds	r3, #8
 800a0e8:	9307      	str	r3, [sp, #28]
 800a0ea:	9b06      	ldr	r3, [sp, #24]
 800a0ec:	3308      	adds	r3, #8
 800a0ee:	9306      	str	r3, [sp, #24]
 800a0f0:	9b05      	ldr	r3, [sp, #20]
 800a0f2:	3308      	adds	r3, #8
 800a0f4:	9305      	str	r3, [sp, #20]
 800a0f6:	9b04      	ldr	r3, [sp, #16]
 800a0f8:	3308      	adds	r3, #8
 800a0fa:	9304      	str	r3, [sp, #16]
 800a0fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0fe:	f109 0901 	add.w	r9, r9, #1
 800a102:	454b      	cmp	r3, r9
 800a104:	f47f ae7d 	bne.w	8009e02 <arm_radix8_butterfly_f32+0x25e>
 800a108:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a10a:	00db      	lsls	r3, r3, #3
 800a10c:	b29b      	uxth	r3, r3
 800a10e:	46d9      	mov	r9, fp
 800a110:	9310      	str	r3, [sp, #64]	@ 0x40
 800a112:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800a116:	e554      	b.n	8009bc2 <arm_radix8_butterfly_f32+0x1e>
 800a118:	b015      	add	sp, #84	@ 0x54
 800a11a:	ecbd 8b10 	vpop	{d8-d15}
 800a11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a122:	bf00      	nop

0800a124 <memset>:
 800a124:	4402      	add	r2, r0
 800a126:	4603      	mov	r3, r0
 800a128:	4293      	cmp	r3, r2
 800a12a:	d100      	bne.n	800a12e <memset+0xa>
 800a12c:	4770      	bx	lr
 800a12e:	f803 1b01 	strb.w	r1, [r3], #1
 800a132:	e7f9      	b.n	800a128 <memset+0x4>

0800a134 <__libc_init_array>:
 800a134:	b570      	push	{r4, r5, r6, lr}
 800a136:	4d0d      	ldr	r5, [pc, #52]	@ (800a16c <__libc_init_array+0x38>)
 800a138:	4c0d      	ldr	r4, [pc, #52]	@ (800a170 <__libc_init_array+0x3c>)
 800a13a:	1b64      	subs	r4, r4, r5
 800a13c:	10a4      	asrs	r4, r4, #2
 800a13e:	2600      	movs	r6, #0
 800a140:	42a6      	cmp	r6, r4
 800a142:	d109      	bne.n	800a158 <__libc_init_array+0x24>
 800a144:	4d0b      	ldr	r5, [pc, #44]	@ (800a174 <__libc_init_array+0x40>)
 800a146:	4c0c      	ldr	r4, [pc, #48]	@ (800a178 <__libc_init_array+0x44>)
 800a148:	f000 f818 	bl	800a17c <_init>
 800a14c:	1b64      	subs	r4, r4, r5
 800a14e:	10a4      	asrs	r4, r4, #2
 800a150:	2600      	movs	r6, #0
 800a152:	42a6      	cmp	r6, r4
 800a154:	d105      	bne.n	800a162 <__libc_init_array+0x2e>
 800a156:	bd70      	pop	{r4, r5, r6, pc}
 800a158:	f855 3b04 	ldr.w	r3, [r5], #4
 800a15c:	4798      	blx	r3
 800a15e:	3601      	adds	r6, #1
 800a160:	e7ee      	b.n	800a140 <__libc_init_array+0xc>
 800a162:	f855 3b04 	ldr.w	r3, [r5], #4
 800a166:	4798      	blx	r3
 800a168:	3601      	adds	r6, #1
 800a16a:	e7f2      	b.n	800a152 <__libc_init_array+0x1e>
 800a16c:	0801da38 	.word	0x0801da38
 800a170:	0801da38 	.word	0x0801da38
 800a174:	0801da38 	.word	0x0801da38
 800a178:	0801da3c 	.word	0x0801da3c

0800a17c <_init>:
 800a17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a17e:	bf00      	nop
 800a180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a182:	bc08      	pop	{r3}
 800a184:	469e      	mov	lr, r3
 800a186:	4770      	bx	lr

0800a188 <_fini>:
 800a188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a18a:	bf00      	nop
 800a18c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a18e:	bc08      	pop	{r3}
 800a190:	469e      	mov	lr, r3
 800a192:	4770      	bx	lr
