<stg><name>contours_finder</name>


<trans_list>

<trans id="792" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="3" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="6" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="6" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="8" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="9" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="17" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_56" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="17" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="18" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="21" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="22" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="23" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="29" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="31" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="32" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="p_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="p_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="35" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="p_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="37" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="p_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="38" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="40" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="40" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="tmp_104" val="0"/>
</and_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="45" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="47" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="49" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="54" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="55" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="56" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="57" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="60" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="62" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="98" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i1* %female_match_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str101, i32 0, i32 0, [1 x i8]* @p_str102, [1 x i8]* @p_str103, [1 x i8]* @p_str104, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str105, [1 x i8]* @p_str106)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i1* %female_match_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str95, i32 0, i32 0, [1 x i8]* @p_str96, [1 x i8]* @p_str97, [1 x i8]* @p_str98, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str99, [1 x i8]* @p_str100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i1* %female_match_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str89, i32 0, i32 0, [1 x i8]* @p_str90, [1 x i8]* @p_str91, [1 x i8]* @p_str92, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str93, [1 x i8]* @p_str94)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i1* %female_match_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i1* %female_match_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str77, i32 0, i32 0, [1 x i8]* @p_str78, [1 x i8]* @p_str79, [1 x i8]* @p_str80, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str81, [1 x i8]* @p_str82)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i1* %female_match_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str72, [1 x i8]* @p_str73, [1 x i8]* @p_str74, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str75, [1 x i8]* @p_str76)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %female_match_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str66, [1 x i8]* @p_str67, [1 x i8]* @p_str68, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str69, [1 x i8]* @p_str70)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i1* %male_match_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i1* %male_match_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str53, i32 0, i32 0, [1 x i8]* @p_str54, [1 x i8]* @p_str55, [1 x i8]* @p_str56, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str57, [1 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i1* %male_match_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str48, [1 x i8]* @p_str49, [1 x i8]* @p_str50, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str51, [1 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i1* %male_match_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [1 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i1* %male_match_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i1* %male_match_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str31, [1 x i8]* @p_str32, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str33, [1 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %male_match_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str25, [1 x i8]* @p_str26, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str27, [1 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_STREAM_V_data_V), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_keep_V), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_strb_V), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_STREAM_V_data_V), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_keep_V), !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_strb_V), !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i8* %male_match_V_data_V), !map !114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i1* %male_match_V_keep_V), !map !118

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i1* %male_match_V_strb_V), !map !122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i1* %male_match_V_user_V), !map !126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i1* %male_match_V_last_V), !map !130

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i1* %male_match_V_id_V), !map !134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(i1* %male_match_V_dest_V), !map !138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i8* %female_match_V_data_V), !map !142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i1* %female_match_V_keep_V), !map !146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap(i1* %female_match_V_strb_V), !map !150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap(i1* %female_match_V_user_V), !map !154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap(i1* %female_match_V_last_V), !map !158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap(i1* %female_match_V_id_V), !map !162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap(i1* %female_match_V_dest_V), !map !166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %counter_area_out), !map !170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %mean_x_position), !map !176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %mean_y_position), !map !180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @contours_finder_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str3, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str4, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:48  %empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="14">
<![CDATA[
:49  %tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:50  %count_4 = load i32* @width_count, align 4

]]></Node>
<StgValue><ssdm name="count_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:51  %height_count_load = load i32* @height_count, align 4

]]></Node>
<StgValue><ssdm name="height_count_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_3 = or i32 %height_count_load, %count_4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %tmp_4 = icmp eq i32 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:54  br i1 %tmp_4, label %.preheader65.preheader, label %.loopexit64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader65:0  %count = phi i9 [ %count_2, %1 ], [ 0, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader65:1  %tmp_5 = icmp eq i9 %count, -256

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader65:3  %count_2 = add i9 %count, 1

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:4  br i1 %tmp_5, label %.preheader63.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_6 = zext i9 %count to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %counter_area_addr = getelementptr inbounds [256 x i32]* @counter_area, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="counter_area_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store i32 0, i32* %counter_area_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sum_x_values_addr = getelementptr inbounds [256 x i32]* @sum_x_values, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_x_values_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store i32 0, i32* %sum_x_values_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sum_y_values_addr = getelementptr inbounds [256 x i32]* @sum_y_values, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sum_y_values_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store i32 0, i32* %sum_y_values_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %first_hole_center_x_s = getelementptr inbounds [256 x i16]* @first_hole_center_x, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="first_hole_center_x_s"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:8  store i16 0, i16* %first_hole_center_x_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.preheader:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader63:0  %count_1 = phi i10 [ %count_3, %2 ], [ 0, %.preheader63.preheader ]

]]></Node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader63:1  %tmp_8 = icmp eq i10 %count_1, -512

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader63:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader63:3  %count_3 = add i10 %count_1, 1

]]></Node>
<StgValue><ssdm name="count_3"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader63:4  br i1 %tmp_8, label %.loopexit64.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_9 = zext i10 %count_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %previous_row_addr = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="previous_row_addr"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 0, i8* %previous_row_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %probable_new_holes_t_1 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:4  store i8 0, i8* %probable_new_holes_t_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %holes_max_left_addr = getelementptr inbounds [512 x i16]* @holes_max_left, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="holes_max_left_addr"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:6  store i16 511, i16* %holes_max_left_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %holes_max_right_addr = getelementptr inbounds [512 x i16]* @holes_max_right, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="holes_max_right_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:8  store i16 0, i16* %holes_max_right_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %holes_start_height_a = getelementptr inbounds [512 x i16]* @holes_start_height, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="holes_start_height_a"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:10  store i16 511, i16* %holes_start_height_a, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.loopexit64.loopexit:0  br label %.loopexit64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit64:0  %tmp_s = icmp eq i32 %height_count_load, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
.loopexit64:1  %id_load = load i16* @id, align 2

]]></Node>
<StgValue><ssdm name="id_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
.loopexit64:2  %tmp_data_V_3 = load i8* @marked_on_line, align 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
.loopexit64:3  %diagonal_pixel_load = load i8* @diagonal_pixel, align 1

]]></Node>
<StgValue><ssdm name="diagonal_pixel_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit64:4  br i1 %tmp_s, label %3, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_2 = zext i32 %count_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %previous_row_addr_1 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="previous_row_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="9">
<![CDATA[
:2  %tmp_data_V_2 = load i8* %previous_row_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_13 = icmp eq i8 %tmp_data_V, -1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_1 = icmp eq i8 %tmp_data_V, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %4, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_15 = zext i32 %count_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %previous_row_addr_2 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="previous_row_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 0, i8* %previous_row_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = icmp eq i32 %count_4, 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_14, label %9, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_22 = zext i32 %count_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %previous_row_addr_3 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="previous_row_addr_3"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="9">
<![CDATA[
:2  %previous_row_load = load i8* %previous_row_addr_3, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="16">
<![CDATA[
:0  %tmp_27 = trunc i16 %id_load to i8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %tmp_27, i8* getelementptr inbounds ([512 x i8]* @previous_row, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_21 = add i16 1, %id_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store i16 %tmp_21, i16* @id, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="9">
<![CDATA[
:2  %tmp_data_V_2 = load i8* %previous_row_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
:10  %tmp_7 = zext i8 %tmp_data_V_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %counter_area_addr_1 = getelementptr inbounds [256 x i32]* @counter_area, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="counter_area_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="8">
<![CDATA[
:12  %counter_area_load = load i32* %counter_area_addr_1, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sum_x_values_addr_1 = getelementptr inbounds [256 x i32]* @sum_x_values, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_x_values_addr_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="8">
<![CDATA[
:16  %sum_x_values_load = load i32* %sum_x_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %sum_y_values_addr_1 = getelementptr inbounds [256 x i32]* @sum_y_values, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sum_y_values_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
:20  %sum_y_values_load = load i32* %sum_y_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="32">
<![CDATA[
:3  %tmp = trunc i32 %count_4 to i16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="32">
<![CDATA[
:4  %tmp_20 = trunc i32 %height_count_load to i16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %heigth_count_assign = add i16 -1, %tmp_20

]]></Node>
<StgValue><ssdm name="heigth_count_assign"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_i = or i16 %heigth_count_assign, %tmp

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %aValue_user_V_4 = icmp eq i16 %tmp_i, 0

]]></Node>
<StgValue><ssdm name="aValue_user_V_4"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %aValue_last_V_2 = icmp eq i16 %tmp, 511

]]></Node>
<StgValue><ssdm name="aValue_last_V_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:9  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V_2, i1 true, i1 true, i1 %aValue_user_V_4, i1 %aValue_last_V_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="8">
<![CDATA[
:12  %counter_area_load = load i32* %counter_area_addr_1, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="8">
<![CDATA[
:16  %sum_x_values_load = load i32* %sum_x_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="8">
<![CDATA[
:20  %sum_y_values_load = load i32* %sum_y_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="232" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:9  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V_2, i1 true, i1 true, i1 %aValue_user_V_4, i1 %aValue_last_V_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = add i32 1, %counter_area_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:14  store i32 %tmp_10, i32* %counter_area_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_11 = add i32 %sum_x_values_load, %count_4

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:18  store i32 %tmp_11, i32* %sum_x_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_12 = add i32 %sum_y_values_load, %height_count_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:22  store i32 %tmp_12, i32* %sum_y_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24  br i1 %tmp_13, label %14, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_18 = icmp eq i8 %diagonal_pixel_load, 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_19 = icmp eq i8 %tmp_data_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond1 = or i1 %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond1, label %._crit_edge77, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = add i32 %count_4, -1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_25 = zext i32 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %previous_row_addr_7 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="previous_row_addr_7"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_1 = load i8* %previous_row_addr_7, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_16 = icmp eq i8 %tmp_data_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_17 = icmp eq i32 %count_4, 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_16, label %26, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_17, label %.critedge40, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_34 = add i32 %count_4, -1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_35 = zext i32 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %previous_row_addr_6 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="previous_row_addr_6"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_4 = load i8* %previous_row_addr_6, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_4"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_17, label %._crit_edge75, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_31 = add i32 %count_4, -1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_32 = zext i32 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %previous_row_addr_5 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="previous_row_addr_5"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_3 = load i8* %previous_row_addr_5, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_1 = load i8* %previous_row_addr_7, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_1"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_26 = icmp eq i8 %previous_row_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_26, label %._crit_edge77, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %probable_new_holes_t_4 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_4"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:1  store i8 %previous_row_load_1, i8* %probable_new_holes_t_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge77:0  %tmp_41 = icmp eq i32 %count_4, 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge77:1  br i1 %tmp_41, label %.critedge, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_46 = add i32 %count_4, -1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_47 = zext i32 %tmp_46 to i64

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %probable_new_holes_t_5 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_5"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
:3  %probable_new_holes_t_6 = load i8* %probable_new_holes_t_5, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="273" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="9">
<![CDATA[
:3  %probable_new_holes_t_6 = load i8* %probable_new_holes_t_5, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_6"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_48 = icmp eq i8 %probable_new_holes_t_6, 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_48, label %._crit_edge80, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_19, label %._crit_edge81, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %probable_new_holes_t_7 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_7"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:1  store i8 %probable_new_holes_t_6, i8* %probable_new_holes_t_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_48" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge81:0  br label %._crit_edge80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge80:0  br label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.critedge:0  store i8 0, i8* %previous_row_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %.critedge40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_4 = load i8* %previous_row_addr_6, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_4"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_36 = icmp eq i8 %previous_row_load_4, 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_37 = icmp eq i8 %previous_row_load_4, %tmp_data_V_2

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_cond = or i1 %tmp_36, %tmp_37

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %or_cond, label %.critedge40, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_40 = icmp eq i8 %tmp_data_V_3, 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_40, label %.loopexit62, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_42 = zext i8 %tmp_data_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %counter_area_addr_2 = getelementptr inbounds [256 x i32]* @counter_area, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="counter_area_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="8">
<![CDATA[
:6  %counter_area_load_1 = load i32* %counter_area_addr_2, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load_1"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %sum_x_values_addr_2 = getelementptr inbounds [256 x i32]* @sum_x_values, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="sum_x_values_addr_2"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
:11  %sum_x_values_load_1 = load i32* %sum_x_values_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load_1"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sum_y_values_addr_2 = getelementptr inbounds [256 x i32]* @sum_y_values, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="sum_y_values_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="8">
<![CDATA[
:16  %sum_y_values_load_1 = load i32* %sum_y_values_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="298" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="8">
<![CDATA[
:6  %counter_area_load_1 = load i32* %counter_area_addr_2, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load_1"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_43 = add i32 %counter_area_load_1, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
:11  %sum_x_values_load_1 = load i32* %sum_x_values_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load_1"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_44 = add i32 %sum_x_values_load_1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="8">
<![CDATA[
:16  %sum_y_values_load_1 = load i32* %sum_y_values_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load_1"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_45 = add i32 %sum_y_values_load_1, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="304" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store i32 %tmp_43, i32* %counter_area_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:13  store i32 %tmp_44, i32* %sum_x_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:18  store i32 %tmp_45, i32* %sum_y_values_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="307" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_i1 = or i16 %tmp_20, %tmp

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %aValue_user_V = icmp eq i16 %tmp_i1, 0

]]></Node>
<StgValue><ssdm name="aValue_user_V"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %male_match_V_data_V, i1* %male_match_V_keep_V, i1* %male_match_V_strb_V, i1* %male_match_V_user_V, i1* %male_match_V_last_V, i1* %male_match_V_id_V, i1* %male_match_V_dest_V, i8 %tmp_data_V_2, i1 true, i1 true, i1 %aValue_user_V, i1 %aValue_last_V_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %female_match_V_data_V, i1* %female_match_V_keep_V, i1* %female_match_V_strb_V, i1* %female_match_V_user_V, i1* %female_match_V_last_V, i1* %female_match_V_id_V, i1* %female_match_V_dest_V, i8 %tmp_data_V_3, i1 true, i1 true, i1 %aValue_user_V, i1 %aValue_last_V_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store i32 0, i32* %counter_area_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:14  store i32 0, i32* %sum_x_values_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:19  store i32 0, i32* %sum_y_values_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %count1 = phi i10 [ 0, %18 ], [ %count_5, %._crit_edge72 ]

]]></Node>
<StgValue><ssdm name="count1"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %count1, -512

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %count_5 = add i10 %count1, 1

]]></Node>
<StgValue><ssdm name="count_5"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.loopexit62.loopexit, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_49 = zext i10 %count1 to i64

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %probable_new_holes_t_2 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_2"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="9">
<![CDATA[
:2  %probable_new_holes_t_3 = load i8* %probable_new_holes_t_2, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_3"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.loopexit62.loopexit:0  br label %.loopexit62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit62:0  %marked_on_line_flag = phi i1 [ true, %17 ], [ false, %.loopexit62.loopexit ]

]]></Node>
<StgValue><ssdm name="marked_on_line_flag"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit62:1  %sent_match = phi i1 [ false, %17 ], [ true, %.loopexit62.loopexit ]

]]></Node>
<StgValue><ssdm name="sent_match"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
.loopexit62:2  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="327" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="9">
<![CDATA[
:2  %probable_new_holes_t_3 = load i8* %probable_new_holes_t_2, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_3"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_50 = icmp eq i8 %probable_new_holes_t_3, %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_50, label %21, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:0  store i8 %tmp_data_V_2, i8* %probable_new_holes_t_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:0  %holes_buffer_addr = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="holes_buffer_addr"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge:1  %holes_buffer_load = load i8* %holes_buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="334" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge:1  %holes_buffer_load = load i8* %holes_buffer_addr, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %tmp_51 = icmp eq i8 %holes_buffer_load, %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %tmp_51, label %22, label %._crit_edge72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:0  store i8 %tmp_data_V_2, i8* %holes_buffer_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge72:0  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %count2 = phi i32 [ %count_4, %.loopexit62 ], [ %count_6, %24 ]

]]></Node>
<StgValue><ssdm name="count2"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_52 = zext i32 %count2 to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %previous_row_addr_8 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="previous_row_addr_8"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_5 = load i8* %previous_row_addr_8, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="344" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_5 = load i8* %previous_row_addr_8, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_5"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_53 = icmp eq i8 %previous_row_load_5, 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_53, label %25, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="9">
<![CDATA[
:0  %previous_row_load_6 = load i8* %previous_row_addr_1, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_6"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %count_6 = add i32 %count2, -1

]]></Node>
<StgValue><ssdm name="count_6"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_54 = add i16 %id_load, -1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_54, i16* @id, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %sent_match, label %._crit_edge73, label %.critedge40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1">
<![CDATA[
.critedge40:0  %marked_on_line_flag_1 = phi i1 [ false, %.critedge39 ], [ false, %15 ], [ false, %16 ], [ %marked_on_line_flag, %25 ], [ true, %.critedge ]

]]></Node>
<StgValue><ssdm name="marked_on_line_flag_1"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.critedge40:1  %marked_on_line_new_1 = phi i8 [ undef, %.critedge39 ], [ undef, %15 ], [ undef, %16 ], [ %tmp_data_V_2, %25 ], [ 0, %.critedge ]

]]></Node>
<StgValue><ssdm name="marked_on_line_new_1"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1">
<![CDATA[
.critedge40:2  %diagonal_pixel_flag_1 = phi i1 [ true, %.critedge39 ], [ false, %15 ], [ false, %16 ], [ true, %25 ], [ true, %.critedge ]

]]></Node>
<StgValue><ssdm name="diagonal_pixel_flag_1"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.critedge40:3  %diagonal_pixel_new_1 = phi i8 [ 0, %.critedge39 ], [ undef, %15 ], [ undef, %16 ], [ %tmp_data_V_2, %25 ], [ %tmp_data_V_2, %.critedge ]

]]></Node>
<StgValue><ssdm name="diagonal_pixel_new_1"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge40:4  %tmp_i2 = or i16 %tmp_20, %tmp

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge40:5  %aValue_user_V_5 = icmp eq i16 %tmp_i2, 0

]]></Node>
<StgValue><ssdm name="aValue_user_V_5"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
.critedge40:6  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %male_match_V_data_V, i1* %male_match_V_keep_V, i1* %male_match_V_strb_V, i1* %male_match_V_user_V, i1* %male_match_V_last_V, i1* %male_match_V_id_V, i1* %male_match_V_dest_V, i8 0, i1 true, i1 true, i1 %aValue_user_V_5, i1 %aValue_last_V_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
.critedge40:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %female_match_V_data_V, i1* %female_match_V_keep_V, i1* %female_match_V_strb_V, i1* %female_match_V_user_V, i1* %female_match_V_last_V, i1* %female_match_V_id_V, i1* %female_match_V_dest_V, i8 0, i1 true, i1 true, i1 %aValue_user_V_5, i1 %aValue_last_V_2, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_53" val="1"/>
<literal name="sent_match" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.critedge40:8  br label %._crit_edge73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge73:0  %marked_on_line_flag_3 = phi i1 [ false, %12 ], [ %marked_on_line_flag_1, %.critedge40 ], [ %marked_on_line_flag, %25 ]

]]></Node>
<StgValue><ssdm name="marked_on_line_flag_3"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge73:1  %marked_on_line_new_3 = phi i8 [ undef, %12 ], [ %marked_on_line_new_1, %.critedge40 ], [ %tmp_data_V_2, %25 ]

]]></Node>
<StgValue><ssdm name="marked_on_line_new_3"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge73:2  %diagonal_pixel_flag_3 = phi i1 [ false, %12 ], [ %diagonal_pixel_flag_1, %.critedge40 ], [ true, %25 ]

]]></Node>
<StgValue><ssdm name="diagonal_pixel_flag_3"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge73:3  %diagonal_pixel_new_3 = phi i8 [ undef, %12 ], [ %diagonal_pixel_new_1, %.critedge40 ], [ %tmp_data_V_2, %25 ]

]]></Node>
<StgValue><ssdm name="diagonal_pixel_new_3"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge73:4  %tmp_55 = add i32 %count_4, 1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge73:5  %tmp_56 = icmp eq i32 %tmp_55, 512

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge73:6  br i1 %tmp_56, label %.preheader61.preheader, label %._crit_edge82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="32">
<![CDATA[
.preheader61.preheader:0  %tmp_62 = trunc i32 %height_count_load to i16

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_56" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
.preheader61.preheader:1  br label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="370" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="9">
<![CDATA[
:0  %previous_row_load_6 = load i8* %previous_row_addr_1, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_6"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:1  store i8 %previous_row_load_6, i8* %previous_row_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="373" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_3 = load i8* %previous_row_addr_5, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_3"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_33 = icmp eq i8 %previous_row_load_3, 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_33, label %._crit_edge75, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:0  store i8 %previous_row_load_3, i8* %previous_row_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.critedge39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge75:0  %tmp_57 = trunc i16 %id_load to i8

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge75:1  store i8 %tmp_57, i8* %previous_row_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge75:2  %tmp_39 = add i16 1, %id_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge75:3  store i16 %tmp_39, i16* @id, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge75:4  br label %.critedge39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.critedge39:0  br label %.critedge40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="384" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="9">
<![CDATA[
:2  %previous_row_load = load i8* %previous_row_addr_3, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_23 = icmp eq i8 %previous_row_load, 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_23, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_29 = add i32 %count_4, -1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_30 = zext i32 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %previous_row_addr_4 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="previous_row_addr_4"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_2 = load i8* %previous_row_addr_4, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_2"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="16">
<![CDATA[
:0  %tmp_38 = trunc i16 %id_load to i8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:1  store i8 %tmp_38, i8* %previous_row_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_28 = add i16 1, %id_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store i16 %tmp_28, i16* @id, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="396" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="9">
<![CDATA[
:3  %previous_row_load_2 = load i8* %previous_row_addr_4, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_2"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:4  store i8 %previous_row_load_2, i8* %previous_row_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32">
<![CDATA[
:0  %tmp_58 = trunc i32 %count_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %aValue_user_V_3 = icmp eq i16 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="aValue_user_V_3"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %aValue_last_V = icmp eq i16 %tmp_58, 511

]]></Node>
<StgValue><ssdm name="aValue_last_V"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %male_match_V_data_V, i1* %male_match_V_keep_V, i1* %male_match_V_strb_V, i1* %male_match_V_user_V, i1* %male_match_V_last_V, i1* %male_match_V_id_V, i1* %male_match_V_dest_V, i8 0, i1 true, i1 true, i1 %aValue_user_V_3, i1 %aValue_last_V, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %female_match_V_data_V, i1* %female_match_V_keep_V, i1* %female_match_V_strb_V, i1* %female_match_V_user_V, i1* %female_match_V_last_V, i1* %female_match_V_id_V, i1* %female_match_V_dest_V, i8 0, i1 true, i1 true, i1 %aValue_user_V_3, i1 %aValue_last_V, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="407" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader61:0  %count_for_copy_3 = phi i32 [ %count_12, %.loopexit53 ], [ 0, %.preheader61.preheader ]

]]></Node>
<StgValue><ssdm name="count_for_copy_3"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader61:1  %tmp_96 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %count_for_copy_3, i32 9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader61:2  %icmp = icmp slt i23 %tmp_96, 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61:3  br i1 %icmp, label %35, label %.preheader52.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_59 = sext i32 %count_for_copy_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %probable_new_holes_t_8 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_8"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="9">
<![CDATA[
:2  %probable_new_holes_t_9 = load i8* %probable_new_holes_t_8, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_9"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:0  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="415" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="9">
<![CDATA[
:2  %probable_new_holes_t_9 = load i8* %probable_new_holes_t_8, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_9"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_60 = icmp eq i8 %probable_new_holes_t_9, 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_60, label %._crit_edge83, label %.preheader60.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.preheader60.preheader:0  br label %.preheader60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader60:0  %count_9 = phi i32 [ %count_for_new_holes_1, %36 ], [ %count_for_copy_3, %.preheader60.preheader ]

]]></Node>
<StgValue><ssdm name="count_9"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="32">
<![CDATA[
.preheader60:1  %tmp_61 = sext i32 %count_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader60:2  %probable_new_holes_t_10 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_10"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="9">
<![CDATA[
.preheader60:3  %probable_new_holes_t_11 = load i8* %probable_new_holes_t_10, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_11"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader60:4  %tmp_102 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %count_9, i32 9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader60:5  %icmp1 = icmp slt i23 %tmp_102, 1

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="425" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="9">
<![CDATA[
.preheader60:3  %probable_new_holes_t_11 = load i8* %probable_new_holes_t_10, align 1

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_11"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader60:6  %not_s = icmp ne i8 %probable_new_holes_t_11, 0

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader60:7  %p_s = and i1 %icmp1, %not_s

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader60:8  br i1 %p_s, label %36, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %count_for_new_holes_1 = add nsw i32 %count_9, 1

]]></Node>
<StgValue><ssdm name="count_for_new_holes_1"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_66 = icmp eq i32 %count_9, 512

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_66, label %._crit_edge83, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %previous_row_addr_9 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="previous_row_addr_9"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_s" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="9">
<![CDATA[
:1  %previous_row_load_7 = load i8* %previous_row_addr_9, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="435" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="9">
<![CDATA[
:1  %previous_row_load_7 = load i8* %previous_row_addr_9, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_7"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_69 = icmp eq i8 %previous_row_load_7, %probable_new_holes_t_9

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_69, label %.preheader58.preheader, label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
.preheader58.preheader:0  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="439" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader58:0  %count_for_copy = phi i32 [ %count_for_copy_1, %39 ], [ %count_for_copy_3, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="count_for_copy"/></StgValue>
</operation>

<operation id="440" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader58:1  %tmp_70 = icmp slt i32 %count_for_copy, %count_9

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader58:2  br i1 %tmp_70, label %39, label %._crit_edge83.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_71 = sext i32 %count_for_copy to i64

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_buffer_addr_1 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 %probable_new_holes_t_9, i8* %holes_buffer_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %holes_start_height_a_1 = getelementptr inbounds [512 x i16]* @holes_start_height, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="holes_start_height_a_1"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:4  store i16 %tmp_62, i16* %holes_start_height_a_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %count_for_copy_1 = add nsw i32 %count_for_copy, 1

]]></Node>
<StgValue><ssdm name="count_for_copy_1"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83.loopexit:0  br label %._crit_edge83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="450" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge83:0  %count_enlarge_left_2 = phi i32 [ %count_for_copy_3, %35 ], [ %count_9, %37 ], [ %count_9, %38 ], [ %count_9, %._crit_edge83.loopexit ]

]]></Node>
<StgValue><ssdm name="count_enlarge_left_2"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge83:1  %tmp_73 = sext i32 %count_enlarge_left_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge83:2  %holes_buffer_addr_2 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_2"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge83:3  %holes_buffer_load_1 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="454" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge83:3  %holes_buffer_load_1 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_1"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge83:4  %tmp_74 = icmp eq i8 %holes_buffer_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge83:5  br i1 %tmp_74, label %.loopexit53, label %.preheader57.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:0  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader57:1  %count_closing1 = phi i32 [ %count_closing_2, %40 ], [ %count_enlarge_left_2, %.preheader57.preheader ]

]]></Node>
<StgValue><ssdm name="count_closing1"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="32">
<![CDATA[
.preheader57:2  %tmp_81 = sext i32 %count_closing1 to i64

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader57:3  %holes_buffer_addr_3 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_3"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="9">
<![CDATA[
.preheader57:4  %holes_buffer_load_2 = load i8* %holes_buffer_addr_3, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="462" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader57:0  %correctly_closed_hol = phi i1 [ %correctly_closed_hol_1, %40 ], [ true, %.preheader57.preheader ]

]]></Node>
<StgValue><ssdm name="correctly_closed_hol"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="9">
<![CDATA[
.preheader57:4  %holes_buffer_load_2 = load i8* %holes_buffer_addr_3, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_2"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader57:5  %tmp_82 = icmp eq i8 %holes_buffer_load_2, 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:6  br i1 %tmp_82, label %41, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %previous_row_addr_11 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="previous_row_addr_11"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="9">
<![CDATA[
:1  %previous_row_load_9 = load i8* %previous_row_addr_11, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_9"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %count_closing_2 = add nsw i32 %count_closing1, 1

]]></Node>
<StgValue><ssdm name="count_closing_2"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %correctly_closed_hol, label %42, label %.critedge44.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.critedge44.preheader:0  br label %.critedge44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_88 = zext i8 %holes_buffer_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %first_hole_center_x_1 = getelementptr inbounds [256 x i16]* @first_hole_center_x, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="first_hole_center_x_1"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="8">
<![CDATA[
:2  %first_hole_center_x_2 = load i16* %first_hole_center_x_1, align 2

]]></Node>
<StgValue><ssdm name="first_hole_center_x_2"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %holes_max_right_addr_1 = getelementptr inbounds [512 x i16]* @holes_max_right, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="holes_max_right_addr_1"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
<literal name="correctly_closed_hol" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="9">
<![CDATA[
:5  %holes_max_right_load = load i16* %holes_max_right_addr_1, align 2

]]></Node>
<StgValue><ssdm name="holes_max_right_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="476" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="9">
<![CDATA[
:1  %previous_row_load_9 = load i8* %previous_row_addr_11, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_9"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_85 = icmp eq i8 %previous_row_load_9, %holes_buffer_load_2

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %correctly_closed_hol_1 = and i1 %tmp_85, %correctly_closed_hol

]]></Node>
<StgValue><ssdm name="correctly_closed_hol_1"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge44:0  %count_11 = phi i32 [ %count_enlarge_right, %47 ], [ %count_enlarge_left_2, %.critedge44.preheader ]

]]></Node>
<StgValue><ssdm name="count_11"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
.critedge44:1  %tmp_92 = sext i32 %count_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge44:2  %previous_row_addr_12 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="previous_row_addr_12"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="9">
<![CDATA[
.critedge44:3  %previous_row_load_10 = load i8* %previous_row_addr_12, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="484" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="9">
<![CDATA[
.critedge44:3  %previous_row_load_10 = load i8* %previous_row_addr_12, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_10"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge44:4  %tmp_93 = icmp eq i8 %previous_row_load_10, 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="486" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge44:5  %tmp_94 = icmp slt i32 %count_11, 511

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="487" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge44:6  %p_2 = and i1 %tmp_93, %tmp_94

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="488" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge44:7  br i1 %p_2, label %47, label %.preheader56.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_4 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_4"/></StgValue>
</operation>

<operation id="490" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
.preheader56.preheader:0  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="491" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_4 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_4"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_buffer_addr_5 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_5"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 %holes_buffer_load_4, i8* %holes_buffer_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %count_enlarge_right = add nsw i32 %count_11, 1

]]></Node>
<StgValue><ssdm name="count_enlarge_right"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.critedge44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="496" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader56:0  %count_delete_2 = phi i32 [ %count_enlarge_left, %48 ], [ %count_enlarge_left_2, %.preheader56.preheader ]

]]></Node>
<StgValue><ssdm name="count_delete_2"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="32">
<![CDATA[
.preheader56:1  %tmp_97 = sext i32 %count_delete_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56:2  %previous_row_addr_13 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="previous_row_addr_13"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="9">
<![CDATA[
.preheader56:3  %previous_row_load_11 = load i8* %previous_row_addr_13, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_11"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="500" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="9">
<![CDATA[
.preheader56:3  %previous_row_load_11 = load i8* %previous_row_addr_13, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_11"/></StgValue>
</operation>

<operation id="501" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader56:4  %tmp_98 = icmp eq i8 %previous_row_load_11, 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="502" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56:5  %tmp_99 = icmp sgt i32 %count_delete_2, 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="503" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader56:6  %p_4 = and i1 %tmp_98, %tmp_99

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56:7  br i1 %p_4, label %48, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_5 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_5"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_6 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_6"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_101 = icmp eq i8 %previous_row_load_11, %previous_row_load_10

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="508" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_5 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_5"/></StgValue>
</operation>

<operation id="509" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_buffer_addr_6 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_97

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_6"/></StgValue>
</operation>

<operation id="510" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 %holes_buffer_load_5, i8* %holes_buffer_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %count_enlarge_left = add nsw i32 %count_delete_2, -1

]]></Node>
<StgValue><ssdm name="count_enlarge_left"/></StgValue>
</operation>

<operation id="512" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="513" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_6 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_6"/></StgValue>
</operation>

<operation id="514" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_100 = icmp eq i8 %previous_row_load_10, %holes_buffer_load_6

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="515" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond2 = and i1 %tmp_100, %tmp_101

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="516" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond2, label %.critedge47.preheader, label %._crit_edge87.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge87.preheader:0  br label %._crit_edge87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="32">
<![CDATA[
.critedge47.preheader:0  %tmp_116 = trunc i32 %count_delete_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="519" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="32">
<![CDATA[
.critedge47.preheader:1  %tmp_117 = trunc i32 %count_11 to i16

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="520" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge47.preheader:2  %holes_start_height_a_3 = getelementptr inbounds [512 x i16]* @holes_start_height, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="holes_start_height_a_3"/></StgValue>
</operation>

<operation id="521" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
.critedge47.preheader:3  br label %.critedge47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="522" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge87:0  %count_delete1 = phi i32 [ %count_delete, %50 ], [ %count_delete_2, %._crit_edge87.preheader ]

]]></Node>
<StgValue><ssdm name="count_delete1"/></StgValue>
</operation>

<operation id="523" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge87:1  %tmp_105 = icmp slt i32 %count_delete1, %count_11

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="524" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge87:2  br i1 %tmp_105, label %50, label %.loopexit54.loopexit14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_109 = sext i32 %count_delete1 to i64

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="526" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_buffer_addr_7 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_7"/></StgValue>
</operation>

<operation id="527" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 0, i8* %holes_buffer_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %count_delete = add nsw i32 %count_delete1, 1

]]></Node>
<StgValue><ssdm name="count_delete"/></StgValue>
</operation>

<operation id="529" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
.loopexit54.loopexit14:0  br label %.loopexit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge47:0  %reshape_metadata = phi i32 [ %reshape_metadata_1, %._crit_edge90 ], [ %count_delete_2, %.critedge47.preheader ]

]]></Node>
<StgValue><ssdm name="reshape_metadata"/></StgValue>
</operation>

<operation id="532" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge47:1  %tmp_104 = icmp slt i32 %reshape_metadata, %count_11

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="533" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge47:2  br i1 %tmp_104, label %51, label %.loopexit54.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_106 = sext i32 %reshape_metadata to i64

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_max_left_addr_3 = getelementptr inbounds [512 x i16]* @holes_max_left, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="holes_max_left_addr_3"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="9">
<![CDATA[
:2  %holes_max_left_load_1 = load i16* %holes_max_left_addr_3, align 2

]]></Node>
<StgValue><ssdm name="holes_max_left_load_1"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
.loopexit54.loopexit:0  br label %.loopexit54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
<literal name="tmp_104" val="0"/>
</and_exp><and_exp><literal name="or_cond2" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
.loopexit54:0  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="539" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="9">
<![CDATA[
:2  %holes_max_left_load_1 = load i16* %holes_max_left_addr_3, align 2

]]></Node>
<StgValue><ssdm name="holes_max_left_load_1"/></StgValue>
</operation>

<operation id="540" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="16">
<![CDATA[
:3  %tmp_107 = zext i16 %holes_max_left_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="541" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_108 = icmp sgt i32 %tmp_107, %count_delete_2

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="542" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_108, label %52, label %._crit_edge89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:0  store i16 %tmp_116, i16* %holes_max_left_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge89:0  %holes_max_right_addr_3 = getelementptr inbounds [512 x i16]* @holes_max_right, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="holes_max_right_addr_3"/></StgValue>
</operation>

<operation id="546" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge89:1  %holes_max_right_load_1 = load i16* %holes_max_right_addr_3, align 2

]]></Node>
<StgValue><ssdm name="holes_max_right_load_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="547" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge89:1  %holes_max_right_load_1 = load i16* %holes_max_right_addr_3, align 2

]]></Node>
<StgValue><ssdm name="holes_max_right_load_1"/></StgValue>
</operation>

<operation id="548" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge89:2  %tmp_110 = zext i16 %holes_max_right_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="549" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge89:3  %tmp_111 = icmp slt i32 %tmp_110, %count_11

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="550" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge89:4  br i1 %tmp_111, label %53, label %._crit_edge90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:0  store i16 %tmp_117, i16* %holes_max_right_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge90:0  %holes_start_height_l = load i16* %holes_start_height_a_3, align 2

]]></Node>
<StgValue><ssdm name="holes_start_height_l"/></StgValue>
</operation>

<operation id="554" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge90:1  %holes_start_height_a_4 = getelementptr inbounds [512 x i16]* @holes_start_height, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="holes_start_height_a_4"/></StgValue>
</operation>

<operation id="555" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge90:5  %reshape_metadata_1 = add nsw i32 %reshape_metadata, 1

]]></Node>
<StgValue><ssdm name="reshape_metadata_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="556" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge90:0  %holes_start_height_l = load i16* %holes_start_height_a_3, align 2

]]></Node>
<StgValue><ssdm name="holes_start_height_l"/></StgValue>
</operation>

<operation id="557" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
._crit_edge90:2  store i16 %holes_start_height_l, i16* %holes_start_height_a_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="558" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge90:3  %holes_start_height_l_1 = load i16* %holes_start_height_a_3, align 2

]]></Node>
<StgValue><ssdm name="holes_start_height_l_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="559" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge90:3  %holes_start_height_l_1 = load i16* %holes_start_height_a_3, align 2

]]></Node>
<StgValue><ssdm name="holes_start_height_l_1"/></StgValue>
</operation>

<operation id="560" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
._crit_edge90:4  store i16 %holes_start_height_l_1, i16* %holes_start_height_a_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge90:6  br label %.critedge47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="562" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %count_shrink1 = phi i32 [ %count_enlarge_left_2, %.loopexit54 ], [ %count_shrink_1, %._crit_edge91 ]

]]></Node>
<StgValue><ssdm name="count_shrink1"/></StgValue>
</operation>

<operation id="563" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_112 = sext i32 %count_shrink1 to i64

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="564" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %holes_buffer_addr_8 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_8"/></StgValue>
</operation>

<operation id="565" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="9">
<![CDATA[
:3  %holes_buffer_load_7 = load i8* %holes_buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="566" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="9">
<![CDATA[
:3  %holes_buffer_load_7 = load i8* %holes_buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_7"/></StgValue>
</operation>

<operation id="567" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_113 = icmp eq i8 %holes_buffer_load_7, 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="568" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_113, label %.loopexit53.loopexit, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %previous_row_addr_14 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="previous_row_addr_14"/></StgValue>
</operation>

<operation id="570" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
:1  %previous_row_load_12 = load i8* %previous_row_addr_14, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_12"/></StgValue>
</operation>

<operation id="571" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
.loopexit53.loopexit:0  br label %.loopexit53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="572" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="9">
<![CDATA[
:1  %previous_row_load_12 = load i8* %previous_row_addr_14, align 1

]]></Node>
<StgValue><ssdm name="previous_row_load_12"/></StgValue>
</operation>

<operation id="573" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_114 = icmp eq i8 %previous_row_load_12, 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="574" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_114, label %._crit_edge91, label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_8 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="576" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
:0  %holes_buffer_load_8 = load i8* %holes_buffer_addr_2, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_8"/></StgValue>
</operation>

<operation id="577" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_115 = icmp eq i8 %holes_buffer_load_7, %holes_buffer_load_8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="578" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_115, label %57, label %._crit_edge91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:0  store i8 0, i8* %holes_buffer_addr_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_max_left_addr_4 = getelementptr inbounds [512 x i16]* @holes_max_left, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="holes_max_left_addr_4"/></StgValue>
</operation>

<operation id="581" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:2  store i16 511, i16* %holes_max_left_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %holes_max_right_addr_4 = getelementptr inbounds [512 x i16]* @holes_max_right, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="holes_max_right_addr_4"/></StgValue>
</operation>

<operation id="583" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:4  store i16 0, i16* %holes_max_right_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %holes_start_height_a_5 = getelementptr inbounds [512 x i16]* @holes_start_height, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="holes_start_height_a_5"/></StgValue>
</operation>

<operation id="585" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:6  store i16 511, i16* %holes_start_height_a_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
<literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge91:0  %count_shrink_1 = add nsw i32 %count_shrink1, 1

]]></Node>
<StgValue><ssdm name="count_shrink_1"/></StgValue>
</operation>

<operation id="588" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge91:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="589" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="8">
<![CDATA[
:2  %first_hole_center_x_2 = load i16* %first_hole_center_x_1, align 2

]]></Node>
<StgValue><ssdm name="first_hole_center_x_2"/></StgValue>
</operation>

<operation id="590" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_89 = icmp eq i16 %first_hole_center_x_2, 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="591" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="9">
<![CDATA[
:5  %holes_max_right_load = load i16* %holes_max_right_addr_1, align 2

]]></Node>
<StgValue><ssdm name="holes_max_right_load"/></StgValue>
</operation>

<operation id="592" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_89, label %43, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_max_left_addr_1 = getelementptr inbounds [512 x i16]* @holes_max_left, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="holes_max_left_addr_1"/></StgValue>
</operation>

<operation id="594" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="9">
<![CDATA[
:2  %holes_max_left_load = load i16* %holes_max_left_addr_1, align 2

]]></Node>
<StgValue><ssdm name="holes_max_left_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="595" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="16">
<![CDATA[
:0  %tmp_108_cast = zext i16 %holes_max_right_load to i17

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="9">
<![CDATA[
:2  %holes_max_left_load = load i16* %holes_max_left_addr_1, align 2

]]></Node>
<StgValue><ssdm name="holes_max_left_load"/></StgValue>
</operation>

<operation id="597" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="16">
<![CDATA[
:3  %tmp_109_cast = zext i16 %holes_max_left_load to i17

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="598" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %tmp_90 = add i17 %tmp_109_cast, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="599" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_91 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %tmp_90, i32 1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="600" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:6  store i16 %tmp_91, i16* %first_hole_center_x_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="603" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %count_closing_1 = phi i32 [ %count_enlarge_left_2, %44 ], [ %count_closing_3, %46 ]

]]></Node>
<StgValue><ssdm name="count_closing_1"/></StgValue>
</operation>

<operation id="604" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_95 = sext i32 %count_closing_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="605" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %holes_buffer_addr_4 = getelementptr [512 x i8]* @holes_buffer, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="holes_buffer_addr_4"/></StgValue>
</operation>

<operation id="606" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="9">
<![CDATA[
:3  %holes_buffer_load_3 = load i8* %holes_buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_3"/></StgValue>
</operation>

<operation id="607" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_103 = call i23 @_ssdm_op_PartSelect.i23.i32.i32.i32(i32 %count_closing_1, i32 9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="608" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp2 = icmp slt i23 %tmp_103, 1

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="609" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="9">
<![CDATA[
:3  %holes_buffer_load_3 = load i8* %holes_buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name="holes_buffer_load_3"/></StgValue>
</operation>

<operation id="610" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %not_1 = icmp ne i8 %holes_buffer_load_3, 0

]]></Node>
<StgValue><ssdm name="not_1"/></StgValue>
</operation>

<operation id="611" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %p_3 = and i1 %icmp2, %not_1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="612" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %p_3, label %46, label %.loopexit53.loopexit15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:0  store i8 0, i8* %holes_buffer_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %holes_start_height_a_2 = getelementptr inbounds [512 x i16]* @holes_start_height, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="holes_start_height_a_2"/></StgValue>
</operation>

<operation id="615" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:2  store i16 511, i16* %holes_start_height_a_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %holes_max_left_addr_2 = getelementptr inbounds [512 x i16]* @holes_max_left, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="holes_max_left_addr_2"/></StgValue>
</operation>

<operation id="617" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:4  store i16 511, i16* %holes_max_left_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %holes_max_right_addr_2 = getelementptr inbounds [512 x i16]* @holes_max_right, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="holes_max_right_addr_2"/></StgValue>
</operation>

<operation id="619" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:6  store i16 0, i16* %holes_max_right_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %count_closing_3 = add nsw i32 %count_closing_1, 1

]]></Node>
<StgValue><ssdm name="count_closing_3"/></StgValue>
</operation>

<operation id="621" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
.loopexit53.loopexit15:0  br label %.loopexit53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="623" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit53:0  %count3_3 = phi i32 [ %count_enlarge_left_2, %._crit_edge83 ], [ %count_11, %.loopexit53.loopexit ], [ %count_enlarge_left_2, %.loopexit53.loopexit15 ]

]]></Node>
<StgValue><ssdm name="count3_3"/></StgValue>
</operation>

<operation id="624" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit53:1  %count_12 = add nsw i32 %count3_3, 1

]]></Node>
<StgValue><ssdm name="count_12"/></StgValue>
</operation>

<operation id="625" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
.loopexit53:2  br label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="626" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader52:0  %count3_4 = phi i10 [ %count_7, %58 ], [ 0, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="count3_4"/></StgValue>
</operation>

<operation id="627" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader52:1  %exitcond = icmp eq i10 %count3_4, -512

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="628" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="629" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader52:3  %count_7 = add i10 %count3_4, 1

]]></Node>
<StgValue><ssdm name="count_7"/></StgValue>
</operation>

<operation id="630" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:4  br i1 %exitcond, label %59, label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_65 = zext i10 %count3_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="632" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %probable_new_holes_t_12 = getelementptr [512 x i8]* @probable_new_holes_t, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="probable_new_holes_t_12"/></StgValue>
</operation>

<operation id="633" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:2  store i8 0, i8* %probable_new_holes_t_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_63 = add i32 %height_count_load, 1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="636" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_64 = icmp eq i32 %tmp_63, 512

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="637" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_1 = select i1 %tmp_64, i32 0, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="638" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %p_1, i32* @height_count, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="640" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge82:0  %width_count_new = phi i32 [ 0, %59 ], [ %tmp_55, %._crit_edge73 ]

]]></Node>
<StgValue><ssdm name="width_count_new"/></StgValue>
</operation>

<operation id="641" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge82:1  %height_count_loc = phi i32 [ %p_1, %59 ], [ %height_count_load, %._crit_edge73 ]

]]></Node>
<StgValue><ssdm name="height_count_loc"/></StgValue>
</operation>

<operation id="642" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge82:2  %marked_on_line_flag_4 = phi i1 [ true, %59 ], [ %marked_on_line_flag_3, %._crit_edge73 ]

]]></Node>
<StgValue><ssdm name="marked_on_line_flag_4"/></StgValue>
</operation>

<operation id="643" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge82:3  %marked_on_line_new_4 = phi i8 [ 0, %59 ], [ %marked_on_line_new_3, %._crit_edge73 ]

]]></Node>
<StgValue><ssdm name="marked_on_line_new_4"/></StgValue>
</operation>

<operation id="644" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge82:4  %diagonal_pixel_flag_4 = phi i1 [ true, %59 ], [ %diagonal_pixel_flag_3, %._crit_edge73 ]

]]></Node>
<StgValue><ssdm name="diagonal_pixel_flag_4"/></StgValue>
</operation>

<operation id="645" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge82:5  %diagonal_pixel_new_4 = phi i8 [ 0, %59 ], [ %diagonal_pixel_new_3, %._crit_edge73 ]

]]></Node>
<StgValue><ssdm name="diagonal_pixel_new_4"/></StgValue>
</operation>

<operation id="646" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge82:6  %tmp_67 = or i32 %height_count_loc, %width_count_new

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="647" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge82:7  %tmp_68 = icmp eq i32 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="648" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge82:8  br i1 %diagonal_pixel_flag_4, label %mergeST145, label %._crit_edge82.new146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="diagonal_pixel_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
mergeST145:0  store i8 %diagonal_pixel_new_4, i8* @diagonal_pixel, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="diagonal_pixel_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
mergeST145:1  br label %._crit_edge82.new146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge82.new146:0  br i1 %marked_on_line_flag_4, label %mergeST143, label %._crit_edge82.new144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="marked_on_line_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
mergeST143:0  store i8 %marked_on_line_new_4, i8* @marked_on_line, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="marked_on_line_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
mergeST143:1  br label %._crit_edge82.new144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge82.new144:0  store i32 %width_count_new, i32* @width_count, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge82.new144:1  br i1 %tmp_68, label %.preheader51.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:0  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="657" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader51:0  %count5 = phi i10 [ %count_8, %60 ], [ 0, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="count5"/></StgValue>
</operation>

<operation id="658" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="10">
<![CDATA[
.preheader51:1  %count5_cast2 = zext i10 %count5 to i32

]]></Node>
<StgValue><ssdm name="count5_cast2"/></StgValue>
</operation>

<operation id="659" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader51:2  %tmp_72 = icmp eq i10 %count5, -512

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="660" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="661" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader51:4  %count_8 = add i10 %count5, 1

]]></Node>
<StgValue><ssdm name="count_8"/></StgValue>
</operation>

<operation id="662" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:5  br i1 %tmp_72, label %.preheader.preheader, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_75 = zext i10 %count5 to i64

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="664" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %previous_row_addr_10 = getelementptr inbounds [512 x i8]* @previous_row, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="previous_row_addr_10"/></StgValue>
</operation>

<operation id="665" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="9">
<![CDATA[
:2  %tmp_data_V_4 = load i8* %previous_row_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="666" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %aValue_last_V_3 = icmp eq i10 %count5, 511

]]></Node>
<StgValue><ssdm name="aValue_last_V_3"/></StgValue>
</operation>

<operation id="667" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="668" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="9">
<![CDATA[
:2  %tmp_data_V_4 = load i8* %previous_row_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="669" st_id="58" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V_4, i1 true, i1 true, i1 false, i1 %aValue_last_V_3, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_76 = zext i8 %tmp_data_V_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="671" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %counter_area_addr_3 = getelementptr inbounds [256 x i32]* @counter_area, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="counter_area_addr_3"/></StgValue>
</operation>

<operation id="672" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="8">
<![CDATA[
:7  %counter_area_load_2 = load i32* %counter_area_addr_3, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load_2"/></StgValue>
</operation>

<operation id="673" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %sum_x_values_addr_3 = getelementptr inbounds [256 x i32]* @sum_x_values, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="sum_x_values_addr_3"/></StgValue>
</operation>

<operation id="674" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="8">
<![CDATA[
:11  %sum_x_values_load_2 = load i32* %sum_x_values_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load_2"/></StgValue>
</operation>

<operation id="675" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %sum_y_values_addr_3 = getelementptr inbounds [256 x i32]* @sum_y_values, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="sum_y_values_addr_3"/></StgValue>
</operation>

<operation id="676" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="8">
<![CDATA[
:15  %sum_y_values_load_2 = load i32* %sum_y_values_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="677" st_id="59" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V_4, i1 true, i1 true, i1 false, i1 %aValue_last_V_3, i1 false, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="8">
<![CDATA[
:7  %counter_area_load_2 = load i32* %counter_area_addr_3, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load_2"/></StgValue>
</operation>

<operation id="679" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="8">
<![CDATA[
:11  %sum_x_values_load_2 = load i32* %sum_x_values_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load_2"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_78 = add i32 %sum_x_values_load_2, %count5_cast2

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="8">
<![CDATA[
:15  %sum_y_values_load_2 = load i32* %sum_y_values_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="682" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_77 = add i32 %counter_area_load_2, 1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="683" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store i32 %tmp_77, i32* %counter_area_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:13  store i32 %tmp_78, i32* %sum_x_values_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_79 = add i32 %sum_y_values_load_2, 511

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="686" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:17  store i32 %tmp_79, i32* %sum_y_values_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="688" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %count5_1 = phi i9 [ %count_10, %64 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="count5_1"/></StgValue>
</operation>

<operation id="689" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %tmp_80 = icmp eq i9 %count5_1, -256

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="690" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="691" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %count_10 = add i9 %count5_1, 1

]]></Node>
<StgValue><ssdm name="count_10"/></StgValue>
</operation>

<operation id="692" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_80, label %.loopexit.loopexit, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_83 = zext i9 %count5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="694" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %counter_area_addr_4 = getelementptr inbounds [256 x i32]* @counter_area, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="counter_area_addr_4"/></StgValue>
</operation>

<operation id="695" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="8">
<![CDATA[
:2  %counter_area_load_3 = load i32* %counter_area_addr_4, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load_3"/></StgValue>
</operation>

<operation id="696" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="698" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="8">
<![CDATA[
:2  %counter_area_load_3 = load i32* %counter_area_addr_4, align 4

]]></Node>
<StgValue><ssdm name="counter_area_load_3"/></StgValue>
</operation>

<operation id="699" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %counter_area_out_add = getelementptr [256 x i32]* %counter_area_out, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="counter_area_out_add"/></StgValue>
</operation>

<operation id="700" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store i32 %counter_area_load_3, i32* %counter_area_out_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_84 = icmp eq i32 %counter_area_load_3, 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="702" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_84, label %63, label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %sum_x_values_addr_4 = getelementptr inbounds [256 x i32]* @sum_x_values, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="sum_x_values_addr_4"/></StgValue>
</operation>

<operation id="704" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="8">
<![CDATA[
:1  %sum_x_values_load_3 = load i32* %sum_x_values_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load_3"/></StgValue>
</operation>

<operation id="705" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sum_y_values_addr_4 = getelementptr inbounds [256 x i32]* @sum_y_values, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="sum_y_values_addr_4"/></StgValue>
</operation>

<operation id="706" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="8">
<![CDATA[
:6  %sum_y_values_load_3 = load i32* %sum_y_values_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load_3"/></StgValue>
</operation>

<operation id="707" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %mean_x_position_addr = getelementptr [256 x i32]* %mean_x_position, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="mean_x_position_addr"/></StgValue>
</operation>

<operation id="708" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store i32 0, i32* %mean_x_position_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %mean_y_position_addr = getelementptr [256 x i32]* %mean_y_position, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="mean_y_position_addr"/></StgValue>
</operation>

<operation id="710" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store i32 0, i32* %mean_y_position_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="712" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="8">
<![CDATA[
:1  %sum_x_values_load_3 = load i32* %sum_x_values_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sum_x_values_load_3"/></StgValue>
</operation>

<operation id="713" st_id="63" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="714" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="8">
<![CDATA[
:6  %sum_y_values_load_3 = load i32* %sum_y_values_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sum_y_values_load_3"/></StgValue>
</operation>

<operation id="715" st_id="63" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="716" st_id="64" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="717" st_id="64" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="718" st_id="65" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="719" st_id="65" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="720" st_id="66" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="721" st_id="66" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="722" st_id="67" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="723" st_id="67" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="724" st_id="68" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="725" st_id="68" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="726" st_id="69" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="727" st_id="69" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="728" st_id="70" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="729" st_id="70" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="730" st_id="71" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="731" st_id="71" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="732" st_id="72" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="733" st_id="72" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="734" st_id="73" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="735" st_id="73" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="736" st_id="74" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="737" st_id="74" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="738" st_id="75" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="739" st_id="75" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="740" st_id="76" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="741" st_id="76" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="742" st_id="77" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="743" st_id="77" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="744" st_id="78" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="745" st_id="78" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="746" st_id="79" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="747" st_id="79" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="748" st_id="80" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="749" st_id="80" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="750" st_id="81" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="751" st_id="81" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="752" st_id="82" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="753" st_id="82" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="754" st_id="83" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="755" st_id="83" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="756" st_id="84" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="757" st_id="84" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="758" st_id="85" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="759" st_id="85" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="760" st_id="86" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="761" st_id="86" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="762" st_id="87" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="763" st_id="87" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="764" st_id="88" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="765" st_id="88" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="766" st_id="89" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="767" st_id="89" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="768" st_id="90" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="769" st_id="90" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="770" st_id="91" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="771" st_id="91" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="772" st_id="92" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="773" st_id="92" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="774" st_id="93" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="775" st_id="93" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="776" st_id="94" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="777" st_id="94" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="778" st_id="95" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="779" st_id="95" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="780" st_id="96" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="781" st_id="96" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="782" st_id="97" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="783" st_id="97" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="784" st_id="98" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_86 = udiv i32 %sum_x_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="785" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %mean_x_position_addr_1 = getelementptr [256 x i32]* %mean_x_position, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="mean_x_position_addr_1"/></StgValue>
</operation>

<operation id="786" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store i32 %tmp_86, i32* %mean_x_position_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="98" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_87 = udiv i32 %sum_y_values_load_3, %counter_area_load_3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="788" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %mean_y_position_addr_1 = getelementptr [256 x i32]* %mean_y_position, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="mean_y_position_addr_1"/></StgValue>
</operation>

<operation id="789" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store i32 %tmp_87, i32* %mean_y_position_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
