#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: C:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Thu Jul 28 16:15:17 2022
ADS Parser
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Thu Jul 28 16:15:32 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.000s user + 0.031s system = 0.031s CPU (147.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.173s wall, 0.047s user + 0.125s system = 0.172s CPU (99.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (323.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.024s wall, 0.016s user + 0.000s system = 0.016s CPU (65.8%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state_fsm[4:0] inferred.
FSM c_state_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state_fsm[17:0] inferred.
FSM c_state_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully. Time elapsed: 0.090s wall, 0.078s user + 0.016s system = 0.094s CPU (103.8%)

Start sdm2adm.
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
I: Constant propagation done on N272 (bmsWIDEMUX).
I: Constant propagation done on N273 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.028s wall, 0.031s user + 0.000s system = 0.031s CPU (113.4%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.109 sec
Current time: Thu Jul 28 16:15:34 2022
Action compile: Peak memory pool usage is 91,295,744 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 16:15:34 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.036s wall, 0.047s user + 0.000s system = 0.047s CPU (128.5%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.110s wall, 0.109s user + 0.000s system = 0.109s CPU (99.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.334s wall, 0.250s user + 0.078s system = 0.328s CPU (98.3%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (97.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.323s wall, 0.328s user + 0.000s system = 0.328s CPU (101.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.052s wall, 0.031s user + 0.016s system = 0.047s CPU (91.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.024s wall, 0.031s user + 0.000s system = 0.031s CPU (129.0%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                    47 uses
GTP_DFF_CE                   65 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     11 uses
GTP_LUT5                     24 uses
GTP_LUT6                     45 uses
GTP_LUT6CARRY                40 uses
GTP_LUT6D                    22 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 150 of 66600 (0.23%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 150
Total Registers: 131 of 133200 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 9
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), CP(~nt_rst_n)                      : 54
      CLK(clk_50m), C(~nt_rst_n)                   : 47
      CLK(clk_50m), P(~nt_rst_n)                   : 7
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.N72)           : 4
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N72)  : 3
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.N72)  : 1
  CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)     : 6
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 9
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)   : 8
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)   : 1
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.N70)      : 10
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)       : 11
  CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)    : 16
  CLK(clk_50m), CP(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)         : 18
      CLK(clk_50m), C(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 17
      CLK(clk_50m), P(~nt_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 1


Number of DFF:CE Signals : 7
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 1
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 131

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 128

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    131           0  {sys_pll_m0/u_gpll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            201
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            201
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            131
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=131)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       4.742         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.235 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.235         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.235         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=4)        0.000       0.861         nt_rst_n         
                                                                                   N4/I (GTP_INV)   
                                   td                    0.000       0.861 r       N4/Z (GTP_INV)   
                                   net (fanout=128)      1.633       2.494         N4               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   2.494         Logic Levels: 2  
                                                                                   Logic: 0.861ns(34.523%), Route: 1.633ns(65.477%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.453 sec
Current time: Thu Jul 28 16:15:42 2022
Action synthesize: Peak memory pool usage is 284,065,792 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 16:15:42 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.046875 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 131      | 133200        | 1                   
| LUT                   | 150      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 1        | 32            | 4                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.875 sec
Current time: Thu Jul 28 16:15:50 2022
Action dev_map: Peak memory pool usage is 296,509,440 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 16:15:51 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_scl_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_sda_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_in_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12
C: ConstraintEditor-2011: vout_clk_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[0]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[1]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[2]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[3]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[4]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[5]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[6]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[7]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[8]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[9]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[10]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[11]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[12]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[13]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[14]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[15]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[16]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[17]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[18]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[19]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[20]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[21]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[22]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[23]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_de_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_hs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_vs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 41)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 42)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 46)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 47)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 50)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 55)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 64)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 67)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212


Placement started.
Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_576.
Pre global placement takes 3.63 sec.

Global placement started.
Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 2341.
Global placement takes 0.28 sec.

Post global placement started.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_714.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_720.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_576.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
IO placement started.
IO placement takes 0.03 sec.

I: LUT6D pack result: There are 86 LUT6 in collection, pack success:4
Macro cell placement started.
Wirelength after Macro cell placement is 2344.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 2369.
I: LUT6D pack result: There are 78 LUT6 in collection, pack success:0
Post global placement takes 0.42 sec.

Legalization started.
Wirelength after legalization is 2572.
Legalization takes 0.05 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17211.
Wirelength after replication placement is 2572.
Legalized cost 17211.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2575.
Timing-driven detailed placement takes 0.25 sec.

Worst slack is 17645, TNS after placement is 0.
Placement done.
Total placement takes 5.14 sec.
Finished placement. (CPU time elapsed 0h:00m:05s)

Routing started.
Building routing graph takes 5.23 sec.
Worst slack is 17645, TNS before global route is 0.
Processing design graph takes 0.95 sec.
Total memory for routing:
	216.037284 M.
Total nets for routing : 452.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 4 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 4 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 4 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 4 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 4 at the end of iteration 42.
Unrouted nets 4 at the end of iteration 43.
Unrouted nets 4 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 4 at the end of iteration 49.
Global Routing step 1 processed 85 nets, it takes 0.05 sec.
Unrouted nets 112 at the end of iteration 0.
Unrouted nets 82 at the end of iteration 1.
Unrouted nets 77 at the end of iteration 2.
Unrouted nets 53 at the end of iteration 3.
Unrouted nets 39 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 processed 166 nets, it takes 0.91 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 12 at the end of iteration 0.
Unrouted nets 11 at the end of iteration 1.
Unrouted nets 8 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 4 processed 32 nets, it takes 0.11 sec.
Global routing takes 1.36 sec.
Total 484 subnets.
    forward max bucket size 112 , backward 175.
        Unrouted nets 48 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 75.
        Unrouted nets 35 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 16.
        Unrouted nets 23 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 13.
        Unrouted nets 8 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 5 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 16.
        Unrouted nets 2 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 7.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 73 , backward 12.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 5.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.06 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.03 sec.
No hold violation.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.44 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.16 sec.
Used srb routing arc is 2159.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 9.48 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 27       | 11675         | 1                   
|   FF                        | 71       | 93400         | 1                   
|   LUT                       | 86       | 46700         | 1                   
|   LUT-FF pairs              | 62       | 46700         | 1                   
| Use of CLMS                 | 22       | 4975          | 1                   
|   FF                        | 60       | 39800         | 1                   
|   LUT                       | 60       | 19900         | 1                   
|   LUT-FF pairs              | 44       | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 0        | 155           | 0                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 25       | 10550         | 1                   
| Use of HCKB                 | 2        | 96            | 3                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 65       | 300           | 22                  
|   IOBD                      | 30       | 144           | 21                  
|   IOBS                      | 35       | 156           | 23                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 64       | 300           | 22                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 0        | 1             | 0                   
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 1        | 32            | 4                   
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:16s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 29.000 sec
Action pnr: CPU time elapsed is 26.141 sec
Current time: Thu Jul 28 16:16:19 2022
Action pnr: Peak memory pool usage is 986,034,176 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:16s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 16:16:20 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:16:33 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     91          29  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     351.370 MHz         20.000          2.846         17.154
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.154       0.000              0            515
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.152       0.000              0            515
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             91
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.248       0.000              0            515
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.100       0.000              0            515
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             91
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.477       4.095         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_27_655/Q3                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.252       4.550         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_27_642/Y2                    td                    0.229       4.779 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.556       5.335         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
 CLMS_27_631/Y0                    td                    0.074       5.409 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.422       5.831         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
 CLMA_27_642/Y0                    td                    0.074       5.905 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.252       6.157         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_27_637/CECO                  td                    0.136       6.293 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.293         _N32             
 CLMS_27_643/CECO                  td                    0.136       6.429 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.429         _N31             
 CLMS_27_649/CECO                  td                    0.136       6.565 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.565         _N30             
 CLMS_27_655/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.565         Logic Levels: 6  
                                                                                   Logic: 0.988ns(40.000%), Route: 1.482ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.407      23.485         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.226      23.719                          

 Data required time                                                 23.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.719                          
 Data arrival time                                                   6.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.154                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.492
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.487       4.105         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.203       4.308 r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.652       4.960         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.329       5.289 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.590       5.879         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.074       5.953 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.386       6.339         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.339         Logic Levels: 2  
                                                                                   Logic: 0.606ns(27.126%), Route: 1.628ns(72.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.414      23.492         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.411      23.903                          
 clock uncertainty                                      -0.150      23.753                          

 Setup time                                             -0.226      23.527                          

 Data required time                                                 23.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.527                          
 Data arrival time                                                   6.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.188                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.492
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.487       4.105         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.203       4.308 r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.652       4.960         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.329       5.289 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.590       5.879         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.074       5.953 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.386       6.339         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.339         Logic Levels: 2  
                                                                                   Logic: 0.606ns(27.126%), Route: 1.628ns(72.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.414      23.492         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.411      23.903                          
 clock uncertainty                                      -0.150      23.753                          

 Setup time                                             -0.226      23.527                          

 Data required time                                                 23.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.527                          
 Data arrival time                                                   6.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.188                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.103
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.414       3.492         _N65             
 CLMA_33_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_33_612/CR0                   tco                   0.173       3.665 f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=6)        0.159       3.824         i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt [0]
 CLMA_33_606/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.824         Logic Levels: 0  
                                                                                   Logic: 0.173ns(52.108%), Route: 0.159ns(47.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.485       4.103         _N64             
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.692                          
 clock uncertainty                                       0.000       3.692                          

 Hold time                                              -0.020       3.672                          

 Data required time                                                  3.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.672                          
 Data arrival time                                                   3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.415       3.493         _N64             
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_601/Q3                    tco                   0.158       3.651 f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.243       3.894         i2c_config_m0/i2c_master_top_m0/byte_controller/dout [7]
 CLMS_27_613/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.894         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.401%), Route: 0.243ns(60.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.484       4.102         _N65             
 CLMS_27_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Hold time                                              -0.015       3.676                          

 Data required time                                                  3.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.676                          
 Data arrival time                                                   3.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.418       3.496         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.158       3.654 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.244       3.898         i2c_config_m0/i2c_master_top_m0/read
 CLMS_33_613/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.898         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.303%), Route: 0.244ns(60.697%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.483       4.101         _N65             
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.020       3.670                          

 Data required time                                                  3.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.670                          
 Data arrival time                                                   3.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.481       4.099         _N65             
 CLMS_33_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMS_33_625/Q3                    tco                   0.203       4.302 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.305       5.607         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    1.067       6.674 r       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.674         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   2.618       9.292 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       9.430         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   9.430         Logic Levels: 2  
                                                                                   Logic: 3.888ns(72.932%), Route: 1.443ns(27.068%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_sda (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.479       4.097         _N65             
 CLMA_33_636/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK

 CLMA_33_636/Q2                    tco                   0.203       4.300 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        1.227       5.527         i2c_config_m0/sda_padoen_o
 IOLHR_16_768/DO_N                 td                    1.067       6.594 r       i2c_config_m0.i2c_sda_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.594         i2c_config_m0.i2c_sda_tri/ntT
 IOBS_0_768/PAD                    tse                   2.618       9.212 f       i2c_config_m0.i2c_sda_tri/opit_0/IO
                                   net (fanout=1)        0.091       9.303         nt_hdmi_sda      
 J21                                                                       f       hdmi_sda (port)  

 Data arrival time                                                   9.303         Logic Levels: 2  
                                                                                   Logic: 3.888ns(74.683%), Route: 1.318ns(25.317%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.485       4.103         _N64             
 CLMA_27_600/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK

 CLMA_27_600/Q1                    tco                   0.185       4.288 f       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        1.102       5.390         nt_led[0]        
 IOLHR_16_714/DO_P                 td                    1.172       6.562 f       led_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.562         led_obuf[0]/ntO  
 IOBS_0_714/PAD                    td                    2.618       9.180 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.119       9.299         led[0]           
 H24                                                                       f       led[0] (port)    

 Data arrival time                                                   9.299         Logic Levels: 2  
                                                                                   Logic: 3.975ns(76.501%), Route: 1.221ns(23.499%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.660       1.488         _N1              
 CLMS_33_625/M1                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.488         Logic Levels: 2  
                                                                                   Logic: 0.737ns(49.530%), Route: 0.751ns(50.470%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.646       0.784 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.784         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.091       0.875 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.976       1.851         _N0              
 CLMA_33_618/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.851         Logic Levels: 2  
                                                                                   Logic: 0.737ns(39.816%), Route: 1.114ns(60.184%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=37)       1.397       2.260         nt_rst_n         
 CLMA_21_643/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.260         Logic Levels: 2  
                                                                                   Logic: 0.737ns(32.611%), Route: 1.523ns(67.389%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.347       2.776         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.125       2.901 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.428       3.329         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.185       3.514 f       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.345       3.859         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.040       3.899 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.215       4.114         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.114         Logic Levels: 2  
                                                                                   Logic: 0.350ns(26.158%), Route: 0.988ns(73.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.294      22.331         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Setup time                                             -0.116      22.362                          

 Data required time                                                 22.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.362                          
 Data arrival time                                                   4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.248                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.347       2.776         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.125       2.901 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.428       3.329         i2c_config_m0/i2c_master_top_m0/read
 CLMA_45_612/CR0                   td                    0.185       3.514 f       i2c_config_m0/i2c_master_top_m0/byte_controller/N116_2/LUT6D_inst_perm/L5
                                   net (fanout=5)        0.345       3.859         i2c_config_m0/i2c_master_top_m0/byte_controller/N161
 CLMS_33_619/Y2                    td                    0.040       3.899 r       i2c_config_m0/i2c_master_top_m0/byte_controller/N179_14/gateop_perm/L6
                                   net (fanout=9)        0.215       4.114         i2c_config_m0/i2c_master_top_m0/byte_controller/N179
 CLMS_27_619/CE                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   4.114         Logic Levels: 2  
                                                                                   Logic: 0.350ns(26.158%), Route: 0.988ns(73.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.294      22.331         _N65             
 CLMS_27_619/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Setup time                                             -0.116      22.362                          

 Data required time                                                 22.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.362                          
 Data arrival time                                                   4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.248                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.336       2.765         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_27_655/Q3                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.161       3.051         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_27_642/Y2                    td                    0.125       3.176 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.325       3.501         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N688
 CLMS_27_631/Y0                    td                    0.039       3.540 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.240       3.780         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N690
 CLMA_27_642/Y0                    td                    0.040       3.820 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.140       3.960         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_27_637/CECO                  td                    0.088       4.048 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.048         _N32             
 CLMS_27_643/CECO                  td                    0.088       4.136 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.136         _N31             
 CLMS_27_649/CECO                  td                    0.088       4.224 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.224         _N30             
 CLMS_27_655/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.224         Logic Levels: 6  
                                                                                   Logic: 0.593ns(40.644%), Route: 0.866ns(59.356%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.288      22.325         _N65             
 CLMS_27_655/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.116      22.499                          

 Data required time                                                 22.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.499                          
 Data arrival time                                                   4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.275                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.773
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.294       2.331         _N65             
 CLMA_33_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_33_612/CR0                   tco                   0.123       2.454 f       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=6)        0.112       2.566         i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt [0]
 CLMA_33_606/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.566         Logic Levels: 0  
                                                                                   Logic: 0.123ns(52.340%), Route: 0.112ns(47.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.344       2.773         _N64             
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.476                          
 clock uncertainty                                       0.000       2.476                          

 Hold time                                              -0.010       2.466                          

 Data required time                                                  2.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.466                          
 Data arrival time                                                   2.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.332
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.295       2.332         _N64             
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_601/Q3                    tco                   0.109       2.441 f       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.172       2.613         i2c_config_m0/i2c_master_top_m0/byte_controller/dout [7]
 CLMS_27_613/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.613         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.790%), Route: 0.172ns(61.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.343       2.772         _N65             
 CLMS_27_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Hold time                                              -0.008       2.467                          

 Data required time                                                  2.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.467                          
 Data arrival time                                                   2.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.298       2.335         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q2                    tco                   0.109       2.444 f       i2c_config_m0/i2c_master_top_m0/read/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.171       2.615         i2c_config_m0/i2c_master_top_m0/read
 CLMS_33_613/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.615         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.929%), Route: 0.171ns(61.071%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.342       2.771         _N65             
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.010       2.464                          

 Data required time                                                  2.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.464                          
 Data arrival time                                                   2.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.347       2.776         _N64             
 CLMA_21_606/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMA_21_606/Q0                    tco                   0.119       2.895 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.483       3.378         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       3.866 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.866         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       5.820 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       5.949         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   5.949         Logic Levels: 2  
                                                                                   Logic: 2.561ns(80.712%), Route: 0.612ns(19.288%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_36/CLKOUT
                                   net (fanout=80)       0.340       2.769         _N65             
 CLMS_33_625/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMS_33_625/Q3                    tco                   0.125       2.894 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.854       3.748         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    0.398       4.146 f       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       4.146         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   1.161       5.307 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       5.445         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   5.445         Logic Levels: 2  
                                                                                   Logic: 1.684ns(62.930%), Route: 0.992ns(37.070%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_0      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_35/CLKOUT
                                   net (fanout=40)       0.344       2.773         _N64             
 CLMA_27_600/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK

 CLMA_27_600/Q1                    tco                   0.125       2.898 f       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.727       3.625         nt_led[0]        
 IOLHR_16_714/DO_P                 td                    0.488       4.113 f       led_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.113         led_obuf[0]/ntO  
 IOBS_0_714/PAD                    td                    1.161       5.274 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.119       5.393         led[0]           
 H24                                                                       f       led[0] (port)    

 Data arrival time                                                   5.393         Logic Levels: 2  
                                                                                   Logic: 1.774ns(67.710%), Route: 0.846ns(32.290%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 r       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.445       0.536 r       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.536         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.609 r       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.441       1.050         _N1              
 CLMS_33_625/M1                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.050         Logic Levels: 2  
                                                                                   Logic: 0.518ns(49.333%), Route: 0.532ns(50.667%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 r       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.445       0.583 r       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.583         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.073       0.656 r       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.637       1.293         _N0              
 CLMA_33_618/M0                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.293         Logic Levels: 2  
                                                                                   Logic: 0.518ns(40.062%), Route: 0.775ns(59.938%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.445       0.571 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.571         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.644 r       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=37)       0.867       1.511         nt_rst_n         
 CLMA_21_643/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.511         Logic Levels: 2  
                                                                                   Logic: 0.518ns(34.282%), Route: 0.993ns(65.718%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 13.000 sec
Action report_timing: CPU time elapsed is 11.922 sec
Current time: Thu Jul 28 16:16:33 2022
Action report_timing: Peak memory pool usage is 711,069,696 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 16:16:34 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.578125 sec.
Generating architecture configuration.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 9.093750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 20.000 sec
Action gen_bit_stream: CPU time elapsed is 18.563 sec
Current time: Thu Jul 28 16:16:53 2022
Action gen_bit_stream: Peak memory pool usage is 1,080,274,944 bytes
Process "Generate Bitstream" done.
Process exit normally.
File "E:/axp100/demo/hdmi_loop/source/sys_reset_n.v" has been added to project successfully. 
ADS Parser
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "E:/axp100/demo/hdmi_loop/source/sys_reset_n.v". 
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "E:/axp100/demo/hdmi_loop/source/hdmi_loop.v". 
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
E: Verilog-4039: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 90)] Identifier vin_data_d2 is not declared
E: Verilog-4039: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 106)] Identifier vin_data_d2 is not declared
E: Verilog-4039: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 114)] Identifier vin_data_d2 is not declared
E: Parsing ERROR.
TEXT Parser


Process "Compile" started.
Current time: Thu Jul 28 16:26:02 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
E: Verilog-4039: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 90)] Identifier vin_data_d2 is not declared
E: Verilog-4039: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 106)] Identifier vin_data_d2 is not declared
E: Verilog-4039: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 114)] Identifier vin_data_d2 is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
W: Public-4023: Error has occurred, please run command clean before running again.
I: Module "hdmi_loop" is set as top module.
Program Error Out.
ADS Parser
I: Flow-6004: Design file modified: "E:/axp100/demo/hdmi_loop/source/hdmi_loop.v". 
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Thu Jul 28 16:26:26 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Analyzing module sys_reset_n (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Elaborating module sys_reset_n
I: hdmi_loop.sys_reset_n_u0 parameter value:
    N = 32'b00000000000000000000000000100000
    MAX_TIME = 32'b00000000000000000000000001100100
    FREQ = 32'b00000000000000000000000000110010
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (77.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (166.6%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.211s wall, 0.109s user + 0.094s system = 0.203s CPU (96.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (123.9%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state_fsm[4:0] inferred.
FSM c_state_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state_fsm[17:0] inferred.
FSM c_state_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully. Time elapsed: 0.092s wall, 0.047s user + 0.047s system = 0.094s CPU (102.2%)

Start sdm2adm.
I: Constant propagation done on N41 (bmsREDAND).
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.029s wall, 0.031s user + 0.000s system = 0.031s CPU (106.3%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.125 sec
Current time: Thu Jul 28 16:26:28 2022
Action compile: Peak memory pool usage is 91,496,448 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 16:26:28 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Executing : get_ports vin_clk
Executing : get_ports vin_clk successfully.
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.5%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.127s wall, 0.125s user + 0.000s system = 0.125s CPU (98.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.344s wall, 0.297s user + 0.047s system = 0.344s CPU (100.0%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.019s wall, 0.031s user + 0.000s system = 0.031s CPU (160.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.341s wall, 0.313s user + 0.016s system = 0.328s CPU (96.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.058s wall, 0.047s user + 0.016s system = 0.063s CPU (107.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (118.8%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                   130 uses
GTP_DFF_CE                   78 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     12 uses
GTP_LUT5                     25 uses
GTP_LUT6                     47 uses
GTP_LUT6CARRY                53 uses
GTP_LUT6D                    24 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 169 of 66600 (0.25%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 169
Total Registers: 227 of 133200 (0.17%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 12
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 2
  CLK(clk_50m), CP(~nt_hdmi_in_nreset)             : 54
      CLK(clk_50m), C(~nt_hdmi_in_nreset)          : 47
      CLK(clk_50m), P(~nt_hdmi_in_nreset)          : 7
  CLK(nt_vin_clk), C(~nt_hdmi_in_nreset)           : 81
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)        : 4
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)     : 3
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)     : 1
  CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)  : 6
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)         : 9
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 8
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 1
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.N70)   : 10
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)    : 11
  CLK(clk_50m), C(~nt_rst_n), CE(sys_reset_n_u0.N3)      : 13
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)       : 16
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 18
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)   : 17
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)   : 1


Number of DFF:CE Signals : 8
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  sys_reset_n_u0.N3(from GTP_LUT4:Z)               : 13
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 2
  nt_vin_clk(from GTP_INBUF:O)                     : 81
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 146

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 15
  ~nt_hdmi_in_nreset(from GTP_INV:Z)               : 209

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    146           0  {sys_pll_m0/u_gpll/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
 vin_clk_Inferred             1.000 MHz    1353.180 MHz       1000.000          0.739        999.261
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred           999.261       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred             0.579       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.494       0.000              0            128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     1.205       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            146
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[0]   
                                                                           r       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[1]   
                                                                           r       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[2]   
                                                                           r       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[0]   
                                                                           f       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[1]   
                                                                           f       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[2]   
                                                                           f       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   hdmi_in_nreset_obuf/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       hdmi_in_nreset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         hdmi_in_nreset   
 hdmi_in_nreset                                                            f       hdmi_in_nreset (port)

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : hdmi_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   hdmi_nreset_obuf/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       hdmi_nreset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         hdmi_nreset      
 hdmi_nreset                                                               f       hdmi_nreset (port)

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 vin_data[0]                                             0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.000       0.000         vin_data[0]      
                                                                                   vin_data_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       vin_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_vin_data[0]   
                                                                           f       vin_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.484 sec
Current time: Thu Jul 28 16:26:36 2022
Action synthesize: Peak memory pool usage is 285,278,208 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 16:26:36 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_vin_clk in design, driver pin O(instance vin_clk_ibuf) -> load pin CLK(instance vin_data_d0[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 227      | 133200        | 1                   
| LUT                   | 169      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 2        | 32            | 7                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.781 sec
Current time: Thu Jul 28 16:26:45 2022
Action dev_map: Peak memory pool usage is 296,247,296 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 16:26:45 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_scl_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_sda_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_in_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12
C: ConstraintEditor-2011: vout_clk_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[0]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[1]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[2]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[3]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[4]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[5]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[6]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[7]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[8]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[9]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[10]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[11]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[12]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[13]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[14]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[15]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[16]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[17]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[18]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[19]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[20]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[21]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[22]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[23]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_de_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_hs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_vs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 41)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 42)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 46)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 47)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 50)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 55)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 64)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 67)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212


Placement started.
Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_576.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Pre global placement takes 4.19 sec.

Global placement started.
Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 2534.
Global placement takes 0.39 sec.

Post global placement started.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_714.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_720.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_576.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
IO placement started.
IO placement takes 0.03 sec.

I: LUT6D pack result: There are 90 LUT6 in collection, pack success:5
Macro cell placement started.
Wirelength after Macro cell placement is 2553.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 2585.
I: LUT6D pack result: There are 80 LUT6 in collection, pack success:0
Post global placement takes 0.58 sec.

Legalization started.
Wirelength after legalization is 2898.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17369.
Wirelength after replication placement is 2898.
Legalized cost 17369.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2943.
Timing-driven detailed placement takes 0.42 sec.

Worst slack is 17500, TNS after placement is 0.
Placement done.
Total placement takes 6.19 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
Building routing graph takes 5.09 sec.
Worst slack is 17500, TNS before global route is 0.
Processing design graph takes 1.02 sec.
Total memory for routing:
	216.087207 M.
Total nets for routing : 597.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 4 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 4 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 4 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 4 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 4 at the end of iteration 42.
Unrouted nets 4 at the end of iteration 43.
Unrouted nets 4 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 4 at the end of iteration 49.
Global Routing step 1 processed 84 nets, it takes 0.05 sec.
Unrouted nets 126 at the end of iteration 0.
Unrouted nets 88 at the end of iteration 1.
Unrouted nets 69 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 46 at the end of iteration 4.
Unrouted nets 30 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 14 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 12 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 10 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 0 at the end of iteration 22.
Global Routing step 2 processed 185 nets, it takes 1.27 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 9 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 4 processed 23 nets, it takes 0.03 sec.
Global routing takes 1.64 sec.
Total 621 subnets.
    forward max bucket size 2954 , backward 156.
        Unrouted nets 119 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 91 , backward 156.
        Unrouted nets 75 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 32 , backward 163.
        Unrouted nets 35 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 52 , backward 130.
        Unrouted nets 24 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 54 , backward 282.
        Unrouted nets 13 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 54 , backward 279.
        Unrouted nets 6 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 2933 , backward 255.
        Unrouted nets 4 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 155 , backward 365.
        Unrouted nets 4 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 97.
        Unrouted nets 3 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 13.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.11 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.03 sec.
Hold violation fix iter 0 takes 0.02 sec.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.00 sec.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.52 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.17 sec.
Used srb routing arc is 2756.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 9.86 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 54       | 11675         | 1                   
|   FF                        | 158      | 93400         | 1                   
|   LUT                       | 99       | 46700         | 1                   
|   LUT-FF pairs              | 70       | 46700         | 1                   
| Use of CLMS                 | 21       | 4975          | 1                   
|   FF                        | 69       | 39800         | 1                   
|   LUT                       | 65       | 19900         | 1                   
|   LUT-FF pairs              | 51       | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 0        | 155           | 0                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 32       | 10550         | 1                   
| Use of HCKB                 | 4        | 96            | 5                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 65       | 300           | 22                  
|   IOBD                      | 30       | 144           | 21                  
|   IOBS                      | 35       | 156           | 23                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 64       | 300           | 22                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 0        | 1             | 0                   
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 2        | 32            | 7                   
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:17s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 31.000 sec
Action pnr: CPU time elapsed is 27.703 sec
Current time: Thu Jul 28 16:27:15 2022
Action pnr: Peak memory pool usage is 991,457,280 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 16:27:16 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:27:29 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     353.107 MHz         20.000          2.832         17.168
 vin_clk_Inferred             1.000 MHz     495.295 MHz       1000.000          2.019        997.981
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.168       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           997.981       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.166       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.349       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.103       0.000              0             88
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.401       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.250       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           998.652       0.000              0             54
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.108       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.250       0.000              0             54
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.761       0.000              0             88
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.270       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.541       5.547         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.074       5.621 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.546       6.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.336       6.503 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.503         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.085       6.588 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.588         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/COUT                  td                    0.078       6.666 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.666         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMS_45_637/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.666         Logic Levels: 6  
                                                                                   Logic: 1.096ns(42.629%), Route: 1.475ns(57.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.407      23.485         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.111      23.834                          

 Data required time                                                 23.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.834                          
 Data arrival time                                                   6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.168                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.541       5.547         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.074       5.621 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.546       6.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.336       6.503 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.503         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.078       6.581 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.581         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.581         Logic Levels: 5  
                                                                                   Logic: 1.011ns(40.668%), Route: 1.475ns(59.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.408      23.486         _N108            
 CLMS_45_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Setup time                                             -0.111      23.806                          

 Data required time                                                 23.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.806                          
 Data arrival time                                                   6.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.225                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.559       5.565         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_51_624/Y0                    td                    0.108       5.673 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.392       6.065         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_45_619/CECO                  td                    0.136       6.201 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.201         _N59             
 CLMS_45_625/CECO                  td                    0.136       6.337 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.337         _N58             
 CLMS_45_631/CECO                  td                    0.136       6.473 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.473         _N57             
 CLMS_45_637/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.473         Logic Levels: 6  
                                                                                   Logic: 1.039ns(43.692%), Route: 1.339ns(56.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.407      23.485         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.226      23.719                          

 Data required time                                                 23.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.719                          
 Data arrival time                                                   6.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.246                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.416       3.494         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q3                    tco                   0.158       3.652 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.157       3.809         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMS_33_613/A3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.809         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.483       4.101         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.047       3.643                          

 Data required time                                                  3.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.643                          
 Data arrival time                                                   3.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.417       3.495         _N109            
 CLMA_27_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK

 CLMA_27_606/Q0                    tco                   0.158       3.653 f       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.167       3.820         i2c_config_m0/i2c_master_top_m0/done
 CLMA_27_618/B3                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3

 Data arrival time                                                   3.820         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.483       4.101         _N108            
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.080       3.610                          

 Data required time                                                  3.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.610                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.099
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.412       3.490         _N109            
 CLMA_45_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK

 CLMA_45_600/Q0                    tco                   0.158       3.648 f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=14)       0.237       3.885         i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
 CLMA_45_612/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.885         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.481       4.099         _N108            
 CLMA_45_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.688                          
 clock uncertainty                                       0.000       3.688                          

 Hold time                                              -0.015       3.673                          

 Data required time                                                  3.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.673                          
 Data arrival time                                                   3.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[14]/opit_0_inv/CLK
Endpoint    : vin_data_d1[14]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.484       3.504         _N106            
 CLMA_21_619/CLK                                                           r       vin_data_d0[14]/opit_0_inv/CLK

 CLMA_21_619/Q1                    tco                   0.203       3.707 r       vin_data_d0[14]/opit_0_inv/Q
                                   net (fanout=1)        1.434       5.141         vin_data_d0[14]  
 CLMA_21_601/M1                                                            r       vin_data_d1[14]/opit_0_inv/D

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.401%), Route: 1.434ns(87.599%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.417    1003.014         _N107            
 CLMA_21_601/CLK                                                           r       vin_data_d1[14]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.308                          
 clock uncertainty                                      -0.050    1003.258                          

 Setup time                                             -0.136    1003.122                          

 Data required time                                               1003.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.122                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.981                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[22]/opit_0_inv/CLK
Endpoint    : vin_data_d2[22]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.012
  Launch Clock Delay      :  3.505
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.485       3.505         _N106            
 CLMA_21_613/CLK                                                           r       vin_data_d1[22]/opit_0_inv/CLK

 CLMA_21_613/Q2                    tco                   0.203       3.708 r       vin_data_d1[22]/opit_0_inv/Q
                                   net (fanout=1)        1.386       5.094         vin_data_d1[22]  
 CLMA_27_594/M2                                                            r       vin_data_d2[22]/opit_0_inv/D

 Data arrival time                                                   5.094         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.775%), Route: 1.386ns(87.225%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.415    1003.012         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d2[22]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.306                          
 clock uncertainty                                      -0.050    1003.256                          

 Setup time                                             -0.136    1003.120                          

 Data required time                                               1003.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.120                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.026                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[17]/opit_0_inv/CLK
Endpoint    : vin_data_d2[17]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.009
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.484       3.504         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[17]/opit_0_inv/CLK

 CLMA_27_612/Q3                    tco                   0.203       3.707 r       vin_data_d1[17]/opit_0_inv/Q
                                   net (fanout=1)        1.446       5.153         vin_data_d1[17]  
 CLMA_21_576/M3                                                            r       vin_data_d2[17]/opit_0_inv/D

 Data arrival time                                                   5.153         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.310%), Route: 1.446ns(87.690%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.412    1003.009         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.303                          
 clock uncertainty                                      -0.050    1003.253                          

 Setup time                                             -0.033    1003.220                          

 Data required time                                               1003.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.220                          
 Data arrival time                                                   5.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.067                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[20]/opit_0_inv/CLK
Endpoint    : vin_data_d2[20]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.014
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.417       3.014         _N107            
 CLMA_21_600/CLK                                                           r       vin_data_d1[20]/opit_0_inv/CLK

 CLMA_21_600/Q3                    tco                   0.158       3.172 f       vin_data_d1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.260       3.432         vin_data_d1[20]  
 CLMA_21_588/M3                                                            f       vin_data_d2[20]/opit_0_inv/D

 Data arrival time                                                   3.432         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.799%), Route: 0.260ns(62.201%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.484       3.504         _N107            
 CLMA_21_588/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK
 clock pessimism                                        -0.464       3.040                          
 clock uncertainty                                       0.000       3.040                          

 Hold time                                               0.043       3.083                          

 Data required time                                                  3.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.083                          
 Data arrival time                                                   3.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[0]/opit_0_inv/CLK
Endpoint    : vin_data_d2[0]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.503
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.415       3.012         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d1[0]/opit_0_inv/CLK

 CLMA_27_594/Q3                    tco                   0.158       3.170 f       vin_data_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.316       3.486         vin_data_d1[0]   
 CLMA_21_583/M3                                                            f       vin_data_d2[0]/opit_0_inv/D

 Data arrival time                                                   3.486         Logic Levels: 0  
                                                                                   Logic: 0.158ns(33.333%), Route: 0.316ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.483       3.503         _N107            
 CLMA_21_583/CLK                                                           r       vin_data_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.423       3.080                          
 clock uncertainty                                       0.000       3.080                          

 Hold time                                               0.043       3.123                          

 Data required time                                                  3.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.123                          
 Data arrival time                                                   3.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[7]/opit_0_inv/CLK
Endpoint    : vin_data_d2[7]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.502
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.415       3.012         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[7]/opit_0_inv/CLK

 CLMA_27_612/Q2                    tco                   0.158       3.170 f       vin_data_d1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.367       3.537         vin_data_d1[7]   
 CLMA_21_576/M1                                                            f       vin_data_d2[7]/opit_0_inv/D

 Data arrival time                                                   3.537         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.095%), Route: 0.367ns(69.905%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.482       3.502         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.294       3.208                          
 clock uncertainty                                       0.000       3.208                          

 Hold time                                              -0.049       3.159                          

 Data required time                                                  3.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.159                          
 Data arrival time                                                   3.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMS_33_601/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       1.496       5.779         nt_hdmi_in_nreset
 IOLHR_16_900/DO_P                 td                    1.172       6.951 f       hdmi_in_nreset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.951         hdmi_in_nreset_obuf/ntO
 IOBS_0_900/PAD                    td                    2.618       9.569 f       hdmi_in_nreset_obuf/opit_0/O
                                   net (fanout=1)        0.135       9.704         hdmi_in_nreset   
 J16                                                                       f       hdmi_in_nreset (port)

 Data arrival time                                                   9.704         Logic Levels: 2  
                                                                                   Logic: 3.975ns(70.906%), Route: 1.631ns(29.094%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.481       4.099         _N108            
 CLMS_45_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMS_45_613/Q1                    tco                   0.203       4.302 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.436       5.738         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    1.067       6.805 r       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.805         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   2.618       9.423 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       9.561         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   9.561         Logic Levels: 2  
                                                                                   Logic: 3.888ns(71.183%), Route: 1.574ns(28.817%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.485       3.505         _N107            
 CLMA_21_595/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_595/Q2                    tco                   0.185       3.690 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=1)        2.451       6.141         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    1.172       7.313 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.313         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    2.100       9.413 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       9.534         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   9.534         Logic Levels: 2  
                                                                                   Logic: 3.457ns(57.340%), Route: 2.572ns(42.660%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[12] (port)
Endpoint    : vin_data_d0[12]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D26                                                     0.000       0.000 f       vin_data[12] (port)
                                   net (fanout=1)        0.178       0.178         vin_data[12]     
 IOBS_0_654/DIN                    td                    0.646       0.824 f       vin_data_ibuf[12]/opit_0/O
                                   net (fanout=1)        0.000       0.824         vin_data_ibuf[12]/ntD
 IOLHR_16_654/DI_TO_CLK            td                    0.091       0.915 f       vin_data_ibuf[12]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.359       1.274         nt_vin_data[12]  
 CLMA_21_619/M0                                                            f       vin_data_d0[12]/opit_0_inv/D

 Data arrival time                                                   1.274         Logic Levels: 2  
                                                                                   Logic: 0.737ns(57.849%), Route: 0.537ns(42.151%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : vin_data_d0[15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.646       0.791 f       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.791         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.437       1.319         nt_vin_data[15]  
 CLMA_21_606/M1                                                            f       vin_data_d0[15]/opit_0_inv/D

 Data arrival time                                                   1.319         Logic Levels: 2  
                                                                                   Logic: 0.737ns(55.876%), Route: 0.582ns(44.124%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F24                                                     0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.140       0.140         vin_data[0]      
 IOBS_0_678/DIN                    td                    0.646       0.786 f       vin_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.786         vin_data_ibuf[0]/ntD
 IOLHR_16_678/DI_TO_CLK            td                    0.091       0.877 f       vin_data_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.446       1.323         nt_vin_data[0]   
 CLMA_21_636/M0                                                            f       vin_data_d0[0]/opit_0_inv/D

 Data arrival time                                                   1.323         Logic Levels: 2  
                                                                                   Logic: 0.737ns(55.707%), Route: 0.586ns(44.293%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.319       3.632         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.040       3.672 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.306       3.978         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.228       4.206 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.056       4.262 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.262         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/COUT                  td                    0.046       4.308 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.308         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMS_45_637/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.308         Logic Levels: 6  
                                                                                   Logic: 0.683ns(44.264%), Route: 0.860ns(55.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.288      22.325         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.057      22.558                          

 Data required time                                                 22.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.558                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.250                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.326
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.319       3.632         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.040       3.672 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.306       3.978         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.228       4.206 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.046       4.252 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.252         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.252         Logic Levels: 5  
                                                                                   Logic: 0.627ns(42.165%), Route: 0.860ns(57.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.289      22.326         _N108            
 CLMS_45_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.751                          
 clock uncertainty                                      -0.150      22.601                          

 Setup time                                             -0.057      22.544                          

 Data required time                                                 22.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.544                          
 Data arrival time                                                   4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.292                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.322       3.635         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_51_624/Y0                    td                    0.062       3.697 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.221       3.918         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_45_619/CECO                  td                    0.088       4.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.006         _N59             
 CLMS_45_625/CECO                  td                    0.088       4.094 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.094         _N58             
 CLMS_45_631/CECO                  td                    0.088       4.182 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.182         _N57             
 CLMS_45_637/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.182         Logic Levels: 6  
                                                                                   Logic: 0.639ns(45.095%), Route: 0.778ns(54.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.288      22.325         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.116      22.499                          

 Data required time                                                 22.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.499                          
 Data arrival time                                                   4.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.317                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.296       2.333         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q3                    tco                   0.103       2.436 r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.118       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMS_33_613/A3                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.028       2.446                          

 Data required time                                                  2.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.446                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.297       2.334         _N109            
 CLMA_27_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK

 CLMA_27_606/Q0                    tco                   0.103       2.437 r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.122       2.559         i2c_config_m0/i2c_master_top_m0/done
 CLMA_27_618/B3                                                            r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3

 Data arrival time                                                   2.559         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.049       2.425                          

 Data required time                                                  2.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.425                          
 Data arrival time                                                   2.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I2
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.296       2.333         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q2                    tco                   0.109       2.442 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.112       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [3]
 CLMS_33_613/A2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.056       2.418                          

 Data required time                                                  2.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.418                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[14]/opit_0_inv/CLK
Endpoint    : vin_data_d1[14]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.056
  Launch Clock Delay      :  2.400
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.343       2.400         _N106            
 CLMA_21_619/CLK                                                           r       vin_data_d0[14]/opit_0_inv/CLK

 CLMA_21_619/Q1                    tco                   0.125       2.525 f       vin_data_d0[14]/opit_0_inv/Q
                                   net (fanout=1)        0.958       3.483         vin_data_d0[14]  
 CLMA_21_601/M1                                                            f       vin_data_d1[14]/opit_0_inv/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.125ns(11.542%), Route: 0.958ns(88.458%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.297    1002.056         _N107            
 CLMA_21_601/CLK                                                           r       vin_data_d1[14]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.259                          
 clock uncertainty                                      -0.050    1002.209                          

 Setup time                                             -0.074    1002.135                          

 Data required time                                               1002.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.135                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.652                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[22]/opit_0_inv/CLK
Endpoint    : vin_data_d2[22]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.054
  Launch Clock Delay      :  2.401
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.344       2.401         _N106            
 CLMA_21_613/CLK                                                           r       vin_data_d1[22]/opit_0_inv/CLK

 CLMA_21_613/Q2                    tco                   0.125       2.526 f       vin_data_d1[22]/opit_0_inv/Q
                                   net (fanout=1)        0.884       3.410         vin_data_d1[22]  
 CLMA_27_594/M2                                                            f       vin_data_d2[22]/opit_0_inv/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.389%), Route: 0.884ns(87.611%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.295    1002.054         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d2[22]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.257                          
 clock uncertainty                                      -0.050    1002.207                          

 Setup time                                             -0.074    1002.133                          

 Data required time                                               1002.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.133                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.723                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[17]/opit_0_inv/CLK
Endpoint    : vin_data_d2[17]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.052
  Launch Clock Delay      :  2.400
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.343       2.400         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[17]/opit_0_inv/CLK

 CLMA_27_612/Q3                    tco                   0.125       2.525 f       vin_data_d1[17]/opit_0_inv/Q
                                   net (fanout=1)        0.906       3.431         vin_data_d1[17]  
 CLMA_21_576/M3                                                            f       vin_data_d2[17]/opit_0_inv/D

 Data arrival time                                                   3.431         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.124%), Route: 0.906ns(87.876%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.293    1002.052         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.255                          
 clock uncertainty                                      -0.050    1002.205                          

 Setup time                                             -0.005    1002.200                          

 Data required time                                               1002.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.200                          
 Data arrival time                                                   3.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.769                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[7]/opit_0_inv/CLK
Endpoint    : vin_data_d2[7]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.398
  Launch Clock Delay      :  2.054
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.295       2.054         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[7]/opit_0_inv/CLK

 CLMA_27_612/Q2                    tco                   0.103       2.157 r       vin_data_d1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.263       2.420         vin_data_d1[7]   
 CLMA_21_576/M1                                                            r       vin_data_d2[7]/opit_0_inv/D

 Data arrival time                                                   2.420         Logic Levels: 0  
                                                                                   Logic: 0.103ns(28.142%), Route: 0.263ns(71.858%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.341       2.398         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.195                          
 clock uncertainty                                       0.000       2.195                          

 Hold time                                              -0.025       2.170                          

 Data required time                                                  2.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.170                          
 Data arrival time                                                   2.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[20]/opit_0_inv/CLK
Endpoint    : vin_data_d2[20]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.400
  Launch Clock Delay      :  2.056
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.297       2.056         _N107            
 CLMA_21_600/CLK                                                           r       vin_data_d1[20]/opit_0_inv/CLK

 CLMA_21_600/Q3                    tco                   0.103       2.159 r       vin_data_d1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.190       2.349         vin_data_d1[20]  
 CLMA_21_588/M3                                                            r       vin_data_d2[20]/opit_0_inv/D

 Data arrival time                                                   2.349         Logic Levels: 0  
                                                                                   Logic: 0.103ns(35.154%), Route: 0.190ns(64.846%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.343       2.400         _N107            
 CLMA_21_588/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK
 clock pessimism                                        -0.331       2.069                          
 clock uncertainty                                       0.000       2.069                          

 Hold time                                               0.026       2.095                          

 Data required time                                                  2.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.095                          
 Data arrival time                                                   2.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[23]/opit_0_inv/CLK
Endpoint    : vin_data_d2[23]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.400
  Launch Clock Delay      :  2.055
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.296       2.055         _N107            
 CLMA_27_600/CLK                                                           r       vin_data_d1[23]/opit_0_inv/CLK

 CLMA_27_600/Q0                    tco                   0.103       2.158 r       vin_data_d1[23]/opit_0_inv/Q
                                   net (fanout=1)        0.178       2.336         vin_data_d1[23]  
 CLMA_21_589/M0                                                            r       vin_data_d2[23]/opit_0_inv/D

 Data arrival time                                                   2.336         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.655%), Route: 0.178ns(63.345%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.343       2.400         _N107            
 CLMA_21_589/CLK                                                           r       vin_data_d2[23]/opit_0_inv/CLK
 clock pessimism                                        -0.298       2.102                          
 clock uncertainty                                       0.000       2.102                          

 Hold time                                              -0.025       2.077                          

 Data required time                                                  2.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.077                          
 Data arrival time                                                   2.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMS_33_601/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.344       2.401         _N107            
 CLMA_21_595/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_595/Q2                    tco                   0.125       2.526 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=1)        1.609       4.135         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       4.623 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.623         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.169 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.290         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.290         Logic Levels: 2  
                                                                                   Logic: 2.159ns(55.516%), Route: 1.730ns(44.484%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.340       2.769         _N108            
 CLMS_27_631/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMS_27_631/Q0                    tco                   0.119       2.888 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.508       3.396         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       3.884 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.884         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       5.838 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       5.967         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   5.967         Logic Levels: 2  
                                                                                   Logic: 2.561ns(80.081%), Route: 0.637ns(19.919%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.344       2.401         _N107            
 CLMA_21_595/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_595/Q3                    tco                   0.125       2.526 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=1)        1.577       4.103         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    0.488       4.591 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.591         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.148       5.739 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       5.859         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   5.859         Logic Levels: 2  
                                                                                   Logic: 1.761ns(50.925%), Route: 1.697ns(49.075%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[12] (port)
Endpoint    : vin_data_d0[12]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D26                                                     0.000       0.000 r       vin_data[12] (port)
                                   net (fanout=1)        0.178       0.178         vin_data[12]     
 IOBS_0_654/DIN                    td                    0.445       0.623 r       vin_data_ibuf[12]/opit_0/O
                                   net (fanout=1)        0.000       0.623         vin_data_ibuf[12]/ntD
 IOLHR_16_654/DI_TO_CLK            td                    0.073       0.696 r       vin_data_ibuf[12]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.245       0.941         nt_vin_data[12]  
 CLMA_21_619/M0                                                            r       vin_data_d0[12]/opit_0_inv/D

 Data arrival time                                                   0.941         Logic Levels: 2  
                                                                                   Logic: 0.518ns(55.048%), Route: 0.423ns(44.952%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F24                                                     0.000       0.000 r       vin_data[0] (port)
                                   net (fanout=1)        0.140       0.140         vin_data[0]      
 IOBS_0_678/DIN                    td                    0.445       0.585 r       vin_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.585         vin_data_ibuf[0]/ntD
 IOLHR_16_678/DI_TO_CLK            td                    0.073       0.658 r       vin_data_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.309       0.967         nt_vin_data[0]   
 CLMA_21_636/M0                                                            r       vin_data_d0[0]/opit_0_inv/D

 Data arrival time                                                   0.967         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.568%), Route: 0.449ns(46.432%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : vin_data_d0[15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.445       0.590 r       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.590         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.305       0.968         nt_vin_data[15]  
 CLMA_21_606/M1                                                            r       vin_data_d0[15]/opit_0_inv/D

 Data arrival time                                                   0.968         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.512%), Route: 0.450ns(46.488%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 13.000 sec
Action report_timing: CPU time elapsed is 12.016 sec
Current time: Thu Jul 28 16:27:29 2022
Action report_timing: Peak memory pool usage is 711,991,296 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 16:27:30 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.593750 sec.
Generating architecture configuration.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 9.218750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 20.000 sec
Action gen_bit_stream: CPU time elapsed is 18.594 sec
Current time: Thu Jul 28 16:27:50 2022
Action gen_bit_stream: Peak memory pool usage is 1,081,307,136 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.


Process "Compile" started.
Current time: Thu Jul 28 16:33:46 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Analyzing module sys_reset_n (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Elaborating module sys_reset_n
I: hdmi_loop.sys_reset_n_u0 parameter value:
    N = 32'b00000000000000000000000000100000
    MAX_TIME = 32'b00000000000000000000000001100100
    FREQ = 32'b00000000000000000000000000110010
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (74.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (165.3%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.208s wall, 0.094s user + 0.109s system = 0.203s CPU (97.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (123.4%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state_fsm[4:0] inferred.
FSM c_state_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state_fsm[17:0] inferred.
FSM c_state_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully. Time elapsed: 0.093s wall, 0.078s user + 0.016s system = 0.094s CPU (100.5%)

Start sdm2adm.
I: Constant propagation done on N41 (bmsREDAND).
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.030s wall, 0.031s user + 0.000s system = 0.031s CPU (105.5%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.172 sec
Current time: Thu Jul 28 16:33:48 2022
Action compile: Peak memory pool usage is 91,463,680 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 16:33:48 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Executing : get_ports vin_clk
Executing : get_ports vin_clk successfully.
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.040s wall, 0.031s user + 0.000s system = 0.031s CPU (78.3%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.128s wall, 0.125s user + 0.000s system = 0.125s CPU (97.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.352s wall, 0.203s user + 0.141s system = 0.344s CPU (97.7%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (77.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.338s wall, 0.313s user + 0.031s system = 0.344s CPU (101.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.058s wall, 0.063s user + 0.000s system = 0.063s CPU (107.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (119.5%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                   130 uses
GTP_DFF_CE                   78 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     12 uses
GTP_LUT5                     25 uses
GTP_LUT6                     47 uses
GTP_LUT6CARRY                53 uses
GTP_LUT6D                    24 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 169 of 66600 (0.25%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 169
Total Registers: 227 of 133200 (0.17%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 12
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 2
  CLK(clk_50m), CP(~nt_hdmi_in_nreset)             : 54
      CLK(clk_50m), C(~nt_hdmi_in_nreset)          : 47
      CLK(clk_50m), P(~nt_hdmi_in_nreset)          : 7
  CLK(nt_vin_clk), C(~nt_hdmi_in_nreset)           : 81
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)        : 4
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)     : 3
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)     : 1
  CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)  : 6
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)         : 9
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 8
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 1
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.N70)   : 10
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)    : 11
  CLK(clk_50m), C(~nt_rst_n), CE(sys_reset_n_u0.N3)      : 13
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)       : 16
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 18
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)   : 17
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)   : 1


Number of DFF:CE Signals : 8
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  sys_reset_n_u0.N3(from GTP_LUT4:Z)               : 13
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 2
  nt_vin_clk(from GTP_INBUF:O)                     : 81
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 146

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 15
  ~nt_hdmi_in_nreset(from GTP_INV:Z)               : 209

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    146           0  {sys_pll_m0/u_gpll/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
 vin_clk_Inferred             1.000 MHz    1353.180 MHz       1000.000          0.739        999.261
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred           999.261       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred             0.579       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.494       0.000              0            128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     1.205       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            146
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[0]   
                                                                           r       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[1]   
                                                                           r       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[2]   
                                                                           r       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[0]   
                                                                           f       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[1]   
                                                                           f       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[2]   
                                                                           f       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   hdmi_in_nreset_obuf/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       hdmi_in_nreset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         hdmi_in_nreset   
 hdmi_in_nreset                                                            f       hdmi_in_nreset (port)

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : hdmi_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   hdmi_nreset_obuf/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       hdmi_nreset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         hdmi_nreset      
 hdmi_nreset                                                               f       hdmi_nreset (port)

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 vin_data[0]                                             0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.000       0.000         vin_data[0]      
                                                                                   vin_data_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       vin_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_vin_data[0]   
                                                                           f       vin_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.422 sec
Current time: Thu Jul 28 16:33:56 2022
Action synthesize: Peak memory pool usage is 284,778,496 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 16:33:57 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Flattening design 'hdmi_loop'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_vin_clk in design, driver pin O(instance vin_clk_ibuf) -> load pin CLK(instance vin_data_d0[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 227      | 133200        | 1                   
| LUT                   | 169      | 66600         | 1                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 0        | 155           | 0                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 1             | 0                   
| USCM                  | 2        | 32            | 7                   
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 7.953 sec
Current time: Thu Jul 28 16:34:05 2022
Action dev_map: Peak memory pool usage is 296,263,680 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 16:34:05 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_scl_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_sda_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_in_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12
C: ConstraintEditor-2011: vout_clk_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[0]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[1]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[2]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[3]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[4]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[5]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[6]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[7]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[8]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[9]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[10]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[11]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[12]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[13]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[14]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[15]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[16]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[17]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[18]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[19]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[20]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[21]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[22]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[23]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_de_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_hs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_vs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 41)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 42)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 46)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 47)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 50)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 55)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 64)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 67)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212


Placement started.
Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_576.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Pre global placement takes 4.27 sec.

Global placement started.
Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after global placement is 2534.
Global placement takes 0.41 sec.

Post global placement started.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_714.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_720.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_576.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
IO placement started.
IO placement takes 0.03 sec.

I: LUT6D pack result: There are 90 LUT6 in collection, pack success:5
Macro cell placement started.
Wirelength after Macro cell placement is 2553.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 2585.
I: LUT6D pack result: There are 80 LUT6 in collection, pack success:0
Post global placement takes 0.59 sec.

Legalization started.
Wirelength after legalization is 2898.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17369.
Wirelength after replication placement is 2898.
Legalized cost 17369.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 2943.
Timing-driven detailed placement takes 0.42 sec.

Worst slack is 17500, TNS after placement is 0.
Placement done.
Total placement takes 6.28 sec.
Finished placement. (CPU time elapsed 0h:00m:07s)

Routing started.
Building routing graph takes 5.16 sec.
Worst slack is 17500, TNS before global route is 0.
Processing design graph takes 1.02 sec.
Total memory for routing:
	216.087207 M.
Total nets for routing : 597.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 4 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 4 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 4 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 4 at the end of iteration 38.
Unrouted nets 4 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 4 at the end of iteration 41.
Unrouted nets 4 at the end of iteration 42.
Unrouted nets 4 at the end of iteration 43.
Unrouted nets 4 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 4 at the end of iteration 49.
Global Routing step 1 processed 84 nets, it takes 0.05 sec.
Unrouted nets 126 at the end of iteration 0.
Unrouted nets 88 at the end of iteration 1.
Unrouted nets 69 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 46 at the end of iteration 4.
Unrouted nets 30 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 14 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 12 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 10 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 0 at the end of iteration 22.
Global Routing step 2 processed 185 nets, it takes 1.25 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 9 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 4 processed 23 nets, it takes 0.03 sec.
Global routing takes 1.63 sec.
Total 621 subnets.
    forward max bucket size 2954 , backward 156.
        Unrouted nets 119 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 91 , backward 156.
        Unrouted nets 75 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 32 , backward 163.
        Unrouted nets 35 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 52 , backward 130.
        Unrouted nets 24 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 54 , backward 282.
        Unrouted nets 13 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 54 , backward 279.
        Unrouted nets 6 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 2933 , backward 255.
        Unrouted nets 4 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 155 , backward 365.
        Unrouted nets 4 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 97.
        Unrouted nets 3 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 13.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.11 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 0.02 sec.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.00 sec.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.52 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.17 sec.
Used srb routing arc is 2756.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 9.91 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 54       | 11675         | 1                   
|   FF                        | 158      | 93400         | 1                   
|   LUT                       | 99       | 46700         | 1                   
|   LUT-FF pairs              | 70       | 46700         | 1                   
| Use of CLMS                 | 21       | 4975          | 1                   
|   FF                        | 69       | 39800         | 1                   
|   LUT                       | 65       | 19900         | 1                   
|   LUT-FF pairs              | 51       | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 0        | 155           | 0                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 32       | 10550         | 1                   
| Use of HCKB                 | 4        | 96            | 5                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 65       | 300           | 22                  
|   IOBD                      | 30       | 144           | 21                  
|   IOBS                      | 35       | 156           | 23                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 64       | 300           | 22                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 0        | 1             | 0                   
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 2        | 32            | 7                   
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:18s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 31.000 sec
Action pnr: CPU time elapsed is 27.922 sec
Current time: Thu Jul 28 16:34:36 2022
Action pnr: Peak memory pool usage is 991,854,592 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:18s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 16:34:37 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:34:49 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     353.107 MHz         20.000          2.832         17.168
 vin_clk_Inferred             1.000 MHz     495.295 MHz       1000.000          2.019        997.981
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.168       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           997.981       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.166       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.349       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.103       0.000              0             88
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.401       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.250       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           998.652       0.000              0             54
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.108       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.250       0.000              0             54
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.761       0.000              0             88
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.270       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.541       5.547         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.074       5.621 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.546       6.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.336       6.503 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.503         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.085       6.588 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.588         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/COUT                  td                    0.078       6.666 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.666         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMS_45_637/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.666         Logic Levels: 6  
                                                                                   Logic: 1.096ns(42.629%), Route: 1.475ns(57.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.407      23.485         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.111      23.834                          

 Data required time                                                 23.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.834                          
 Data arrival time                                                   6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.168                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.541       5.547         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.074       5.621 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.546       6.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.336       6.503 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.503         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.078       6.581 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.581         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.581         Logic Levels: 5  
                                                                                   Logic: 1.011ns(40.668%), Route: 1.475ns(59.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.408      23.486         _N108            
 CLMS_45_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Setup time                                             -0.111      23.806                          

 Data required time                                                 23.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.806                          
 Data arrival time                                                   6.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.225                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.559       5.565         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_51_624/Y0                    td                    0.108       5.673 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.392       6.065         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_45_619/CECO                  td                    0.136       6.201 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.201         _N59             
 CLMS_45_625/CECO                  td                    0.136       6.337 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.337         _N58             
 CLMS_45_631/CECO                  td                    0.136       6.473 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.473         _N57             
 CLMS_45_637/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.473         Logic Levels: 6  
                                                                                   Logic: 1.039ns(43.692%), Route: 1.339ns(56.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.407      23.485         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.226      23.719                          

 Data required time                                                 23.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.719                          
 Data arrival time                                                   6.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.246                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.416       3.494         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q3                    tco                   0.158       3.652 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.157       3.809         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMS_33_613/A3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.809         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.483       4.101         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.047       3.643                          

 Data required time                                                  3.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.643                          
 Data arrival time                                                   3.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.417       3.495         _N109            
 CLMA_27_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK

 CLMA_27_606/Q0                    tco                   0.158       3.653 f       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.167       3.820         i2c_config_m0/i2c_master_top_m0/done
 CLMA_27_618/B3                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3

 Data arrival time                                                   3.820         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.483       4.101         _N108            
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.080       3.610                          

 Data required time                                                  3.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.610                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.099
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.412       3.490         _N109            
 CLMA_45_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK

 CLMA_45_600/Q0                    tco                   0.158       3.648 f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=14)       0.237       3.885         i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
 CLMA_45_612/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.885         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.481       4.099         _N108            
 CLMA_45_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.688                          
 clock uncertainty                                       0.000       3.688                          

 Hold time                                              -0.015       3.673                          

 Data required time                                                  3.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.673                          
 Data arrival time                                                   3.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[14]/opit_0_inv/CLK
Endpoint    : vin_data_d1[14]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.484       3.504         _N106            
 CLMA_21_619/CLK                                                           r       vin_data_d0[14]/opit_0_inv/CLK

 CLMA_21_619/Q1                    tco                   0.203       3.707 r       vin_data_d0[14]/opit_0_inv/Q
                                   net (fanout=1)        1.434       5.141         vin_data_d0[14]  
 CLMA_21_601/M1                                                            r       vin_data_d1[14]/opit_0_inv/D

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.401%), Route: 1.434ns(87.599%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.417    1003.014         _N107            
 CLMA_21_601/CLK                                                           r       vin_data_d1[14]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.308                          
 clock uncertainty                                      -0.050    1003.258                          

 Setup time                                             -0.136    1003.122                          

 Data required time                                               1003.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.122                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.981                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[22]/opit_0_inv/CLK
Endpoint    : vin_data_d2[22]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.012
  Launch Clock Delay      :  3.505
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.485       3.505         _N106            
 CLMA_21_613/CLK                                                           r       vin_data_d1[22]/opit_0_inv/CLK

 CLMA_21_613/Q2                    tco                   0.203       3.708 r       vin_data_d1[22]/opit_0_inv/Q
                                   net (fanout=1)        1.386       5.094         vin_data_d1[22]  
 CLMA_27_594/M2                                                            r       vin_data_d2[22]/opit_0_inv/D

 Data arrival time                                                   5.094         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.775%), Route: 1.386ns(87.225%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.415    1003.012         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d2[22]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.306                          
 clock uncertainty                                      -0.050    1003.256                          

 Setup time                                             -0.136    1003.120                          

 Data required time                                               1003.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.120                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.026                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[17]/opit_0_inv/CLK
Endpoint    : vin_data_d2[17]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.009
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.484       3.504         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[17]/opit_0_inv/CLK

 CLMA_27_612/Q3                    tco                   0.203       3.707 r       vin_data_d1[17]/opit_0_inv/Q
                                   net (fanout=1)        1.446       5.153         vin_data_d1[17]  
 CLMA_21_576/M3                                                            r       vin_data_d2[17]/opit_0_inv/D

 Data arrival time                                                   5.153         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.310%), Route: 1.446ns(87.690%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.412    1003.009         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.303                          
 clock uncertainty                                      -0.050    1003.253                          

 Setup time                                             -0.033    1003.220                          

 Data required time                                               1003.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.220                          
 Data arrival time                                                   5.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.067                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[20]/opit_0_inv/CLK
Endpoint    : vin_data_d2[20]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.014
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.417       3.014         _N107            
 CLMA_21_600/CLK                                                           r       vin_data_d1[20]/opit_0_inv/CLK

 CLMA_21_600/Q3                    tco                   0.158       3.172 f       vin_data_d1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.260       3.432         vin_data_d1[20]  
 CLMA_21_588/M3                                                            f       vin_data_d2[20]/opit_0_inv/D

 Data arrival time                                                   3.432         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.799%), Route: 0.260ns(62.201%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.484       3.504         _N107            
 CLMA_21_588/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK
 clock pessimism                                        -0.464       3.040                          
 clock uncertainty                                       0.000       3.040                          

 Hold time                                               0.043       3.083                          

 Data required time                                                  3.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.083                          
 Data arrival time                                                   3.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[0]/opit_0_inv/CLK
Endpoint    : vin_data_d2[0]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.503
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.415       3.012         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d1[0]/opit_0_inv/CLK

 CLMA_27_594/Q3                    tco                   0.158       3.170 f       vin_data_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.316       3.486         vin_data_d1[0]   
 CLMA_21_583/M3                                                            f       vin_data_d2[0]/opit_0_inv/D

 Data arrival time                                                   3.486         Logic Levels: 0  
                                                                                   Logic: 0.158ns(33.333%), Route: 0.316ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.483       3.503         _N107            
 CLMA_21_583/CLK                                                           r       vin_data_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.423       3.080                          
 clock uncertainty                                       0.000       3.080                          

 Hold time                                               0.043       3.123                          

 Data required time                                                  3.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.123                          
 Data arrival time                                                   3.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[7]/opit_0_inv/CLK
Endpoint    : vin_data_d2[7]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.502
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.415       3.012         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[7]/opit_0_inv/CLK

 CLMA_27_612/Q2                    tco                   0.158       3.170 f       vin_data_d1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.367       3.537         vin_data_d1[7]   
 CLMA_21_576/M1                                                            f       vin_data_d2[7]/opit_0_inv/D

 Data arrival time                                                   3.537         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.095%), Route: 0.367ns(69.905%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.482       3.502         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.294       3.208                          
 clock uncertainty                                       0.000       3.208                          

 Hold time                                              -0.049       3.159                          

 Data required time                                                  3.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.159                          
 Data arrival time                                                   3.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMS_33_601/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       1.496       5.779         nt_hdmi_in_nreset
 IOLHR_16_900/DO_P                 td                    1.172       6.951 f       hdmi_in_nreset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.951         hdmi_in_nreset_obuf/ntO
 IOBS_0_900/PAD                    td                    2.618       9.569 f       hdmi_in_nreset_obuf/opit_0/O
                                   net (fanout=1)        0.135       9.704         hdmi_in_nreset   
 J16                                                                       f       hdmi_in_nreset (port)

 Data arrival time                                                   9.704         Logic Levels: 2  
                                                                                   Logic: 3.975ns(70.906%), Route: 1.631ns(29.094%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.481       4.099         _N108            
 CLMS_45_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMS_45_613/Q1                    tco                   0.203       4.302 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.436       5.738         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    1.067       6.805 r       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.805         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   2.618       9.423 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       9.561         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   9.561         Logic Levels: 2  
                                                                                   Logic: 3.888ns(71.183%), Route: 1.574ns(28.817%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.485       3.505         _N107            
 CLMA_21_595/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_595/Q2                    tco                   0.185       3.690 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=1)        2.451       6.141         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    1.172       7.313 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.313         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    2.100       9.413 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       9.534         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   9.534         Logic Levels: 2  
                                                                                   Logic: 3.457ns(57.340%), Route: 2.572ns(42.660%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[12] (port)
Endpoint    : vin_data_d0[12]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D26                                                     0.000       0.000 f       vin_data[12] (port)
                                   net (fanout=1)        0.178       0.178         vin_data[12]     
 IOBS_0_654/DIN                    td                    0.646       0.824 f       vin_data_ibuf[12]/opit_0/O
                                   net (fanout=1)        0.000       0.824         vin_data_ibuf[12]/ntD
 IOLHR_16_654/DI_TO_CLK            td                    0.091       0.915 f       vin_data_ibuf[12]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.359       1.274         nt_vin_data[12]  
 CLMA_21_619/M0                                                            f       vin_data_d0[12]/opit_0_inv/D

 Data arrival time                                                   1.274         Logic Levels: 2  
                                                                                   Logic: 0.737ns(57.849%), Route: 0.537ns(42.151%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : vin_data_d0[15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.646       0.791 f       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.791         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.437       1.319         nt_vin_data[15]  
 CLMA_21_606/M1                                                            f       vin_data_d0[15]/opit_0_inv/D

 Data arrival time                                                   1.319         Logic Levels: 2  
                                                                                   Logic: 0.737ns(55.876%), Route: 0.582ns(44.124%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F24                                                     0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.140       0.140         vin_data[0]      
 IOBS_0_678/DIN                    td                    0.646       0.786 f       vin_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.786         vin_data_ibuf[0]/ntD
 IOLHR_16_678/DI_TO_CLK            td                    0.091       0.877 f       vin_data_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.446       1.323         nt_vin_data[0]   
 CLMA_21_636/M0                                                            f       vin_data_d0[0]/opit_0_inv/D

 Data arrival time                                                   1.323         Logic Levels: 2  
                                                                                   Logic: 0.737ns(55.707%), Route: 0.586ns(44.293%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.319       3.632         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.040       3.672 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.306       3.978         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.228       4.206 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.056       4.262 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.262         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/COUT                  td                    0.046       4.308 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.308         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMS_45_637/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.308         Logic Levels: 6  
                                                                                   Logic: 0.683ns(44.264%), Route: 0.860ns(55.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.288      22.325         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.057      22.558                          

 Data required time                                                 22.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.558                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.250                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.326
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.319       3.632         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.040       3.672 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.306       3.978         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.228       4.206 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.046       4.252 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.252         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.252         Logic Levels: 5  
                                                                                   Logic: 0.627ns(42.165%), Route: 0.860ns(57.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.289      22.326         _N108            
 CLMS_45_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.751                          
 clock uncertainty                                      -0.150      22.601                          

 Setup time                                             -0.057      22.544                          

 Data required time                                                 22.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.544                          
 Data arrival time                                                   4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.292                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.322       3.635         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_51_624/Y0                    td                    0.062       3.697 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.221       3.918         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_45_619/CECO                  td                    0.088       4.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.006         _N59             
 CLMS_45_625/CECO                  td                    0.088       4.094 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.094         _N58             
 CLMS_45_631/CECO                  td                    0.088       4.182 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.182         _N57             
 CLMS_45_637/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.182         Logic Levels: 6  
                                                                                   Logic: 0.639ns(45.095%), Route: 0.778ns(54.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.288      22.325         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.116      22.499                          

 Data required time                                                 22.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.499                          
 Data arrival time                                                   4.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.317                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.296       2.333         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q3                    tco                   0.103       2.436 r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.118       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMS_33_613/A3                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.028       2.446                          

 Data required time                                                  2.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.446                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.297       2.334         _N109            
 CLMA_27_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK

 CLMA_27_606/Q0                    tco                   0.103       2.437 r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.122       2.559         i2c_config_m0/i2c_master_top_m0/done
 CLMA_27_618/B3                                                            r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3

 Data arrival time                                                   2.559         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.049       2.425                          

 Data required time                                                  2.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.425                          
 Data arrival time                                                   2.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I2
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.296       2.333         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q2                    tco                   0.109       2.442 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.112       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [3]
 CLMS_33_613/A2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.056       2.418                          

 Data required time                                                  2.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.418                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[14]/opit_0_inv/CLK
Endpoint    : vin_data_d1[14]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.056
  Launch Clock Delay      :  2.400
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.343       2.400         _N106            
 CLMA_21_619/CLK                                                           r       vin_data_d0[14]/opit_0_inv/CLK

 CLMA_21_619/Q1                    tco                   0.125       2.525 f       vin_data_d0[14]/opit_0_inv/Q
                                   net (fanout=1)        0.958       3.483         vin_data_d0[14]  
 CLMA_21_601/M1                                                            f       vin_data_d1[14]/opit_0_inv/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.125ns(11.542%), Route: 0.958ns(88.458%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.297    1002.056         _N107            
 CLMA_21_601/CLK                                                           r       vin_data_d1[14]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.259                          
 clock uncertainty                                      -0.050    1002.209                          

 Setup time                                             -0.074    1002.135                          

 Data required time                                               1002.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.135                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.652                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[22]/opit_0_inv/CLK
Endpoint    : vin_data_d2[22]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.054
  Launch Clock Delay      :  2.401
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.344       2.401         _N106            
 CLMA_21_613/CLK                                                           r       vin_data_d1[22]/opit_0_inv/CLK

 CLMA_21_613/Q2                    tco                   0.125       2.526 f       vin_data_d1[22]/opit_0_inv/Q
                                   net (fanout=1)        0.884       3.410         vin_data_d1[22]  
 CLMA_27_594/M2                                                            f       vin_data_d2[22]/opit_0_inv/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.389%), Route: 0.884ns(87.611%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.295    1002.054         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d2[22]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.257                          
 clock uncertainty                                      -0.050    1002.207                          

 Setup time                                             -0.074    1002.133                          

 Data required time                                               1002.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.133                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.723                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[17]/opit_0_inv/CLK
Endpoint    : vin_data_d2[17]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.052
  Launch Clock Delay      :  2.400
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.343       2.400         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[17]/opit_0_inv/CLK

 CLMA_27_612/Q3                    tco                   0.125       2.525 f       vin_data_d1[17]/opit_0_inv/Q
                                   net (fanout=1)        0.906       3.431         vin_data_d1[17]  
 CLMA_21_576/M3                                                            f       vin_data_d2[17]/opit_0_inv/D

 Data arrival time                                                   3.431         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.124%), Route: 0.906ns(87.876%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.293    1002.052         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.255                          
 clock uncertainty                                      -0.050    1002.205                          

 Setup time                                             -0.005    1002.200                          

 Data required time                                               1002.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.200                          
 Data arrival time                                                   3.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.769                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[7]/opit_0_inv/CLK
Endpoint    : vin_data_d2[7]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.398
  Launch Clock Delay      :  2.054
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.295       2.054         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[7]/opit_0_inv/CLK

 CLMA_27_612/Q2                    tco                   0.103       2.157 r       vin_data_d1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.263       2.420         vin_data_d1[7]   
 CLMA_21_576/M1                                                            r       vin_data_d2[7]/opit_0_inv/D

 Data arrival time                                                   2.420         Logic Levels: 0  
                                                                                   Logic: 0.103ns(28.142%), Route: 0.263ns(71.858%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.341       2.398         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.195                          
 clock uncertainty                                       0.000       2.195                          

 Hold time                                              -0.025       2.170                          

 Data required time                                                  2.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.170                          
 Data arrival time                                                   2.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[20]/opit_0_inv/CLK
Endpoint    : vin_data_d2[20]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.400
  Launch Clock Delay      :  2.056
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.297       2.056         _N107            
 CLMA_21_600/CLK                                                           r       vin_data_d1[20]/opit_0_inv/CLK

 CLMA_21_600/Q3                    tco                   0.103       2.159 r       vin_data_d1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.190       2.349         vin_data_d1[20]  
 CLMA_21_588/M3                                                            r       vin_data_d2[20]/opit_0_inv/D

 Data arrival time                                                   2.349         Logic Levels: 0  
                                                                                   Logic: 0.103ns(35.154%), Route: 0.190ns(64.846%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.343       2.400         _N107            
 CLMA_21_588/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK
 clock pessimism                                        -0.331       2.069                          
 clock uncertainty                                       0.000       2.069                          

 Hold time                                               0.026       2.095                          

 Data required time                                                  2.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.095                          
 Data arrival time                                                   2.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[23]/opit_0_inv/CLK
Endpoint    : vin_data_d2[23]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.400
  Launch Clock Delay      :  2.055
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.296       2.055         _N107            
 CLMA_27_600/CLK                                                           r       vin_data_d1[23]/opit_0_inv/CLK

 CLMA_27_600/Q0                    tco                   0.103       2.158 r       vin_data_d1[23]/opit_0_inv/Q
                                   net (fanout=1)        0.178       2.336         vin_data_d1[23]  
 CLMA_21_589/M0                                                            r       vin_data_d2[23]/opit_0_inv/D

 Data arrival time                                                   2.336         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.655%), Route: 0.178ns(63.345%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.343       2.400         _N107            
 CLMA_21_589/CLK                                                           r       vin_data_d2[23]/opit_0_inv/CLK
 clock pessimism                                        -0.298       2.102                          
 clock uncertainty                                       0.000       2.102                          

 Hold time                                              -0.025       2.077                          

 Data required time                                                  2.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.077                          
 Data arrival time                                                   2.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMS_33_601/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.344       2.401         _N107            
 CLMA_21_595/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_595/Q2                    tco                   0.125       2.526 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=1)        1.609       4.135         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       4.623 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.623         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.169 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.290         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.290         Logic Levels: 2  
                                                                                   Logic: 2.159ns(55.516%), Route: 1.730ns(44.484%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.340       2.769         _N108            
 CLMS_27_631/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMS_27_631/Q0                    tco                   0.119       2.888 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.508       3.396         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       3.884 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.884         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       5.838 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       5.967         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   5.967         Logic Levels: 2  
                                                                                   Logic: 2.561ns(80.081%), Route: 0.637ns(19.919%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.344       2.401         _N107            
 CLMA_21_595/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_595/Q3                    tco                   0.125       2.526 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=1)        1.577       4.103         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    0.488       4.591 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.591         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.148       5.739 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       5.859         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   5.859         Logic Levels: 2  
                                                                                   Logic: 1.761ns(50.925%), Route: 1.697ns(49.075%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[12] (port)
Endpoint    : vin_data_d0[12]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D26                                                     0.000       0.000 r       vin_data[12] (port)
                                   net (fanout=1)        0.178       0.178         vin_data[12]     
 IOBS_0_654/DIN                    td                    0.445       0.623 r       vin_data_ibuf[12]/opit_0/O
                                   net (fanout=1)        0.000       0.623         vin_data_ibuf[12]/ntD
 IOLHR_16_654/DI_TO_CLK            td                    0.073       0.696 r       vin_data_ibuf[12]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.245       0.941         nt_vin_data[12]  
 CLMA_21_619/M0                                                            r       vin_data_d0[12]/opit_0_inv/D

 Data arrival time                                                   0.941         Logic Levels: 2  
                                                                                   Logic: 0.518ns(55.048%), Route: 0.423ns(44.952%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F24                                                     0.000       0.000 r       vin_data[0] (port)
                                   net (fanout=1)        0.140       0.140         vin_data[0]      
 IOBS_0_678/DIN                    td                    0.445       0.585 r       vin_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.585         vin_data_ibuf[0]/ntD
 IOLHR_16_678/DI_TO_CLK            td                    0.073       0.658 r       vin_data_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.309       0.967         nt_vin_data[0]   
 CLMA_21_636/M0                                                            r       vin_data_d0[0]/opit_0_inv/D

 Data arrival time                                                   0.967         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.568%), Route: 0.449ns(46.432%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : vin_data_d0[15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.445       0.590 r       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.590         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.305       0.968         nt_vin_data[15]  
 CLMA_21_606/M1                                                            r       vin_data_d0[15]/opit_0_inv/D

 Data arrival time                                                   0.968         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.512%), Route: 0.450ns(46.488%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 14.000 sec
Action report_timing: CPU time elapsed is 12.234 sec
Current time: Thu Jul 28 16:34:50 2022
Action report_timing: Peak memory pool usage is 712,691,712 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 16:34:51 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Customize IP 'E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.idf' ...
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.593750 sec.
Generating architecture configuration.
IP Compiler exited.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 9.265625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 20.000 sec
Action gen_bit_stream: CPU time elapsed is 18.875 sec
Current time: Thu Jul 28 16:35:10 2022
Action gen_bit_stream: Peak memory pool usage is 1,081,311,232 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.


Process "Compile" started.
Current time: Thu Jul 28 16:38:11 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Analyzing module sys_reset_n (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Elaborating module sys_reset_n
I: hdmi_loop.sys_reset_n_u0 parameter value:
    N = 32'b00000000000000000000000000100000
    MAX_TIME = 32'b00000000000000000000000001100100
    FREQ = 32'b00000000000000000000000000110010
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.000s user + 0.016s system = 0.016s CPU (75.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (167.1%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.215s wall, 0.063s user + 0.156s system = 0.219s CPU (101.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (121.2%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state_fsm[4:0] inferred.
FSM c_state_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state_fsm[17:0] inferred.
FSM c_state_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully. Time elapsed: 0.092s wall, 0.078s user + 0.016s system = 0.094s CPU (101.5%)

Start sdm2adm.
I: Constant propagation done on N41 (bmsREDAND).
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.030s wall, 0.031s user + 0.000s system = 0.031s CPU (104.4%)

Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.172 sec
Current time: Thu Jul 28 16:38:13 2022
Action compile: Peak memory pool usage is 91,680,768 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 16:38:13 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Executing : get_ports vin_clk
Executing : get_ports vin_clk successfully.
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.040s wall, 0.047s user + 0.000s system = 0.047s CPU (117.1%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.130s wall, 0.125s user + 0.000s system = 0.125s CPU (96.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.360s wall, 0.266s user + 0.094s system = 0.359s CPU (99.8%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.019s wall, 0.031s user + 0.000s system = 0.031s CPU (160.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.337s wall, 0.313s user + 0.016s system = 0.328s CPU (97.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.059s wall, 0.063s user + 0.000s system = 0.063s CPU (106.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (120.3%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                   130 uses
GTP_DFF_CE                   78 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     12 uses
GTP_LUT5                     25 uses
GTP_LUT6                     47 uses
GTP_LUT6CARRY                53 uses
GTP_LUT6D                    24 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 169 of 66600 (0.25%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 169
Total Registers: 227 of 133200 (0.17%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 12
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 2
  CLK(clk_50m), CP(~nt_hdmi_in_nreset)             : 54
      CLK(clk_50m), C(~nt_hdmi_in_nreset)          : 47
      CLK(clk_50m), P(~nt_hdmi_in_nreset)          : 7
  CLK(nt_vin_clk), C(~nt_hdmi_in_nreset)           : 81
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)        : 4
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)     : 3
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.N72)     : 1
  CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)  : 6
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)         : 9
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 8
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)      : 1
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.N70)   : 10
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)    : 11
  CLK(clk_50m), C(~nt_rst_n), CE(sys_reset_n_u0.N3)      : 13
  CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)       : 16
  CLK(clk_50m), CP(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)      : 18
      CLK(clk_50m), C(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)   : 17
      CLK(clk_50m), P(~nt_hdmi_in_nreset), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)   : 1


Number of DFF:CE Signals : 8
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  sys_reset_n_u0.N3(from GTP_LUT4:Z)               : 13
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 2
  nt_vin_clk(from GTP_INBUF:O)                     : 81
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 146

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 15
  ~nt_hdmi_in_nreset(from GTP_INV:Z)               : 209

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    146           0  {sys_pll_m0/u_gpll/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
 vin_clk_Inferred             1.000 MHz    1353.180 MHz       1000.000          0.739        999.261
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred           999.261       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred             0.579       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.494       0.000              0            128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     1.205       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            146
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[0]   
                                                                           r       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[1]   
                                                                           r       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[2]   
                                                                           r       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[0]   
                                                                           f       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[1]   
                                                                           f       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[2]   
                                                                           f       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.669         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.669         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.372%), Route: 0.945ns(83.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.494                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.742         nt_hdmi_in_nreset
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.945       5.687         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.687         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.683%), Route: 0.945ns(82.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   hdmi_in_nreset_obuf/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       hdmi_in_nreset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         hdmi_in_nreset   
 hdmi_in_nreset                                                            f       hdmi_in_nreset (port)

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : hdmi_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=4)        0.000       4.724         nt_hdmi_in_nreset
                                                                                   hdmi_nreset_obuf/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       hdmi_nreset_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         hdmi_nreset      
 hdmi_nreset                                                               f       hdmi_nreset (port)

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 vin_data[0]                                             0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.000       0.000         vin_data[0]      
                                                                                   vin_data_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       vin_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_vin_data[0]   
                                                                           f       vin_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.359 sec
Current time: Thu Jul 28 16:38:21 2022
Action synthesize: Peak memory pool usage is 285,040,640 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 16:38:21 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'hdmi_loop'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net nt_vin_clk in design, driver pin O(instance vin_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.718750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 1224     | 133200        | 1                   
| LUT                   | 731      | 66600         | 2                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 1        | 155           | 1                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 1             | 100                 
| USCM                  | 4        | 32            | 13                  
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 28.000 sec
Action dev_map: CPU time elapsed is 10.719 sec
Current time: Thu Jul 28 16:38:48 2022
Action dev_map: Peak memory pool usage is 312,926,208 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 16:38:48 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_scl_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_sda_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_in_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12
C: ConstraintEditor-2011: vout_clk_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[0]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[1]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[2]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[3]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[4]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[5]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[6]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[7]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[8]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[9]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[10]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[11]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[12]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[13]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[14]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[15]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[16]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[17]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[18]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[19]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[20]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[21]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[22]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[23]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_de_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_hs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_vs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 41)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 42)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 46)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 47)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 50)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 55)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 64)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 67)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212


Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_6/gopclkbufg to USCM_215_624.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_215_669.
Mapping instance clkbufg_4/gopclkbufg to USCM_215_576.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_666.
Pre global placement takes 4.39 sec.

Global placement started.
Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 2%.
Wirelength after global placement is 5662.
Global placement takes 1.03 sec.

Post global placement started.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_714.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_720.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_666.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_215_669.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_215_624.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
IO placement started.
IO placement takes 0.02 sec.

I: LUT6D pack result: There are 333 LUT6 in collection, pack success:23
Macro cell placement started.
Wirelength after Macro cell placement is 6291.
Macro cell placement takes 0.02 sec.

Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 5566.
I: LUT6D pack result: There are 287 LUT6 in collection, pack success:0
Post global placement takes 1.53 sec.

Legalization started.
Wirelength after legalization is 7554.
Legalization takes 0.28 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17313.
Wirelength after replication placement is 7554.
Legalized cost 17313.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 7699.
Timing-driven detailed placement takes 1.47 sec.

Worst slack is 17637, TNS after placement is 0.
Placement done.
Total placement takes 9.45 sec.
Finished placement. (CPU time elapsed 0h:00m:10s)

Routing started.
Building routing graph takes 5.31 sec.
Worst slack is 17637, TNS before global route is 0.
Processing design graph takes 1.05 sec.
Total memory for routing:
	216.854060 M.
Total nets for routing : 2011.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 108 nets, it takes 0.05 sec.
Unrouted nets 153 at the end of iteration 0.
Unrouted nets 104 at the end of iteration 1.
Unrouted nets 90 at the end of iteration 2.
Unrouted nets 67 at the end of iteration 3.
Unrouted nets 40 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 15 at the end of iteration 6.
Unrouted nets 15 at the end of iteration 7.
Unrouted nets 11 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 2 processed 258 nets, it takes 1.13 sec.
Global Routing step 3 processed 0 nets, it takes 0.02 sec.
Unrouted nets 18 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 4 processed 44 nets, it takes 0.06 sec.
Global routing takes 1.55 sec.
Total 2097 subnets.
    forward max bucket size 19595 , backward 60.
        Unrouted nets 998 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.421875 sec.
    forward max bucket size 115 , backward 20.
        Unrouted nets 778 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.125000 sec.
    forward max bucket size 115 , backward 19.
        Unrouted nets 620 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.109375 sec.
    forward max bucket size 49 , backward 20.
        Unrouted nets 445 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.078125 sec.
    forward max bucket size 47 , backward 30.
        Unrouted nets 389 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.078125 sec.
    forward max bucket size 42 , backward 25.
        Unrouted nets 269 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.062500 sec.
    forward max bucket size 39 , backward 19.
        Unrouted nets 200 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 42 , backward 20.
        Unrouted nets 153 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 23.
        Unrouted nets 126 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 35 , backward 33.
        Unrouted nets 111 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.031250 sec.
    forward max bucket size 37 , backward 17.
        Unrouted nets 94 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 34 , backward 20.
        Unrouted nets 88 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 33 , backward 14.
        Unrouted nets 73 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 45 , backward 14.
        Unrouted nets 54 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 13.
        Unrouted nets 27 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 20.
        Unrouted nets 19 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 13.
        Unrouted nets 9 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 12.
        Unrouted nets 6 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 2 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 6.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 5.
        Unrouted nets 0 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_5/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 1.19 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.16 sec.
Hold violation fix iter 0 takes 0.66 sec.
Incremental timing analysis takes 0.13 sec.
Hold violation fix iter 1 takes 0.00 sec.
Incremental timing analysis takes 0.13 sec.
Hold violation fix iter 2 takes 0.00 sec.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.73 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.66 sec.
Used srb routing arc is 13124.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 12.91 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 192      | 11675         | 2                   
|   FF                        | 795      | 93400         | 1                   
|   LUT                       | 446      | 46700         | 1                   
|   LUT-FF pairs              | 322      | 46700         | 1                   
| Use of CLMS                 | 104      | 4975          | 3                   
|   FF                        | 429      | 39800         | 2                   
|   LUT                       | 262      | 19900         | 2                   
|   LUT-FF pairs              | 174      | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 1        | 155           | 1                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 129      | 10550         | 2                   
| Use of HCKB                 | 6        | 96            | 7                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 65       | 300           | 22                  
|   IOBD                      | 30       | 144           | 21                  
|   IOBS                      | 35       | 156           | 23                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 64       | 300           | 22                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 1        | 1             | 100                 
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 4        | 32            | 13                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:24s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 38.000 sec
Action pnr: CPU time elapsed is 34.828 sec
Current time: Thu Jul 28 16:39:26 2022
Action pnr: Peak memory pool usage is 1,059,696,640 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:24s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 16:39:27 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:39:40 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared               660           1  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     353.232 MHz         20.000          2.831         17.169
 vin_clk_Inferred             1.000 MHz     414.938 MHz       1000.000          2.410        997.590
 DebugCore_JCLK              20.000 MHz     177.242 MHz         50.000          5.642         44.358
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.169       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           997.590       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              23.887       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              21.956       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.128       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.245       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.341       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.352       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.487       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.588       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.060       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.003       0.000              0            408
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.399       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.367       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.040       0.000              0            660
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.266       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           998.527       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              24.335       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.253       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           48.084       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.169       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.249       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              24.088       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.565       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.710       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.695       0.000              0            408
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.274       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.252       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.430       0.000              0            660
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.476
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.466       4.084         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.203       4.287 r       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.680       4.967         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.224       5.191 r       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.119       5.310         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.096       5.406 r       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.238       5.644         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.074       5.718 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.386       6.104         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.136       6.240 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       6.240         _N144            
 CLMA_21_786/CECO                  td                    0.136       6.376 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.376         _N143            
 CLMA_21_792/CECO                  td                    0.136       6.512 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000       6.512         _N142            
 CLMA_21_798/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.512         Logic Levels: 6  
                                                                                   Logic: 1.005ns(41.392%), Route: 1.423ns(58.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.398      23.476         _N301            
 CLMA_21_798/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.057                          
 clock uncertainty                                      -0.150      23.907                          

 Setup time                                             -0.226      23.681                          

 Data required time                                                 23.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.681                          
 Data arrival time                                                   6.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.169                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.475
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.466       4.084         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.203       4.287 r       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.680       4.967         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.224       5.191 r       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.119       5.310         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.096       5.406 r       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.238       5.644         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.074       5.718 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.386       6.104         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.136       6.240 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       6.240         _N144            
 CLMA_21_786/CECO                  td                    0.136       6.376 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.376         _N143            
 CLMA_21_792/CECI                                                          r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.376         Logic Levels: 5  
                                                                                   Logic: 0.869ns(37.914%), Route: 1.423ns(62.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.397      23.475         _N301            
 CLMA_21_792/CLK                                                           r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.056                          
 clock uncertainty                                      -0.150      23.906                          

 Setup time                                             -0.226      23.680                          

 Data required time                                                 23.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.680                          
 Data arrival time                                                   6.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.304                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.476
  Launch Clock Delay      :  4.086
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.468       4.086         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_799/Q3                    tco                   0.203       4.289 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.558         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMA_27_798/Y1                    td                    0.229       4.787 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.371       5.158         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_27_787/Y1                    td                    0.108       5.266 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.120       5.386         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_27_786/Y3                    td                    0.207       5.593 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.390       5.983         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_781/CECO                  td                    0.136       6.119 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.119         _N139            
 CLMA_21_787/CECO                  td                    0.136       6.255 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.255         _N138            
 CLMA_21_793/CECO                  td                    0.136       6.391 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.391         _N137            
 CLMA_21_799/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.391         Logic Levels: 6  
                                                                                   Logic: 1.155ns(50.108%), Route: 1.150ns(49.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.398      23.476         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.086                          
 clock uncertainty                                      -0.150      23.936                          

 Setup time                                             -0.226      23.710                          

 Data required time                                                 23.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.710                          
 Data arrival time                                                   6.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.319                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_45_732/Q0                    tco                   0.158       3.627 f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.075       3.702         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMA_45_732/M0                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M

 Data arrival time                                                   3.702         Logic Levels: 0  
                                                                                   Logic: 0.158ns(67.811%), Route: 0.075ns(32.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.610       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Hold time                                              -0.012       3.457                          

 Data required time                                                  3.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.457                          
 Data arrival time                                                   3.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  3.467
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.389       3.467         _N301            
 CLMA_45_744/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_744/Q0                    tco                   0.158       3.625 f       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=18)       0.091       3.716         i2c_config_m0/i2c_master_top_m0/state [1]
 CLMS_45_745/D4                                                            f       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.716         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.454%), Route: 0.091ns(36.546%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.459       4.077         _N301            
 CLMS_45_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.581       3.496                          
 clock uncertainty                                       0.000       3.496                          

 Hold time                                              -0.036       3.460                          

 Data required time                                                  3.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.460                          
 Data arrival time                                                   3.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK

 CLMS_27_751/Q0                    tco                   0.158       3.627 f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.089       3.716         i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4
 CLMS_27_751/D5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.716         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.609       3.470                          
 clock uncertainty                                       0.000       3.470                          

 Hold time                                              -0.015       3.455                          

 Data required time                                                  3.455                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.455                          
 Data arrival time                                                   3.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.473       3.493         _N302            
 CLMA_75_630/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_75_630/CR3                   tco                   0.248       3.741 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=5)        0.735       4.476         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2]
 CLMA_75_618/Y2                    td                    0.224       4.700 r       u_CORES/u_debug_core_0/u_Storage_Condition/N259_ac3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.268       4.968         u_CORES/u_debug_core_0/u_Storage_Condition/_N199
 CLMA_75_612/Y1                    td                    0.108       5.076 r       u_CORES/u_debug_core_0/u_Storage_Condition/N265_25/LUT6_inst_perm/L6
                                   net (fanout=1)        0.135       5.211         u_CORES/u_debug_core_0/u_Storage_Condition/_N3481
 CLMA_75_612/CR1                   td                    0.227       5.438 r       CLKROUTE_144/CR  
                                   net (fanout=1)        0.244       5.682         _N290            
 CLMS_75_613/D3                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   5.682         Logic Levels: 3  
                                                                                   Logic: 0.807ns(36.866%), Route: 1.382ns(63.134%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.406    1003.003         _N302            
 CLMS_75_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.464    1003.467                          
 clock uncertainty                                      -0.050    1003.417                          

 Setup time                                             -0.145    1003.272                          

 Data required time                                               1003.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.272                          
 Data arrival time                                                   5.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.005
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.476       3.496         _N302            
 CLMS_75_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_613/Q0                    tco                   0.203       3.699 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        1.818       5.517         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]
 CLMS_75_607/A4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.517         Logic Levels: 0  
                                                                                   Logic: 0.203ns(10.045%), Route: 1.818ns(89.955%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.408    1003.005         _N303            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.299                          
 clock uncertainty                                      -0.050    1003.249                          

 Setup time                                             -0.139    1003.110                          

 Data required time                                               1003.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.110                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I0
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.998
  Launch Clock Delay      :  3.491
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.471       3.491         _N302            
 CLMA_81_636/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK

 CLMA_81_636/Q0                    tco                   0.203       3.694 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=12)       1.816       5.510         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8]
 CLMA_81_636/B0                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   5.510         Logic Levels: 0  
                                                                                   Logic: 0.203ns(10.054%), Route: 1.816ns(89.946%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.401    1002.998         _N302            
 CLMA_81_636/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.492    1003.490                          
 clock uncertainty                                      -0.050    1003.440                          

 Setup time                                             -0.267    1003.173                          

 Data required time                                               1003.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.173                          
 Data arrival time                                                   5.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.497
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.404       3.001         _N303            
 CLMA_45_552/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/CLK

 CLMA_45_552/CR3                   tco                   0.172       3.173 f       u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/Q
                                   net (fanout=2)        0.285       3.458         u_CORES/u_debug_core_0/TRIG0_ff[1] [33]
 CLMS_33_559/M3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/D

 Data arrival time                                                   3.458         Logic Levels: 0  
                                                                                   Logic: 0.172ns(37.637%), Route: 0.285ns(62.363%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.477       3.497         _N303            
 CLMS_33_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/CLK
 clock pessimism                                        -0.423       3.074                          
 clock uncertainty                                       0.000       3.074                          

 Hold time                                               0.043       3.117                          

 Data required time                                                  3.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.117                          
 Data arrival time                                                   3.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.493
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.404       3.001         _N302            
 CLMA_51_648/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK

 CLMA_51_648/Q1                    tco                   0.158       3.159 f       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/Q
                                   net (fanout=1)        0.259       3.418         u_CORES/u_debug_core_0/trig0_d1 [2]
 CLMA_51_654/M3                                                            f       u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/D

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.890%), Route: 0.259ns(62.110%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.473       3.493         _N302            
 CLMA_51_654/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK
 clock pessimism                                        -0.464       3.029                          
 clock uncertainty                                       0.000       3.029                          

 Hold time                                               0.043       3.072                          

 Data required time                                                  3.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.072                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[16]/opit_0_inv/CLK
Endpoint    : vin_data_d1[16]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.499
  Launch Clock Delay      :  3.007
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.410       3.007         _N302            
 CLMA_21_643/CLK                                                           r       vin_data_d0[16]/opit_0_inv/CLK

 CLMA_21_643/Q3                    tco                   0.158       3.165 f       vin_data_d0[16]/opit_0_inv/Q
                                   net (fanout=1)        0.260       3.425         vin_data_d0[16]  
 CLMA_21_648/M3                                                            f       vin_data_d1[16]/opit_0_inv/D

 Data arrival time                                                   3.425         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.799%), Route: 0.260ns(62.201%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.479       3.499         _N302            
 CLMA_21_648/CLK                                                           r       vin_data_d1[16]/opit_0_inv/CLK
 clock pessimism                                        -0.464       3.035                          
 clock uncertainty                                       0.000       3.035                          

 Hold time                                               0.043       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.891

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.476       4.077         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.249       4.326 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.575       4.901         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/A3                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   4.901         Logic Levels: 0  
                                                                                   Logic: 0.249ns(30.218%), Route: 0.575ns(69.782%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403      28.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.891      29.004                          
 clock uncertainty                                      -0.050      28.954                          

 Setup time                                             -0.166      28.788                          

 Data required time                                                 28.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.788                          
 Data arrival time                                                   4.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  4.080
  Clock Pessimism Removal :  0.891

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.479       4.080         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMS_63_601/Q3                    tco                   0.203       4.283 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.391       4.674         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_75_601/A0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   4.674         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.175%), Route: 0.391ns(65.825%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.401      28.111         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.891      29.002                          
 clock uncertainty                                      -0.050      28.952                          

 Setup time                                             -0.287      28.665                          

 Data required time                                                 28.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.665                          
 Data arrival time                                                   4.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.891

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.476       4.077         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.249       4.326 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.459       4.785         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/D3                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   4.785         Logic Levels: 0  
                                                                                   Logic: 0.249ns(35.169%), Route: 0.459ns(64.831%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403      28.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.891      29.004                          
 clock uncertainty                                      -0.050      28.954                          

 Setup time                                             -0.161      28.793                          

 Data required time                                                 28.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.793                          
 Data arrival time                                                   4.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.008                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.408       3.234         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR1                   tco                   0.174       3.408 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.548         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_27_559/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.548         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.478       4.079         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.234                          
 clock uncertainty                                       0.000       3.234                          

 Hold time                                              -0.038       3.196                          

 Data required time                                                  3.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.196                          
 Data arrival time                                                   3.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.844

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.409       3.235         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMS_63_601/CR0                   tco                   0.173       3.408 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.140       3.548         u_CORES/u_jtag_hub/shift_data [1]
 CLMS_63_601/B3                                                            f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/I3

 Data arrival time                                                   3.548         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.479       4.080         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.844       3.236                          
 clock uncertainty                                       0.000       3.236                          

 Hold time                                              -0.043       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.234
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.408       3.234         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR3                   tco                   0.172       3.406 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.144       3.550         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59]
 CLMS_27_559/D3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.550         Logic Levels: 0  
                                                                                   Logic: 0.172ns(54.430%), Route: 0.144ns(45.570%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.478       4.079         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.234                          
 clock uncertainty                                       0.000       3.234                          

 Hold time                                              -0.041       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480      27.843         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.203      28.046 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.551      28.597         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.224      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.765      29.586         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.108      29.694 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.631      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.108      30.433 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.575      31.008         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.008         Logic Levels: 3  
                                                                                   Logic: 0.643ns(20.316%), Route: 2.522ns(79.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.414      53.240         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  31.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480      27.843         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.203      28.046 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.551      28.597         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.224      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.765      29.586         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.108      29.694 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.631      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.108      30.433 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.575      31.008         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.008         Logic Levels: 3  
                                                                                   Logic: 0.643ns(20.316%), Route: 2.522ns(79.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.414      53.240         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  31.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.843
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480      27.843         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.203      28.046 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.551      28.597         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.224      28.821 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.765      29.586         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.108      29.694 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.631      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.108      30.433 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.575      31.008         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  31.008         Logic Levels: 3  
                                                                                   Logic: 0.643ns(20.316%), Route: 2.522ns(79.684%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.414      53.240         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  31.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  2.278
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.408      27.278         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_63_594/Q3                    tco                   0.158      27.436 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.167      27.603         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_57_601/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.603         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.480       4.081         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.081                          
 clock uncertainty                                       0.050       4.131                          

 Hold time                                              -0.015       4.116                          

 Data required time                                                  4.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.116                          
 Data arrival time                                                  27.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  2.278
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.408      27.278         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_63_594/Q0                    tco                   0.158      27.436 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.168      27.604         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_57_601/A5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.604         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.466%), Route: 0.168ns(51.534%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.480       4.081         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.081                          
 clock uncertainty                                       0.050       4.131                          

 Hold time                                              -0.020       4.111                          

 Data required time                                                  4.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.111                          
 Data arrival time                                                  27.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.801  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  2.280
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410      27.280         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.158      27.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.239      27.677         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_57_600/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.677         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.798%), Route: 0.239ns(60.202%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.480       4.081         _N299            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.081                          
 clock uncertainty                                       0.050       4.131                          

 Hold time                                               0.043       4.174                          

 Data required time                                                  4.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.174                          
 Data arrival time                                                  27.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  4.083
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.472      79.083         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_63_600/CR0                   tco                   0.227      79.310 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.656      79.966         u_CORES/id_o [2] 
 CLMA_63_606/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  79.966         Logic Levels: 0  
                                                                                   Logic: 0.227ns(25.708%), Route: 0.656ns(74.292%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410     127.280         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.280                          
 clock uncertainty                                      -0.050     127.230                          

 Setup time                                             -0.136     127.094                          

 Data required time                                                127.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.094                          
 Data arrival time                                                  79.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.801  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  4.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.470      79.081         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.204      79.285 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.580      79.865         u_CORES/conf_sel [0]
 CLMA_63_606/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.865         Logic Levels: 0  
                                                                                   Logic: 0.204ns(26.020%), Route: 0.580ns(73.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410     127.280         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.280                          
 clock uncertainty                                      -0.050     127.230                          

 Setup time                                             -0.226     127.004                          

 Data required time                                                127.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.004                          
 Data arrival time                                                  79.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.801  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  4.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.470      79.081         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.204      79.285 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.580      79.865         u_CORES/conf_sel [0]
 CLMS_63_607/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.865         Logic Levels: 0  
                                                                                   Logic: 0.204ns(26.020%), Route: 0.580ns(73.980%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.410     127.280         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.280                          
 clock uncertainty                                      -0.050     127.230                          

 Setup time                                             -0.226     127.004                          

 Data required time                                                127.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.004                          
 Data arrival time                                                  79.865                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.843
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403     128.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.159     128.272 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.160     128.432         u_CORES/id_o [4] 
 CLMA_63_606/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.432         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480     127.843         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.843                          
 clock uncertainty                                       0.050     127.893                          

 Hold time                                              -0.049     127.844                          

 Data required time                                                127.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.844                          
 Data arrival time                                                 128.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.841
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403     128.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.159     128.272 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.160     128.432         u_CORES/id_o [4] 
 CLMA_63_594/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.432         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.478     127.841         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.841                          
 clock uncertainty                                       0.050     127.891                          

 Hold time                                              -0.049     127.842                          

 Data required time                                                127.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.842                          
 Data arrival time                                                 128.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.843
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.403     128.113         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_63_600/CR2                   tco                   0.173     128.286 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.260     128.546         u_CORES/id_o [0] 
 CLMA_63_606/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 128.546         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.954%), Route: 0.260ns(60.046%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.480     127.843         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.843                          
 clock uncertainty                                       0.050     127.893                          

 Hold time                                               0.043     127.936                          

 Data required time                                                127.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.936                          
 Data arrival time                                                 128.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.467
  Launch Clock Delay      :  4.082
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.985       5.252         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.094       5.346 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.346         _N33             
 CLMS_45_745/RSCO                  td                    0.075       5.421 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.421         _N32             
 CLMS_45_751/RSCO                  td                    0.075       5.496 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.496         _N31             
 CLMS_45_757/RSCO                  td                    0.075       5.571 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.571         _N30             
 CLMS_45_769/RSCI                                                          r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.571         Logic Levels: 4  
                                                                                   Logic: 0.504ns(33.848%), Route: 0.985ns(66.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.389      23.467         _N301            
 CLMS_45_769/CLK                                                           r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.540      24.007                          
 clock uncertainty                                      -0.150      23.857                          

 Recovery time                                          -0.226      23.631                          

 Data required time                                                 23.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.631                          
 Data arrival time                                                   5.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.060                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.465
  Launch Clock Delay      :  4.082
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.985       5.252         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.094       5.346 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.346         _N33             
 CLMS_45_745/RSCO                  td                    0.075       5.421 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.421         _N32             
 CLMS_45_751/RSCO                  td                    0.075       5.496 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.496         _N31             
 CLMS_45_757/RSCI                                                          r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.496         Logic Levels: 3  
                                                                                   Logic: 0.429ns(30.339%), Route: 0.985ns(69.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.387      23.465         _N301            
 CLMS_45_757/CLK                                                           r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.540      24.005                          
 clock uncertainty                                      -0.150      23.855                          

 Recovery time                                          -0.226      23.629                          

 Data required time                                                 23.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.629                          
 Data arrival time                                                   5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.133                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.473
  Launch Clock Delay      :  4.082
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.655       4.922         nt_hdmi_in_nreset
 CLMA_27_738/RSCO                  td                    0.094       5.016 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.016         _N14             
 CLMA_27_744/RSCO                  td                    0.075       5.091 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       5.091         _N13             
 CLMA_27_750/RSCO                  td                    0.075       5.166 r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.166         _N12             
 CLMA_27_756/RSCO                  td                    0.075       5.241 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.241         _N11             
 CLMA_27_768/RSCO                  td                    0.075       5.316 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=6)        0.000       5.316         _N10             
 CLMA_27_774/RSCO                  td                    0.075       5.391 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.391         _N9              
 CLMA_27_780/RSCO                  td                    0.075       5.466 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.466         _N8              
 CLMA_27_786/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.466         Logic Levels: 7  
                                                                                   Logic: 0.729ns(52.673%), Route: 0.655ns(47.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.395      23.473         _N301            
 CLMA_27_786/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.540      24.013                          
 clock uncertainty                                      -0.150      23.863                          

 Recovery time                                          -0.226      23.637                          

 Data required time                                                 23.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.637                          
 Data arrival time                                                   5.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.171                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.081
  Launch Clock Delay      :  3.472
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.394       3.472         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.158       3.630 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.246       3.876         nt_hdmi_in_nreset
 CLMA_33_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.876         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.109%), Route: 0.246ns(60.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.463       4.081         _N301            
 CLMA_33_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.540       3.541                          
 clock uncertainty                                       0.000       3.541                          

 Removal time                                           -0.064       3.477                          

 Data required time                                                  3.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.477                          
 Data arrival time                                                   3.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.083
  Launch Clock Delay      :  3.472
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.394       3.472         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.158       3.630 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.243       3.873         nt_hdmi_in_nreset
 CLMA_21_781/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.873         Logic Levels: 0  
                                                                                   Logic: 0.158ns(39.401%), Route: 0.243ns(60.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.465       4.083         _N301            
 CLMA_21_781/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.581       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Removal time                                           -0.064       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   3.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.435                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.080
  Launch Clock Delay      :  3.472
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.394       3.472         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.158       3.630 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.309       3.939         nt_hdmi_in_nreset
 CLMS_33_775/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.939         Logic Levels: 0  
                                                                                   Logic: 0.158ns(33.833%), Route: 0.309ns(66.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.462       4.080         _N301            
 CLMS_33_775/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.540       3.540                          
 clock uncertainty                                       0.000       3.540                          

 Removal time                                           -0.064       3.476                          

 Data required time                                                  3.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.476                          
 Data arrival time                                                   3.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.013
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.481       3.501         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.185       3.686 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.648       4.334         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.094       4.428 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.428         _N90             
 CLMA_33_558/RSCO                  td                    0.075       4.503 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.503         _N89             
 CLMA_33_564/RSCO                  td                    0.075       4.578 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       4.578         _N88             
 CLMA_33_570/RSCO                  td                    0.075       4.653 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.653         _N87             
 CLMA_33_576/RSCO                  td                    0.075       4.728 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.728         _N86             
 CLMA_33_582/RSCO                  td                    0.075       4.803 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.803         _N85             
 CLMA_33_588/RSCO                  td                    0.075       4.878 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.878         _N84             
 CLMA_33_594/RSCO                  td                    0.075       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.953         _N83             
 CLMA_33_600/RSCO                  td                    0.075       5.028 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.028         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.028         Logic Levels: 9  
                                                                                   Logic: 0.879ns(57.564%), Route: 0.648ns(42.436%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.416    1003.013         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.307                          
 clock uncertainty                                      -0.050    1003.257                          

 Recovery time                                          -0.226    1003.031                          

 Data required time                                               1003.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.031                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.013
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.481       3.501         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.185       3.686 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.648       4.334         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.094       4.428 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.428         _N90             
 CLMA_33_558/RSCO                  td                    0.075       4.503 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.503         _N89             
 CLMA_33_564/RSCO                  td                    0.075       4.578 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       4.578         _N88             
 CLMA_33_570/RSCO                  td                    0.075       4.653 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.653         _N87             
 CLMA_33_576/RSCO                  td                    0.075       4.728 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.728         _N86             
 CLMA_33_582/RSCO                  td                    0.075       4.803 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.803         _N85             
 CLMA_33_588/RSCO                  td                    0.075       4.878 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.878         _N84             
 CLMA_33_594/RSCO                  td                    0.075       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.953         _N83             
 CLMA_33_600/RSCO                  td                    0.075       5.028 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.028         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.028         Logic Levels: 9  
                                                                                   Logic: 0.879ns(57.564%), Route: 0.648ns(42.436%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.416    1003.013         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.307                          
 clock uncertainty                                      -0.050    1003.257                          

 Recovery time                                          -0.226    1003.031                          

 Data required time                                               1003.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.031                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.013
  Launch Clock Delay      :  3.501
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.481       3.501         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.185       3.686 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.648       4.334         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.094       4.428 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.428         _N90             
 CLMA_33_558/RSCO                  td                    0.075       4.503 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.503         _N89             
 CLMA_33_564/RSCO                  td                    0.075       4.578 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       4.578         _N88             
 CLMA_33_570/RSCO                  td                    0.075       4.653 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.653         _N87             
 CLMA_33_576/RSCO                  td                    0.075       4.728 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.728         _N86             
 CLMA_33_582/RSCO                  td                    0.075       4.803 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       4.803         _N85             
 CLMA_33_588/RSCO                  td                    0.075       4.878 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       4.878         _N84             
 CLMA_33_594/RSCO                  td                    0.075       4.953 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.953         _N83             
 CLMA_33_600/RSCO                  td                    0.075       5.028 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       5.028         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.028         Logic Levels: 9  
                                                                                   Logic: 0.879ns(57.564%), Route: 0.648ns(42.436%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.416    1003.013         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.294    1003.307                          
 clock uncertainty                                      -0.050    1003.257                          

 Recovery time                                          -0.226    1003.031                          

 Data required time                                               1003.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.031                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.003                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  3.008
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.411       3.008         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.158       3.166 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.219       3.385         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.158ns(41.910%), Route: 0.219ns(58.090%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.485       3.505         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.423       3.082                          
 clock uncertainty                                       0.000       3.082                          

 Removal time                                           -0.064       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  3.008
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.411       3.008         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.158       3.166 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.219       3.385         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.158ns(41.910%), Route: 0.219ns(58.090%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.485       3.505         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.423       3.082                          
 clock uncertainty                                       0.000       3.082                          

 Removal time                                           -0.064       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  3.008
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.411       3.008         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.158       3.166 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.219       3.385         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.158ns(41.910%), Route: 0.219ns(58.090%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.485       3.505         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.423       3.082                          
 clock uncertainty                                       0.000       3.082                          

 Removal time                                           -0.064       3.018                          

 Data required time                                                  3.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.018                          
 Data arrival time                                                   3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.478       3.498         _N302            
 CLMA_21_655/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_655/Q0                    tco                   0.185       3.683 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        2.557       6.240         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    1.172       7.412 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.412         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    2.100       9.512 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       9.633         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   9.633         Logic Levels: 2  
                                                                                   Logic: 3.457ns(56.349%), Route: 2.678ns(43.651%)
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       1.263       5.530         nt_hdmi_in_nreset
 IOLHR_16_642/DO_P                 td                    1.172       6.702 f       hdmi_nreset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.702         hdmi_nreset_obuf/ntO
 IOBS_0_642/PAD                    td                    2.618       9.320 f       hdmi_nreset_obuf/opit_0/O
                                   net (fanout=1)        0.148       9.468         hdmi_nreset      
 G26                                                                       f       hdmi_nreset (port)

 Data arrival time                                                   9.468         Logic Levels: 2  
                                                                                   Logic: 3.975ns(73.802%), Route: 1.411ns(26.198%)
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.464       4.082         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.185       4.267 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       1.122       5.389         nt_hdmi_in_nreset
 IOLHR_16_900/DO_P                 td                    1.172       6.561 f       hdmi_in_nreset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.561         hdmi_in_nreset_obuf/ntO
 IOBS_0_900/PAD                    td                    2.618       9.179 f       hdmi_in_nreset_obuf/opit_0/O
                                   net (fanout=1)        0.135       9.314         hdmi_in_nreset   
 J16                                                                       f       hdmi_in_nreset (port)

 Data arrival time                                                   9.314         Logic Levels: 2  
                                                                                   Logic: 3.975ns(75.975%), Route: 1.257ns(24.025%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.297       1.189         nt_vin_vs        
 CLMA_27_648/M3                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.189         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.985%), Route: 0.452ns(38.015%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.410       1.238         _N1              
 CLMS_33_751/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.238         Logic Levels: 2  
                                                                                   Logic: 0.737ns(59.532%), Route: 0.501ns(40.468%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.646       0.784 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.784         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.091       0.875 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.385       1.260         _N0              
 CLMA_27_774/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   1.260         Logic Levels: 2  
                                                                                   Logic: 0.737ns(58.492%), Route: 0.523ns(41.508%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.315
  Launch Clock Delay      :  2.753
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.324       2.753         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.125       2.878 f       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.405       3.283         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.122       3.405 f       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.075       3.480         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.066       3.546 f       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.143       3.689         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.040       3.729 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.215       3.944         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.088       4.032 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       4.032         _N144            
 CLMA_21_786/CECO                  td                    0.088       4.120 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.120         _N143            
 CLMA_21_792/CECO                  td                    0.088       4.208 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000       4.208         _N142            
 CLMA_21_798/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.208         Logic Levels: 6  
                                                                                   Logic: 0.617ns(42.405%), Route: 0.838ns(57.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.278      22.315         _N301            
 CLMA_21_798/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.740                          
 clock uncertainty                                      -0.150      22.590                          

 Setup time                                             -0.116      22.474                          

 Data required time                                                 22.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.474                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.266                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.315
  Launch Clock Delay      :  2.755
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.326       2.755         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_21_799/Q0                    tco                   0.125       2.880 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.230       3.110         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
 CLMA_27_798/Y1                    td                    0.070       3.180 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.234       3.414         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_27_787/Y1                    td                    0.070       3.484 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.075       3.559         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_27_786/Y3                    td                    0.123       3.682 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.220       3.902         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_21_781/CECO                  td                    0.088       3.990 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.990         _N139            
 CLMA_21_787/CECO                  td                    0.088       4.078 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.078         _N138            
 CLMA_21_793/CECO                  td                    0.088       4.166 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.166         _N137            
 CLMA_21_799/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.166         Logic Levels: 6  
                                                                                   Logic: 0.652ns(46.208%), Route: 0.759ns(53.792%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.278      22.315         _N301            
 CLMA_21_799/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Setup time                                             -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   4.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.323                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.314
  Launch Clock Delay      :  2.753
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.324       2.753         _N301            
 CLMA_21_786/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_786/Q2                    tco                   0.125       2.878 f       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.405       3.283         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_774/Y2                    td                    0.122       3.405 f       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.075       3.480         sys_reset_n_u0/_N670
 CLMA_21_774/Y3                    td                    0.066       3.546 f       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.143       3.689         sys_reset_n_u0/_N57
 CLMA_21_775/Y3                    td                    0.040       3.729 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.215       3.944         sys_reset_n_u0/N3
 CLMA_21_780/CECO                  td                    0.088       4.032 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       4.032         _N144            
 CLMA_21_786/CECO                  td                    0.088       4.120 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.120         _N143            
 CLMA_21_792/CECI                                                          r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.120         Logic Levels: 5  
                                                                                   Logic: 0.529ns(38.698%), Route: 0.838ns(61.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.277      22.314         _N301            
 CLMA_21_792/CLK                                                           r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.739                          
 clock uncertainty                                      -0.150      22.589                          

 Setup time                                             -0.116      22.473                          

 Data required time                                                 22.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.473                          
 Data arrival time                                                   4.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.353                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.746
  Launch Clock Delay      :  2.305
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.268       2.305         _N301            
 CLMA_45_744/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_45_744/Q0                    tco                   0.103       2.408 r       i2c_config_m0/i2c_master_top_m0/state[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=18)       0.061       2.469         i2c_config_m0/i2c_master_top_m0/state [1]
 CLMS_45_745/D4                                                            r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.469         Logic Levels: 0  
                                                                                   Logic: 0.103ns(62.805%), Route: 0.061ns(37.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N301            
 CLMS_45_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.425       2.321                          
 clock uncertainty                                       0.000       2.321                          

 Hold time                                              -0.021       2.300                          

 Data required time                                                  2.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.300                          
 Data arrival time                                                   2.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK

 CLMA_45_732/Q0                    tco                   0.103       2.410 r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=16)       0.060       2.470         i2c_config_m0/i2c_master_top_m0/state [0]
 CLMA_45_732/M0                                                            r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/M

 Data arrival time                                                   2.470         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N301            
 CLMA_45_732/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.441       2.307                          
 clock uncertainty                                       0.000       2.307                          

 Hold time                                              -0.008       2.299                          

 Data required time                                                  2.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.299                          
 Data arrival time                                                   2.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK

 CLMS_27_751/Q0                    tco                   0.103       2.410 r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.060       2.470         i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4
 CLMS_27_751/D5                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.470         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N301            
 CLMS_27_751/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.308                          
 clock uncertainty                                       0.000       2.308                          

 Hold time                                              -0.011       2.297                          

 Data required time                                                  2.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.297                          
 Data arrival time                                                   2.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.051
  Launch Clock Delay      :  2.401
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.344       2.401         _N303            
 CLMS_33_607/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_607/CR1                   tco                   0.142       2.543 f       u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        1.129       3.672         u_CORES/u_debug_core_0/data_pipe[4] [27]
 CLMS_33_625/M3                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/D

 Data arrival time                                                   3.672         Logic Levels: 0  
                                                                                   Logic: 0.142ns(11.172%), Route: 1.129ns(88.828%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292    1002.051         _N302            
 CLMS_33_625/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/CLK
 clock pessimism                                         0.203    1002.254                          
 clock uncertainty                                      -0.050    1002.204                          

 Setup time                                             -0.005    1002.199                          

 Data required time                                               1002.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.199                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.048
  Launch Clock Delay      :  2.392
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.335       2.392         _N302            
 CLMS_75_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_613/Q0                    tco                   0.125       2.517 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        1.061       3.578         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6]
 CLMS_75_607/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.125ns(10.540%), Route: 1.061ns(89.460%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.289    1002.048         _N303            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.251                          
 clock uncertainty                                      -0.050    1002.201                          

 Setup time                                             -0.078    1002.123                          

 Data required time                                               1002.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.123                          
 Data arrival time                                                   3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L6QL5Q1_perm/I1
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.052
  Launch Clock Delay      :  2.403
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.346       2.403         _N303            
 CLMA_27_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_27_606/Q1                    tco                   0.125       2.528 f       u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.976       3.504         u_CORES/u_debug_core_0/data_pipe[2] [42]
 CLMA_21_630/C1                                                            f       u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L6QL5Q1_perm/I1

 Data arrival time                                                   3.504         Logic Levels: 0  
                                                                                   Logic: 0.125ns(11.353%), Route: 0.976ns(88.647%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.293    1002.052         _N302            
 CLMA_21_630/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.255                          
 clock uncertainty                                      -0.050    1002.205                          

 Setup time                                             -0.134    1002.071                          

 Data required time                                               1002.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.071                          
 Data arrival time                                                   3.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.391
  Launch Clock Delay      :  2.044
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.285       2.044         _N302            
 CLMA_45_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_648/CR1                   tco                   0.123       2.167 r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.276         u_CORES/u_debug_core_0/data_pipe[0] [12]
 CLMA_45_648/D4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.276         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.334       2.391         _N302            
 CLMA_45_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.045                          
 clock uncertainty                                       0.000       2.045                          

 Hold time                                              -0.018       2.027                          

 Data required time                                                  2.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.027                          
 Data arrival time                                                   2.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.048
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.289       2.048         _N302            
 CLMS_33_643/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_33_643/CR1                   tco                   0.123       2.171 r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.280         u_CORES/u_debug_core_0/data_pipe[0] [14]
 CLMS_33_643/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.280         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.337       2.394         _N302            
 CLMS_33_643/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.048                          
 clock uncertainty                                       0.000       2.048                          

 Hold time                                              -0.018       2.030                          

 Data required time                                                  2.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.030                          
 Data arrival time                                                   2.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.393
  Launch Clock Delay      :  2.047
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.288       2.047         _N302            
 CLMA_33_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_33_648/CR1                   tco                   0.123       2.170 r       u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.109       2.279         u_CORES/u_debug_core_0/data_pipe[0] [22]
 CLMA_33_648/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.279         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.336       2.393         _N302            
 CLMA_33_648/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.047                          
 clock uncertainty                                       0.000       2.047                          

 Hold time                                              -0.018       2.029                          

 Data required time                                                  2.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.029                          
 Data arrival time                                                   2.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.196
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.335       2.588         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.141       2.729 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.334       3.063         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/A3                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   3.063         Logic Levels: 0  
                                                                                   Logic: 0.141ns(29.684%), Route: 0.334ns(70.316%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292      27.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.349      27.545                          
 clock uncertainty                                      -0.050      27.495                          

 Setup time                                             -0.097      27.398                          

 Data required time                                                 27.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.398                          
 Data arrival time                                                   3.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.194
  Launch Clock Delay      :  2.591
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.338       2.591         _N299            
 CLMS_63_601/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMS_63_601/Q3                    tco                   0.125       2.716 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.246       2.962         u_CORES/u_jtag_hub/shift_data [8]
 CLMS_75_601/A0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.962         Logic Levels: 0  
                                                                                   Logic: 0.125ns(33.693%), Route: 0.246ns(66.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.290      27.194         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.349      27.543                          
 clock uncertainty                                      -0.050      27.493                          

 Setup time                                             -0.152      27.341                          

 Data required time                                                 27.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.341                          
 Data arrival time                                                   2.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.196
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.335       2.588         _N299            
 CLMA_75_594/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_75_594/CR0                   tco                   0.141       2.729 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.261       2.990         u_CORES/u_jtag_hub/data_ctrl
 CLMA_63_600/D3                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   2.990         Logic Levels: 0  
                                                                                   Logic: 0.141ns(35.075%), Route: 0.261ns(64.925%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292      27.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.349      27.545                          
 clock uncertainty                                      -0.050      27.495                          

 Setup time                                             -0.095      27.400                          

 Data required time                                                 27.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.400                          
 Data arrival time                                                   2.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.289       2.122         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR1                   tco                   0.124       2.246 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.347         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMS_27_559/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.347         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337       2.590         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.468       2.122                          
 clock uncertainty                                       0.000       2.122                          

 Hold time                                              -0.026       2.096                          

 Data required time                                                  2.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.096                          
 Data arrival time                                                   2.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.289       2.122         _N299            
 CLMA_75_606/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_75_606/CR1                   tco                   0.124       2.246 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=3)        0.205       2.451         u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1]
 CLMS_51_613/C1                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.451         Logic Levels: 0  
                                                                                   Logic: 0.124ns(37.690%), Route: 0.205ns(62.310%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.339       2.592         _N300            
 CLMS_51_613/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.325       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Hold time                                              -0.068       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.122
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.289       2.122         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_27_559/CR3                   tco                   0.122       2.244 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.103       2.347         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59]
 CLMS_27_559/D3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.347         Logic Levels: 0  
                                                                                   Logic: 0.122ns(54.222%), Route: 0.103ns(45.778%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337       2.590         _N299            
 CLMS_27_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.468       2.122                          
 clock uncertainty                                       0.000       2.122                          

 Hold time                                              -0.028       2.094                          

 Data required time                                                  2.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.094                          
 Data arrival time                                                   2.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339      26.829         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.125      26.954 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.307      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.122      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.472      27.855         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.070      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.387      28.312         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.062      28.374 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.334      28.708         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.708         Logic Levels: 3  
                                                                                   Logic: 0.379ns(20.170%), Route: 1.500ns(79.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.294      52.127         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339      26.829         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.125      26.954 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.307      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.122      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.472      27.855         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.070      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.387      28.312         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.062      28.374 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.334      28.708         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.708         Logic Levels: 3  
                                                                                   Logic: 0.379ns(20.170%), Route: 1.500ns(79.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.294      52.127         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.829
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339      26.829         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_63_607/Q0                    tco                   0.125      26.954 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.307      27.261         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_57_613/Y0                    td                    0.122      27.383 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.472      27.855         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMS_33_631/Y3                    td                    0.070      27.925 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.387      28.312         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_51_618/Y2                    td                    0.062      28.374 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.334      28.708         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.708         Logic Levels: 3  
                                                                                   Logic: 0.379ns(20.170%), Route: 1.500ns(79.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=42)       0.294      52.127         _N300            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  1.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.289      26.496         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_63_594/Q3                    tco                   0.109      26.605 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.117      26.722         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_57_601/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.722         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339       2.592         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.592                          
 clock uncertainty                                       0.050       2.642                          

 Hold time                                              -0.008       2.634                          

 Data required time                                                  2.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.634                          
 Data arrival time                                                  26.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  1.496
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.289      26.496         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK

 CLMA_63_594/Q0                    tco                   0.109      26.605 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/Q
                                   net (fanout=4)        0.117      26.722         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3]
 CLMA_57_601/A5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.722         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339       2.592         _N299            
 CLMA_57_601/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.592                          
 clock uncertainty                                       0.050       2.642                          

 Hold time                                              -0.010       2.632                          

 Data required time                                                  2.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.632                          
 Data arrival time                                                  26.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.592
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291      26.498         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.109      26.607 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=10)       0.173      26.780         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_57_600/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.780         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.652%), Route: 0.173ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339       2.592         _N299            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.592                          
 clock uncertainty                                       0.050       2.642                          

 Hold time                                               0.027       2.669                          

 Data required time                                                  2.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.669                          
 Data arrival time                                                  26.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.111                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  2.770
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.339      77.770         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_63_600/CR0                   tco                   0.140      77.910 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.380      78.290         u_CORES/id_o [2] 
 CLMA_63_606/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  78.290         Logic Levels: 0  
                                                                                   Logic: 0.140ns(26.923%), Route: 0.380ns(73.077%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291     126.498         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.498                          
 clock uncertainty                                      -0.050     126.448                          

 Setup time                                             -0.074     126.374                          

 Data required time                                                126.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.374                          
 Data arrival time                                                  78.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337      77.768         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.120      77.888 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.322      78.210         u_CORES/conf_sel [0]
 CLMA_63_606/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.210         Logic Levels: 0  
                                                                                   Logic: 0.120ns(27.149%), Route: 0.322ns(72.851%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291     126.498         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.498                          
 clock uncertainty                                      -0.050     126.448                          

 Setup time                                             -0.116     126.332                          

 Data required time                                                126.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.332                          
 Data arrival time                                                  78.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.337      77.768         _N299            
 CLMS_75_601/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_75_601/Q0                    tco                   0.120      77.888 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.322      78.210         u_CORES/conf_sel [0]
 CLMS_63_607/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.210         Logic Levels: 0  
                                                                                   Logic: 0.120ns(27.149%), Route: 0.322ns(72.851%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.291     126.498         _N298            
 CLMS_63_607/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.498                          
 clock uncertainty                                      -0.050     126.448                          

 Setup time                                             -0.116     126.332                          

 Data required time                                                126.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.332                          
 Data arrival time                                                  78.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  2.196
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292     127.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.104     127.300 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.119     127.419         u_CORES/id_o [4] 
 CLMA_63_606/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 127.419         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.637%), Route: 0.119ns(53.363%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339     126.829         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.829                          
 clock uncertainty                                       0.050     126.879                          

 Hold time                                              -0.025     126.854                          

 Data required time                                                126.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.854                          
 Data arrival time                                                 127.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.827
  Launch Clock Delay      :  2.196
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292     127.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_63_600/Q1                    tco                   0.104     127.300 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.119     127.419         u_CORES/id_o [4] 
 CLMA_63_594/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.419         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.637%), Route: 0.119ns(53.363%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.337     126.827         _N298            
 CLMA_63_594/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.827                          
 clock uncertainty                                       0.050     126.877                          

 Hold time                                              -0.025     126.852                          

 Data required time                                                126.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.852                          
 Data arrival time                                                 127.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.829
  Launch Clock Delay      :  2.196
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_153/CLKOUT
                                   net (fanout=113)      0.292     127.196         _N299            
 CLMA_63_600/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_63_600/CR2                   tco                   0.122     127.318 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.187     127.505         u_CORES/id_o [0] 
 CLMA_63_606/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.505         Logic Levels: 0  
                                                                                   Logic: 0.122ns(39.482%), Route: 0.187ns(60.518%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_477/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=11)       0.339     126.829         _N298            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.829                          
 clock uncertainty                                       0.050     126.879                          

 Hold time                                               0.027     126.906                          

 Data required time                                                126.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.906                          
 Data arrival time                                                 127.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.322       2.751         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.125       2.876 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.646       3.522         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.052       3.574 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.574         _N33             
 CLMS_45_745/RSCO                  td                    0.049       3.623 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.623         _N32             
 CLMS_45_751/RSCO                  td                    0.049       3.672 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.672         _N31             
 CLMS_45_757/RSCO                  td                    0.049       3.721 r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.721         _N30             
 CLMS_45_769/RSCI                                                          r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.721         Logic Levels: 4  
                                                                                   Logic: 0.324ns(33.402%), Route: 0.646ns(66.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.268      22.305         _N301            
 CLMS_45_769/CLK                                                           r       i2c_config_m0/lut_index[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.392      22.697                          
 clock uncertainty                                      -0.150      22.547                          

 Recovery time                                          -0.116      22.431                          

 Data required time                                                 22.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.431                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.710                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.303
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.322       2.751         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.125       2.876 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.646       3.522         nt_hdmi_in_nreset
 CLMS_45_739/RSCO                  td                    0.052       3.574 r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.574         _N33             
 CLMS_45_745/RSCO                  td                    0.049       3.623 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.623         _N32             
 CLMS_45_751/RSCO                  td                    0.049       3.672 r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.672         _N31             
 CLMS_45_757/RSCI                                                          r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.672         Logic Levels: 3  
                                                                                   Logic: 0.275ns(29.859%), Route: 0.646ns(70.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.266      22.303         _N301            
 CLMS_45_757/CLK                                                           r       i2c_config_m0/lut_index[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.392      22.695                          
 clock uncertainty                                      -0.150      22.545                          

 Recovery time                                          -0.116      22.429                          

 Data required time                                                 22.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.429                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.757                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.322       2.751         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.125       2.876 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.434       3.310         nt_hdmi_in_nreset
 CLMA_27_738/RSCO                  td                    0.052       3.362 r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.362         _N14             
 CLMA_27_744/RSCO                  td                    0.049       3.411 r       i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[1]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=1)        0.000       3.411         _N13             
 CLMA_27_750/RSCO                  td                    0.049       3.460 r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.460         _N12             
 CLMA_27_756/RSCO                  td                    0.049       3.509 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.509         _N11             
 CLMA_27_768/RSCO                  td                    0.049       3.558 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.558         _N10             
 CLMA_27_774/RSCO                  td                    0.049       3.607 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.607         _N9              
 CLMA_27_780/RSCO                  td                    0.049       3.656 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.656         _N8              
 CLMA_27_786/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.656         Logic Levels: 7  
                                                                                   Logic: 0.471ns(52.044%), Route: 0.434ns(47.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.275      22.312         _N301            
 CLMA_27_786/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.392      22.704                          
 clock uncertainty                                      -0.150      22.554                          

 Recovery time                                          -0.116      22.438                          

 Data required time                                                 22.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.438                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.782                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.750
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.274       2.311         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.109       2.420 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.174       2.594         nt_hdmi_in_nreset
 CLMA_33_780/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.594         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.516%), Route: 0.174ns(61.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.321       2.750         _N301            
 CLMA_33_780/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.392       2.358                          
 clock uncertainty                                       0.000       2.358                          

 Removal time                                           -0.038       2.320                          

 Data required time                                                  2.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.320                          
 Data arrival time                                                   2.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.752
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.274       2.311         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.109       2.420 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.170       2.590         nt_hdmi_in_nreset
 CLMA_21_781/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.590         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.068%), Route: 0.170ns(60.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.323       2.752         _N301            
 CLMA_21_781/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.425       2.327                          
 clock uncertainty                                       0.000       2.327                          

 Removal time                                           -0.038       2.289                          

 Data required time                                                  2.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.289                          
 Data arrival time                                                   2.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.749
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.274       2.311         _N301            
 CLMA_21_775/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_775/Q0                    tco                   0.109       2.420 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=68)       0.222       2.642         nt_hdmi_in_nreset
 CLMS_33_775/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.642         Logic Levels: 0  
                                                                                   Logic: 0.109ns(32.931%), Route: 0.222ns(67.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.320       2.749         _N301            
 CLMS_33_775/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.392       2.357                          
 clock uncertainty                                       0.000       2.357                          

 Removal time                                           -0.038       2.319                          

 Data required time                                                  2.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.319                          
 Data arrival time                                                   2.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.340       2.397         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.125       2.522 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.431       2.953         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.052       3.005 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.005         _N90             
 CLMA_33_558/RSCO                  td                    0.049       3.054 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.054         _N89             
 CLMA_33_564/RSCO                  td                    0.049       3.103 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.103         _N88             
 CLMA_33_570/RSCO                  td                    0.049       3.152 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.152         _N87             
 CLMA_33_576/RSCO                  td                    0.049       3.201 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.201         _N86             
 CLMA_33_582/RSCO                  td                    0.049       3.250 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       3.250         _N85             
 CLMA_33_588/RSCO                  td                    0.049       3.299 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.299         _N84             
 CLMA_33_594/RSCO                  td                    0.049       3.348 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.348         _N83             
 CLMA_33_600/RSCO                  td                    0.049       3.397 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.397         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.397         Logic Levels: 9  
                                                                                   Logic: 0.569ns(56.900%), Route: 0.431ns(43.100%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.296    1002.055         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.258                          
 clock uncertainty                                      -0.050    1002.208                          

 Recovery time                                          -0.116    1002.092                          

 Data required time                                               1002.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.092                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.340       2.397         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.125       2.522 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.431       2.953         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.052       3.005 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.005         _N90             
 CLMA_33_558/RSCO                  td                    0.049       3.054 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.054         _N89             
 CLMA_33_564/RSCO                  td                    0.049       3.103 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.103         _N88             
 CLMA_33_570/RSCO                  td                    0.049       3.152 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.152         _N87             
 CLMA_33_576/RSCO                  td                    0.049       3.201 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.201         _N86             
 CLMA_33_582/RSCO                  td                    0.049       3.250 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       3.250         _N85             
 CLMA_33_588/RSCO                  td                    0.049       3.299 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.299         _N84             
 CLMA_33_594/RSCO                  td                    0.049       3.348 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.348         _N83             
 CLMA_33_600/RSCO                  td                    0.049       3.397 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.397         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.397         Logic Levels: 9  
                                                                                   Logic: 0.569ns(56.900%), Route: 0.431ns(43.100%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.296    1002.055         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.258                          
 clock uncertainty                                      -0.050    1002.208                          

 Recovery time                                          -0.116    1002.092                          

 Data required time                                               1002.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.092                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.055
  Launch Clock Delay      :  2.397
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.340       2.397         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.125       2.522 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.431       2.953         u_CORES/u_debug_core_0/resetn
 CLMA_33_552/RSCO                  td                    0.052       3.005 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.005         _N90             
 CLMA_33_558/RSCO                  td                    0.049       3.054 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.054         _N89             
 CLMA_33_564/RSCO                  td                    0.049       3.103 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=6)        0.000       3.103         _N88             
 CLMA_33_570/RSCO                  td                    0.049       3.152 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.152         _N87             
 CLMA_33_576/RSCO                  td                    0.049       3.201 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.201         _N86             
 CLMA_33_582/RSCO                  td                    0.049       3.250 r       u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/RSCO
                                   net (fanout=6)        0.000       3.250         _N85             
 CLMA_33_588/RSCO                  td                    0.049       3.299 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.299         _N84             
 CLMA_33_594/RSCO                  td                    0.049       3.348 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.348         _N83             
 CLMA_33_600/RSCO                  td                    0.049       3.397 r       u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.397         _N82             
 CLMA_33_606/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.397         Logic Levels: 9  
                                                                                   Logic: 0.569ns(56.900%), Route: 0.431ns(43.100%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.296    1002.055         _N303            
 CLMA_33_606/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.203    1002.258                          
 clock uncertainty                                      -0.050    1002.208                          

 Recovery time                                          -0.116    1002.092                          

 Data required time                                               1002.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.092                          
 Data arrival time                                                   3.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.401
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292       2.051         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.109       2.160 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.157       2.317         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.977%), Route: 0.157ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.344       2.401         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.298       2.103                          
 clock uncertainty                                       0.000       2.103                          

 Removal time                                           -0.038       2.065                          

 Data required time                                                  2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.065                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.401
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292       2.051         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.109       2.160 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.157       2.317         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.977%), Route: 0.157ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.344       2.401         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.298       2.103                          
 clock uncertainty                                       0.000       2.103                          

 Removal time                                           -0.038       2.065                          

 Data required time                                                  2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.065                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.401
  Launch Clock Delay      :  2.051
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.292       2.051         _N302            
 CLMA_45_612/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_45_612/Q1                    tco                   0.109       2.160 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=170)      0.157       2.317         u_CORES/u_debug_core_0/resetn
 CLMA_21_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.317         Logic Levels: 0  
                                                                                   Logic: 0.109ns(40.977%), Route: 0.157ns(59.023%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.344       2.401         _N302            
 CLMA_21_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.298       2.103                          
 clock uncertainty                                       0.000       2.103                          

 Removal time                                           -0.038       2.065                          

 Data required time                                                  2.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.065                          
 Data arrival time                                                   2.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=357)      0.337       2.394         _N302            
 CLMA_21_655/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_655/Q0                    tco                   0.125       2.519 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.686       4.205         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       4.693 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.693         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.239 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.360         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.360         Logic Levels: 2  
                                                                                   Logic: 2.159ns(54.438%), Route: 1.807ns(45.562%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_157/CLKOUT
                                   net (fanout=303)      0.340       2.397         _N303            
 CLMA_21_570/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_570/Q3                    tco                   0.125       2.522 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.528       4.050         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    0.488       4.538 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.538         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.148       5.686 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       5.806         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   5.806         Logic Levels: 2  
                                                                                   Logic: 1.761ns(51.657%), Route: 1.648ns(48.343%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N301            
 CLMA_45_744/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMA_45_744/Q2                    tco                   0.119       2.865 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.359       3.224         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       3.712 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.712         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       5.666 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       5.795         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   5.795         Logic Levels: 2  
                                                                                   Logic: 2.561ns(83.995%), Route: 0.488ns(16.005%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.216       0.884         nt_vin_vs        
 CLMA_27_648/M3                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.884         Logic Levels: 2  
                                                                                   Logic: 0.513ns(58.032%), Route: 0.371ns(41.968%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.440       0.531 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.531         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.604 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.293       0.897         _N1              
 CLMS_33_751/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   0.897         Logic Levels: 2  
                                                                                   Logic: 0.513ns(57.191%), Route: 0.384ns(42.809%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G21                                                     0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.138       0.138         nt_hdmi_scl      
 IOBS_0_780/DIN                    td                    0.440       0.578 f       i2c_config_m0.i2c_scl_tri/opit_0/O
                                   net (fanout=1)        0.000       0.578         i2c_config_m0.i2c_scl_tri/ntI
 IOLHR_16_780/DI_TO_CLK            td                    0.073       0.651 f       i2c_config_m0.i2c_scl_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.278       0.929         _N0              
 CLMA_27_774/M0                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/D

 Data arrival time                                                   0.929         Logic Levels: 2  
                                                                                   Logic: 0.513ns(55.221%), Route: 0.416ns(44.779%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.000 sec
Current time: Thu Jul 28 16:39:41 2022
Action report_timing: Peak memory pool usage is 734,396,416 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 16:39:42 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.812500 sec.
Generating architecture configuration.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 11.796875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 23.000 sec
Action gen_bit_stream: CPU time elapsed is 21.234 sec
Current time: Thu Jul 28 16:40:04 2022
Action gen_bit_stream: Peak memory pool usage is 1,102,356,480 bytes
Process "Generate Bitstream" done.
ADS Parser
I: Flow-6004: Design file modified: "E:/axp100/demo/hdmi_loop/source/hdmi_loop.v". 
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Thu Jul 28 16:43:25 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/hdmi_loop.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/lut_hdmi.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v
W: Public-4030: File 'E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/source/sys_reset_n.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Analyzing module sys_reset_n (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/source/sys_reset_n.v successfully.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0001: Analyzing file E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v
I: Verilog-0002: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Analyzing module sys_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/axp100/demo/hdmi_loop} E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "hdmi_loop" is set as top module.
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/hdmi_loop.v(line number: 30)] Elaborating module hdmi_loop
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18774)] Elaborating module GTP_INBUFGDS
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/sys_reset_n.v(line number: 1)] Elaborating module sys_reset_n
I: hdmi_loop.sys_reset_n_u0 parameter value:
    N = 32'b00000000000000000000000000100000
    MAX_TIME = 32'b00000000000000000000000001100100
    FREQ = 32'b00000000000000000000000000110010
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/ipcore/sys_pll/sys_pll.v(line number: 20)] Elaborating module sys_pll
I: Verilog-0003: [C:/pango/PDS_2021.1-SP7-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 3147)] Elaborating module GTP_GPLL
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 30)] Elaborating module i2c_config
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_top.v(line number: 30)] Elaborating module i2c_master_top
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 75)] Elaborating module i2c_master_byte_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_byte_ctrl.v(line number: 206)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller parameter value:
    ST_IDLE = 5'b00000
    ST_START = 5'b00001
    ST_READ = 5'b00010
    ST_WRITE = 5'b00100
    ST_ACK = 5'b01000
    ST_STOP = 5'b10000
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 143)] Elaborating module i2c_master_bit_ctrl
W: Verilog-2017: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_master_bit_ctrl.v(line number: 185)] Attribute enum_state has no value, give the default value 1
W: Sdm-2008: The attribute named enum_state is not legal, then it has no effect, ignore its value.
I: hdmi_loop.i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller parameter value:
    idle = 18'b000000000000000000
    start_a = 18'b000000000000000001
    start_b = 18'b000000000000000010
    start_c = 18'b000000000000000100
    start_d = 18'b000000000000001000
    start_e = 18'b000000000000010000
    stop_a = 18'b000000000000100000
    stop_b = 18'b000000000001000000
    stop_c = 18'b000000000010000000
    stop_d = 18'b000000000100000000
    rd_a = 18'b000000001000000000
    rd_b = 18'b000000010000000000
    rd_c = 18'b000000100000000000
    rd_d = 18'b000001000000000000
    wr_a = 18'b000010000000000000
    wr_b = 18'b000100000000000000
    wr_c = 18'b001000000000000000
    wr_d = 18'b010000000000000000
W: Directive full_case is effective
W: Directive full_case is effective
W: Verilog-2036: [E:/axp100/demo/hdmi_loop/source/i2c_master/i2c_config.v(line number: 130)] Net i2c_read_req connected to input port of module instance hdmi_loop.i2c_config_m0 has no driver, tie it to 0
I: Verilog-0003: [E:/axp100/demo/hdmi_loop/source/lut_hdmi.v(line number: 30)] Elaborating module lut_hdmi
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (73.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (160.1%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.229s wall, 0.125s user + 0.109s system = 0.234s CPU (102.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.025s wall, 0.031s user + 0.000s system = 0.031s CPU (122.8%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N17 i2c_write_req_ack 
S0(000)-->S1(001): xx
S1(001)-->S2(010): 1x
S3(011)-->S3(011): xx
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1
S1(001)-->S3(011): 0x
S3(011)-->S3(011): 0x

I: FSM c_state_fsm[4:0] inferred.
FSM c_state_fsm[4:0] STG:
Number of reachable states: 6
Input nets: N36 cnt_done core_ack go read start stop write 
S0(00000)-->S1(00001): 0xx1x1xx
S0(00000)-->S2(00010): 0xx110xx
S0(00000)-->S3(00100): 0xx100x1
S0(00000)-->S5(10000): 0xx100x0
S1(00001)-->S2(00010): 0x1x1xxx
S1(00001)-->S3(00100): 0x1x0xxx
S2(00010)-->S2(00010): 001xxxxx
S2(00010)-->S4(01000): 011xxxxx
S3(00100)-->S3(00100): 001xxxxx
S3(00100)-->S4(01000): 011xxxxx
S4(01000)-->S0(00000): xx1xxx0x
S4(01000)-->S5(10000): 0x1xxx1x
S5(10000)-->S0(00000): xx1xxxxx
S0(00000)-->S0(00000): 1xxxxxxx
S1(00001)-->S0(00000): 1xxxxxxx
S2(00010)-->S0(00000): 1xxxxxxx
S3(00100)-->S0(00000): 1xxxxxxx
S4(01000)-->S0(00000): 1xxxxxxx
S5(10000)-->S0(00000): 1xxxxxxx

I: FSM c_state_fsm[17:0] inferred.
FSM c_state_fsm[17:0] STG:
Number of reachable states: 18
Input nets: N114 N208 N229 N232 N234 
S0(000000000000000000)-->S1(000000000000000001): 0x1xx
S0(000000000000000000)-->S6(000000000000100000): 01xxx
S0(000000000000000000)-->S10(000000001000000000): 0xxx1
S0(000000000000000000)-->S14(000010000000000000): 0xx1x
S1(000000000000000001)-->S2(000000000000000010): 0xxxx
S2(000000000000000010)-->S3(000000000000000100): 0xxxx
S3(000000000000000100)-->S4(000000000000001000): 0xxxx
S4(000000000000001000)-->S5(000000000000010000): 0xxxx
S5(000000000000010000)-->S0(000000000000000000): xxxxx
S6(000000000000100000)-->S7(000000000001000000): 0xxxx
S7(000000000001000000)-->S8(000000000010000000): 0xxxx
S8(000000000010000000)-->S9(000000000100000000): 0xxxx
S9(000000000100000000)-->S0(000000000000000000): xxxxx
S10(000000001000000000)-->S11(000000010000000000): 0xxxx
S11(000000010000000000)-->S12(000000100000000000): 0xxxx
S12(000000100000000000)-->S13(000001000000000000): 0xxxx
S13(000001000000000000)-->S0(000000000000000000): xxxxx
S14(000010000000000000)-->S15(000100000000000000): 0xxxx
S15(000100000000000000)-->S16(001000000000000000): 0xxxx
S16(001000000000000000)-->S17(010000000000000000): 0xxxx
S17(010000000000000000)-->S0(000000000000000000): xxxxx
S0(000000000000000000)-->S0(000000000000000000): x0000
S17(010000000000000000)-->S0(000000000000000000): x0000
S0(000000000000000000)-->S0(000000000000000000): 1xxxx
S1(000000000000000001)-->S0(000000000000000000): 1xxxx
S2(000000000000000010)-->S0(000000000000000000): 1xxxx
S3(000000000000000100)-->S0(000000000000000000): 1xxxx
S4(000000000000001000)-->S0(000000000000000000): 1xxxx
S5(000000000000010000)-->S0(000000000000000000): 1xxxx
S6(000000000000100000)-->S0(000000000000000000): 1xxxx
S7(000000000001000000)-->S0(000000000000000000): 1xxxx
S8(000000000010000000)-->S0(000000000000000000): 1xxxx
S9(000000000100000000)-->S0(000000000000000000): 1xxxx
S10(000000001000000000)-->S0(000000000000000000): 1xxxx
S11(000000010000000000)-->S0(000000000000000000): 1xxxx
S12(000000100000000000)-->S0(000000000000000000): 1xxxx
S13(000001000000000000)-->S0(000000000000000000): 1xxxx
S14(000010000000000000)-->S0(000000000000000000): 1xxxx
S15(000100000000000000)-->S0(000000000000000000): 1xxxx
S16(001000000000000000)-->S0(000000000000000000): 1xxxx
S17(010000000000000000)-->S0(000000000000000000): 1xxxx

Executing : FSM inference successfully. Time elapsed: 0.092s wall, 0.078s user + 0.016s system = 0.094s CPU (102.2%)

Start sdm2adm.
I: Constant propagation done on N41 (bmsREDAND).
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsWIDEMUX).
I: Constant propagation done on N263 (bmsWIDEMUX).
I: Constant propagation done on N265 (bmsWIDEMUX).
I: Constant propagation done on N289 (bmsWIDEMUX).
I: Constant propagation done on N299 (bmsWIDEMUX).
I: Constant propagation done on N266 (bmsWIDEMUX).
I: Constant propagation done on N301 (bmsWIDEMUX).
I: Constant propagation done on N268 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.029s wall, 0.016s user + 0.000s system = 0.016s CPU (53.5%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.188 sec
Current time: Thu Jul 28 16:43:26 2022
Action compile: Peak memory pool usage is 91,713,536 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Jul 28 16:43:26 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500}
Executing : create_clock -name sys_clk [get_ports sys_clk_p] -period 5 -waveform {0.000 2.500} successfully.
C: ConstraintEditor-2009: p:vout_data[23] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[22] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[21] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[20] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[19] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[18] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[17] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[16] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[15] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[14] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[13] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[12] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[11] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[10] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[9] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[8] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[7] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[6] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[5] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[4] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[3] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_data[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 189)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 194)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 199)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 204)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 209)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 214)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 219)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 229)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 234)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 239)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 244)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 254)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 259)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 274)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 279)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 299)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 304)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
C: ConstraintEditor-2009: p:hdmi_scl is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_sda is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_in_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:hdmi_nreset is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_clk is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_de is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_hs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2009: p:vout_vs is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {FAST, SLOW}.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 377)] | Port vin_de has been placed at location F22, whose type is share pin.
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/hdmi_loop.fdc(line number: 387)] | Port vin_vs has been placed at location H26, whose type is share pin.
Constraint check end.
Executing : get_ports sys_clk_p
Executing : get_ports sys_clk_p successfully.
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0
Executing : get_pins sys_pll_m0/u_gpll:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add
Executing : create_generated_clock -name sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred -source [get_ports sys_clk_p] [get_pins sys_pll_m0/u_gpll:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 7.500000 15.000000} -add successfully.
Executing : get_ports vin_clk
Executing : get_ports vin_clk successfully.
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name vin_clk_Inferred [get_ports vin_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group vin_clk_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  i2c_config_m0/state[2] i2c_config_m0/state[1] i2c_config_m0/state[0]
I: to  i2c_config_m0/state_3 i2c_config_m0/state_2 i2c_config_m0/state_1 i2c_config_m0/state_0
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Encoding type of FSM 'c_state_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[4:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0
I: 00000 => 000001
I: 00001 => 000010
I: 00010 => 000100
I: 00100 => 001000
I: 01000 => 010000
I: 10000 => 100000
I: Encoding type of FSM 'c_state_fsm[17:0]' is: onehot.
I: Encoding table of FSM 'c_state_fsm[17:0]':
I: from  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[17] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[16] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[15] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[14] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[13] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[12] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[11] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[10] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[7] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[6] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[5] i2c_config_m0/i2c_master_top_m0/byte_control
ler/bit_controller/c_state[4] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[1] i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
I: to  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_13 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_7 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_control
ler/c_state_4 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0
I: 000000000000000000 => 000000000000000001
I: 000000000000000001 => 000000000000000010
I: 000000000000000010 => 000000000000000100
I: 000000000000000100 => 000000000000001000
I: 000000000000001000 => 000000000000010000
I: 000000000000010000 => 000000000000100000
I: 000000000000100000 => 000000000001000000
I: 000000000001000000 => 000000000010000000
I: 000000000010000000 => 000000000100000000
I: 000000000100000000 => 000000001000000000
I: 000000001000000000 => 000000010000000000
I: 000000010000000000 => 000000100000000000
I: 000000100000000000 => 000001000000000000
I: 000001000000000000 => 000010000000000000
I: 000010000000000000 => 000100000000000000
I: 000100000000000000 => 001000000000000000
I: 001000000000000000 => 010000000000000000
I: 010000000000000000 => 100000000000000000
I: Removed bmsWIDEDFFCPE inst sda_chk that is redundant to c_state_17
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N103 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.9%)

Start mod-gen.
W: Public-4008: Instance 'byte_controller/bit_controller/busy' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'byte_controller/bit_controller/sta_condition' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2c_master_top_m0/i2c_read_data[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N16 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N29 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/N57 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N152_1 (bmsPMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N260 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 (bmsWIDEMUX).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N14 (bmsWIDEINV).
I: Constant propagation done on i2c_config_m0/N62 (bmsREDAND).
I: Constant propagation done on i2c_config_m0/i2c_master_top_m0/byte_controller/N222 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.128s wall, 0.125s user + 0.000s system = 0.125s CPU (98.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.346s wall, 0.219s user + 0.125s system = 0.344s CPU (99.4%)

Start tech-mapping phase 1.
I: Removed GTP_DFF_CE inst i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[0] that is redundant to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.020s wall, 0.031s user + 0.000s system = 0.031s CPU (157.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.339s wall, 0.281s user + 0.047s system = 0.328s CPU (96.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.059s wall, 0.063s user + 0.000s system = 0.063s CPU (106.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (121.2%)


Cell Usage:
GTP_DFF                       3 uses
GTP_DFF_C                   130 uses
GTP_DFF_CE                   78 uses
GTP_DFF_P                     7 uses
GTP_DFF_PE                    9 uses
GTP_GPLL                      1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      5 uses
GTP_LUT4                     12 uses
GTP_LUT5                     25 uses
GTP_LUT6                     47 uses
GTP_LUT6CARRY                53 uses
GTP_LUT6D                    24 uses
GTP_MUX2LUT7                  1 use

I/O ports: 64
GTP_INBUF                  29 uses
GTP_INBUFGDS                1 use
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 169 of 66600 (0.25%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 169
Total Registers: 227 of 133200 (0.17%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 65 of 300 (21.67%)


Number of unique control sets : 12
  CLK(clk_50m)                                     : 3
  CLK(clk_50m), C(~nt_rst_n)                       : 2
  CLK(clk_50m), CP(~sys_rst_n)                     : 54
      CLK(clk_50m), C(~sys_rst_n)                  : 47
      CLK(clk_50m), P(~sys_rst_n)                  : 7
  CLK(nt_vin_clk), C(~sys_rst_n)                   : 81
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.N72)          : 4
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N72)       : 3
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.N72)       : 1
  CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39)    : 6
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)           : 9
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 8
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N179)  : 1
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.N70)     : 10
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.N149)      : 11
  CLK(clk_50m), C(~nt_rst_n), CE(sys_reset_n_u0.N3)      : 13
  CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251)   : 16
  CLK(clk_50m), CP(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)        : 18
      CLK(clk_50m), C(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 17
      CLK(clk_50m), P(~sys_rst_n), CE(i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276)     : 1


Number of DFF:CE Signals : 8
  i2c_config_m0.N72(from GTP_LUT5:Z)               : 4
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N39(from GTP_LUT6:Z)  : 6
  i2c_config_m0.i2c_master_top_m0.byte_controller.N179(from GTP_LUT5:Z)    : 9
  i2c_config_m0.N70(from GTP_LUT6:Z)               : 10
  i2c_config_m0.i2c_master_top_m0.byte_controller.N149(from GTP_LUT2:Z)    : 11
  sys_reset_n_u0.N3(from GTP_LUT4:Z)               : 13
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N251(from GTP_LUT6:Z)       : 16
  i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.N276(from GTP_LUT2:Z)       : 18

Number of DFF:CLK Signals : 2
  nt_vin_clk(from GTP_INBUF:O)                     : 81
  clk_50m(from GTP_GPLL:CLKOUT0)                   : 146

Number of DFF:CP Signals : 2
  ~nt_rst_n(from GTP_INV:Z)                        : 15
  ~sys_rst_n(from GTP_INV:Z)                       : 209

Design 'hdmi_loop' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to hdmi_loop_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)    146           0  {sys_pll_m0/u_gpll/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     320.718 MHz         20.000          3.118         16.882
 vin_clk_Inferred             1.000 MHz    1353.180 MHz       1000.000          0.739        999.261
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    16.882       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred           999.261       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.579       0.000              0            229
 vin_clk_Inferred       vin_clk_Inferred             0.579       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.498       0.000              0            128
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     1.201       0.000              0            128
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0            146
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.303 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.303         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.371 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_16/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.371         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [15]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/D (GTP_DFF_CE)

 Data arrival time                                                   7.371         Logic Levels: 19 
                                                                                   Logic: 1.093ns(38.595%), Route: 1.739ns(61.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.281 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.281         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.349 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.349         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [14]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/D (GTP_DFF_CE)

 Data arrival time                                                   7.349         Logic Levels: 18 
                                                                                   Logic: 1.071ns(38.114%), Route: 1.739ns(61.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.904                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/CLK (GTP_DFF_CE)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.425       5.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/I0 (GTP_LUT4)
                                   td                    0.185       5.352 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/Z (GTP_LUT4)
                                   net (fanout=1)        0.350       5.702         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/I4 (GTP_LUT5)
                                   td                    0.096       5.798 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/Z (GTP_LUT5)
                                   net (fanout=3)        0.425       6.223         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/I5 (GTP_LUT6D)
                                   td                    0.074       6.297 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/Z (GTP_LUT6D)
                                   net (fanout=16)       0.539       6.836         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/I1 (GTP_LUT6CARRY)
                                   td                    0.159       6.995 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       6.995         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.017 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.017         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.039 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.039         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.061 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.061         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.083 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.083         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.105 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.127 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.127         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.149 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.149         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.171 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.171         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.193         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.215 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.215         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.237 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.237         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.259 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.259         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13]
                                                                                   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.327 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.fsub_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.327         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N252 [13]
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/D (GTP_DFF_CE)

 Data arrival time                                                   7.327         Logic Levels: 17 
                                                                                   Logic: 1.049ns(37.626%), Route: 1.739ns(62.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[13]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Setup time                                             -0.136      24.253                          

 Data required time                                                 24.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.253                          
 Data arrival time                                                   7.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.926                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       5.074         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL [1]
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/D (GTP_DFF_PE)

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Hold time                                              -0.044       4.495                          

 Data required time                                                  4.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.495                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[0]   
                                                                           r       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[1]   
                                                                           r       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.362 r       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.712         vin_data_d0[2]   
                                                                           r       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.709%), Route: 0.350ns(63.291%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 vin_clk                                                 0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000    1000.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959    1000.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200    1003.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.159                          
 clock uncertainty                                      -0.050    1003.109                          

 Setup time                                             -0.136    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.261                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[0]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[0]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[0]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[0]   
                                                                           f       vin_data_d1[0]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[1]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[1]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[1]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[1]   
                                                                           f       vin_data_d1[1]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[2]/CLK (GTP_DFF_C)
Endpoint    : vin_data_d1[2]/D (GTP_DFF_C)
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.159
  Launch Clock Delay      :  3.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d0[2]/CLK (GTP_DFF_C)

                                   tco                   0.185       3.344 f       vin_data_d0[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.350       3.694         vin_data_d0[2]   
                                                                           f       vin_data_d1[2]/D (GTP_DFF_C)

 Data arrival time                                                   3.694         Logic Levels: 0  
                                                                                   Logic: 0.185ns(34.579%), Route: 0.350ns(65.421%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 vin_clk                                                 0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.000       0.000         vin_clk          
                                                                                   vin_clk_ibuf/I (GTP_INBUF)
                                   td                    0.959       0.959 r       vin_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=82)       2.200       3.159         nt_vin_clk       
                                                                           r       vin_data_d1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.044       3.115                          

 Data required time                                                  3.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.115                          
 Data arrival time                                                   3.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.579                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.665         N2               
                                                                           r       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.665         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.430%), Route: 0.941ns(83.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.498                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.665         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.665         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.430%), Route: 0.941ns(83.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.498                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.724 r       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.665         N2               
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.665         Logic Levels: 1  
                                                                                   Logic: 0.185ns(16.430%), Route: 0.941ns(83.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk_p                                               0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000      20.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075      21.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200      22.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064      22.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200      24.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.539                          
 clock uncertainty                                      -0.150      24.389                          

 Recovery time                                          -0.226      24.163                          

 Data required time                                                 24.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.163                          
 Data arrival time                                                   5.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.498                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/error/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.742         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.683         N2               
                                                                           f       i2c_config_m0/error/C (GTP_DFF_C)

 Data arrival time                                                   5.683         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.745%), Route: 0.941ns(82.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.201                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.742         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.683         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/ack_in/C (GTP_DFF_C)

 Data arrival time                                                   5.683         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.745%), Route: 0.941ns(82.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.201                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.539
  Launch Clock Delay      :  4.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       sys_reset_n_u0/syn_rst_n_d1/CLK (GTP_DFF_C)

                                   tco                   0.203       4.742 r       sys_reset_n_u0/syn_rst_n_d1/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.742         sys_rst_n        
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       4.742 f       N2/Z (GTP_INV)   
                                   net (fanout=209)      0.941       5.683         N2               
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/C (GTP_DFF_C)

 Data arrival time                                                   5.683         Logic Levels: 1  
                                                                                   Logic: 0.203ns(17.745%), Route: 0.941ns(82.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.539                          
 clock uncertainty                                       0.000       4.539                          

 Removal time                                           -0.057       4.482                          

 Data required time                                                  4.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.482                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.201                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/state_3/CLK (GTP_DFF_CE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/state_3/CLK (GTP_DFF_CE)

                                   tco                   0.185       4.724 f       i2c_config_m0/state_3/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       4.724         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[0]           
 led[0]                                                                    f       led[0] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/CLK (GTP_DFF_C)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/error/CLK (GTP_DFF_C)

                                   tco                   0.185       4.724 f       i2c_config_m0/error/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.724         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.966       8.690 f       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.690         led[1]           
 led[1]                                                                    f       led[1] (port)    

 Data arrival time                                                   8.690         Logic Levels: 1  
                                                                                   Logic: 4.151ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk_p                                               0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.000       0.000         sys_clk_p        
                                                                                   sys_clk_ibufgds/I (GTP_INBUFGDS)
                                   td                    1.075       1.075 r       sys_clk_ibufgds/O (GTP_INBUFGDS)
                                   net (fanout=1)        1.200       2.275         sys_clk          
                                                                                   sys_pll_m0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.339 r       sys_pll_m0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=146)      2.200       4.539         clk_50m          
                                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/CLK (GTP_DFF_P)

                                   tco                   0.203       4.742 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/Q (GTP_DFF_P)
                                   net (fanout=7)        0.000       4.742         i2c_config_m0/scl_padoen_o
                                                                                   i2c_config_m0.i2c_scl_tri/T (GTP_IOBUF)
                                   tse                   3.493       8.235 f       i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.235         nt_hdmi_scl      
 hdmi_scl                                                                  f       hdmi_scl (port)  

 Data arrival time                                                   8.235         Logic Levels: 1  
                                                                                   Logic: 3.696ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_scl (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_scl                                                0.000       0.000 f       hdmi_scl (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_scl      
                                                                                   i2c_config_m0.i2c_scl_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_scl_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N0              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hdmi_sda                                                0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.000       0.000         nt_hdmi_sda      
                                                                                   i2c_config_m0.i2c_sda_tri/IO (GTP_IOBUF)
                                   td                    0.861       0.861 f       i2c_config_m0.i2c_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        0.000       0.861         _N1              
                                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 vin_data[0]                                             0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.000       0.000         vin_data[0]      
                                                                                   vin_data_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       vin_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.000       0.861         nt_vin_data[0]   
                                                                           f       vin_data_d0[0]/D (GTP_DFF_C)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.469 sec
Current time: Thu Jul 28 16:43:35 2022
Action synthesize: Peak memory pool usage is 285,163,520 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Jul 28 16:43:35 2022
Compiling architecture definition.
Analyzing project file 'E:/axp100/demo/hdmi_loop/hdmi_loop.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 140130

License checkout: fabric_inserter
Creating module hierarchy.
Collecting net information.
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'hdmi_loop'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance sys_pll_m0/u_gpll) -> load pin CLK(instance i2c_config_m0/error).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net nt_vin_clk in design, driver pin O(instance vin_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.750000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                   
| FF                    | 1224     | 133200        | 1                   
| LUT                   | 731      | 66600         | 2                   
| Distributed RAM       | 0        | 19900         | 0                   
| DRM                   | 1        | 155           | 1                   
| IO                    | 65       | 300           | 22                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 1        | 1             | 100                 
| USCM                  | 4        | 32            | 13                  
| CCS                   | 1        | 1             | 100                 
| ADC                   | 0        | 1             | 0                   
| DDR_PHY               | 0        | 24            | 0                   
| HSSTLP                | 0        | 2             | 0                   
| GPLL                  | 1        | 6             | 17                  
| PPLL                  | 0        | 6             | 0                   
| DDRPHY_CPD            | 0        | 12            | 0                   
| HCKB                  | 0        | 96            | 0                   
| IOCKB                 | 0        | 24            | 0                   
| MRCKB                 | 0        | 12            | 0                   
| PCIE                  | 0        | 1             | 0                   
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                   
| ANALOG                | 0        | 1             | 0                   
| TSERDES               | 0        | 48            | 0                   
| KEYRAM                | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'hdmi_loop' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf has been covered.
Action dev_map: Real time elapsed is 28.000 sec
Action dev_map: CPU time elapsed is 10.844 sec
Current time: Thu Jul 28 16:44:02 2022
Action dev_map: Peak memory pool usage is 312,954,880 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Jul 28 16:44:02 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/axp100/demo/hdmi_loop/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_scl_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_scl -LOC G21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: i2c_config_m0.i2c_sda_tri/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_sda -LOC J21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_in_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_in_nreset -LOC J16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4
C: ConstraintEditor-2011: hdmi_nreset_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port hdmi_nreset -LOC G26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 successfully.
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[0]} -LOC H24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST
Executing : def_port {led[1]} -LOC J24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW FAST successfully.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12
C: ConstraintEditor-2011: vout_clk_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_clk -LOC N19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 successfully.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[0]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[0]} -LOC P16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[1]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[1]} -LOC N21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[2]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[2]} -LOC N22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[3]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[3]} -LOC M24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[4]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[4]} -LOC M25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[5]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[5]} -LOC P19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[6]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[6]} -LOC L20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[7]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[7]} -LOC M20 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[8]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[8]} -LOC L22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[9]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[9]} -LOC L23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[10]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[10]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[11]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[11]} -LOC N24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[12]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[12]} -LOC N23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[13]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[13]} -LOC L24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[14]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[14]} -LOC L25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[15]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[15]} -LOC K25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[16]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[16]} -LOC K26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[17]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[17]} -LOC P26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[18]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[18]} -LOC R26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[19]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[19]} -LOC M26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[20]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[20]} -LOC N26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[21]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[21]} -LOC M22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[22]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[22]} -LOC M21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_data_obuf[23]/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port {vout_data[23]} -LOC P21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_de_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_de -LOC P15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_hs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_hs -LOC AB25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8
C: ConstraintEditor-2011: vout_vs_obuf/opit_0 is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the default value is FAST.
Executing : def_port vout_vs -LOC AA24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 8 successfully.
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port rst_n -LOC E22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_n -LOC P3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I
Executing : def_port sys_clk_p -LOC R3 -VCCIO 1.5 -IOSTANDARD SSTL15D_I successfully.
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_clk -LOC H21 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 41)] | Port vin_data[0] has been placed at location F24, whose type is share pin.
Executing : def_port {vin_data[0]} -LOC F24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 42)] | Port vin_data[1] has been placed at location G24, whose type is share pin.
Executing : def_port {vin_data[1]} -LOC G24 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[2]} -LOC H23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[3]} -LOC J23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[4]} -LOC H22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 46)] | Port vin_data[5] has been placed at location F23, whose type is share pin.
Executing : def_port {vin_data[5]} -LOC F23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 47)] | Port vin_data[6] has been placed at location E23, whose type is share pin.
Executing : def_port {vin_data[6]} -LOC E23 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[7]} -LOC M16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[8]} -LOC M17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 50)] | Port vin_data[9] has been placed at location K17, whose type is share pin.
Executing : def_port {vin_data[9]} -LOC K17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 51)] | Port vin_data[10] has been placed at location K16, whose type is share pin.
Executing : def_port {vin_data[10]} -LOC K16 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[11]} -LOC E26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 53)] | Port vin_data[12] has been placed at location D26, whose type is share pin.
Executing : def_port {vin_data[12]} -LOC D26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 54)] | Port vin_data[13] has been placed at location E25, whose type is share pin.
Executing : def_port {vin_data[13]} -LOC E25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 55)] | Port vin_data[14] has been placed at location D25, whose type is share pin.
Executing : def_port {vin_data[14]} -LOC D25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 56)] | Port vin_data[15] has been placed at location G25, whose type is share pin.
Executing : def_port {vin_data[15]} -LOC G25 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port {vin_data[16]} -LOC K18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 58)] | Port vin_data[17] has been placed at location J14, whose type is share pin.
Executing : def_port {vin_data[17]} -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 59)] | Port vin_data[18] has been placed at location J15, whose type is share pin.
Executing : def_port {vin_data[18]} -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 60)] | Port vin_data[19] has been placed at location J18, whose type is share pin.
Executing : def_port {vin_data[19]} -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 61)] | Port vin_data[20] has been placed at location H18, whose type is share pin.
Executing : def_port {vin_data[20]} -LOC H18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 62)] | Port vin_data[21] has been placed at location H19, whose type is share pin.
Executing : def_port {vin_data[21]} -LOC H19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 63)] | Port vin_data[22] has been placed at location J19, whose type is share pin.
Executing : def_port {vin_data[22]} -LOC J19 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 64)] | Port vin_data[23] has been placed at location K15, whose type is share pin.
Executing : def_port {vin_data[23]} -LOC K15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 65)] | Port vin_de has been placed at location F22, whose type is share pin.
Executing : def_port vin_de -LOC F22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port vin_hs -LOC G22 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33
C: ConstraintEditor-2002: [E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf(line number: 67)] | Port vin_vs has been placed at location H26, whose type is share pin.
Executing : def_port vin_vs -LOC H26 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : apply_constraint -f E:/axp100/demo/hdmi_loop/device_map/hdmi_loop.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212


Placement started.
Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance sys_pll_m0/u_gpll/gpll_inst to GPLL_367_463.
Mapping instance clkbufg_6/gopclkbufg to USCM_215_624.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_215_669.
Mapping instance clkbufg_4/gopclkbufg to USCM_215_576.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_666.
Pre global placement takes 4.28 sec.

Global placement started.
Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 2%.
Wirelength after global placement is 5671.
Global placement takes 1.00 sec.

Post global placement started.
Placed fixed group with base inst hdmi_in_nreset_obuf/opit_1 on IOLHR_16_900.
Placed fixed group with base inst hdmi_nreset_obuf/opit_1 on IOLHR_16_642.
Placed fixed group with base inst i2c_config_m0.i2c_scl_tri/opit_1 on IOLHR_16_780.
Placed fixed group with base inst i2c_config_m0.i2c_sda_tri/opit_1 on IOLHR_16_768.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_714.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_720.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_918.
Placed fixed group with base inst sys_clk_ibufgds/opit_2 on IOLHR_364_450.
Placed fixed group with base inst vin_clk_ibuf/opit_1 on IOLHR_16_756.
Placed fixed group with base inst vin_data_ibuf[0]/opit_1 on IOLHR_16_678.
Placed fixed group with base inst vin_data_ibuf[1]/opit_1 on IOLHR_16_684.
Placed fixed group with base inst vin_data_ibuf[2]/opit_1 on IOLHR_16_738.
Placed fixed group with base inst vin_data_ibuf[3]/opit_1 on IOLHR_16_744.
Placed fixed group with base inst vin_data_ibuf[4]/opit_1 on IOLHR_16_750.
Placed fixed group with base inst vin_data_ibuf[5]/opit_1 on IOLHR_16_708.
Placed fixed group with base inst vin_data_ibuf[6]/opit_1 on IOLHR_16_702.
Placed fixed group with base inst vin_data_ibuf[7]/opit_1 on IOLHR_16_846.
Placed fixed group with base inst vin_data_ibuf[8]/opit_1 on IOLHR_16_840.
Placed fixed group with base inst vin_data_ibuf[9]/opit_1 on IOLHR_16_876.
Placed fixed group with base inst vin_data_ibuf[10]/opit_1 on IOLHR_16_882.
Placed fixed group with base inst vin_data_ibuf[11]/opit_1 on IOLHR_16_660.
Placed fixed group with base inst vin_data_ibuf[12]/opit_1 on IOLHR_16_654.
Placed fixed group with base inst vin_data_ibuf[13]/opit_1 on IOLHR_16_672.
Placed fixed group with base inst vin_data_ibuf[14]/opit_1 on IOLHR_16_666.
Placed fixed group with base inst vin_data_ibuf[15]/opit_1 on IOLHR_16_636.
Placed fixed group with base inst vin_data_ibuf[16]/opit_1 on IOLHR_16_912.
Placed fixed group with base inst vin_data_ibuf[17]/opit_1 on IOLHR_16_894.
Placed fixed group with base inst vin_data_ibuf[18]/opit_1 on IOLHR_16_888.
Placed fixed group with base inst vin_data_ibuf[19]/opit_1 on IOLHR_16_798.
Placed fixed group with base inst vin_data_ibuf[20]/opit_1 on IOLHR_16_792.
Placed fixed group with base inst vin_data_ibuf[21]/opit_1 on IOLHR_16_828.
Placed fixed group with base inst vin_data_ibuf[22]/opit_1 on IOLHR_16_834.
Placed fixed group with base inst vin_data_ibuf[23]/opit_1 on IOLHR_16_906.
Placed fixed group with base inst vin_de_ibuf/opit_1 on IOLHR_16_726.
Placed fixed group with base inst vin_hs_ibuf/opit_1 on IOLHR_16_732.
Placed fixed group with base inst vin_vs_ibuf/opit_1 on IOLHR_16_648.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOLHR_16_408.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOLHR_16_570.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOLHR_16_450.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOLHR_16_444.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOLHR_16_492.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOLHR_16_486.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOLHR_16_414.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOLHR_16_510.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOLHR_16_516.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOLHR_16_480.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOLHR_16_474.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOLHR_16_534.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOLHR_16_420.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOLHR_16_426.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOLHR_16_504.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOLHR_16_498.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOLHR_16_528.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOLHR_16_522.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOLHR_16_336.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOLHR_16_342.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOLHR_16_360.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOLHR_16_366.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOLHR_16_462.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOLHR_16_468.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOLHR_16_432.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOLHR_16_576.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOLHR_16_216.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOLHR_16_222.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_666.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_215_669.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_215_624.
Placed fixed instance sys_pll_m0/u_gpll/gpll_inst on GPLL_367_463.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_646.
Placed fixed instance BKCL_auto_2 on BKCL_1_340.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Placed fixed instance BKCL_auto_4 on BKCL_373_340.
IO placement started.
IO placement takes 0.03 sec.

I: LUT6D pack result: There are 333 LUT6 in collection, pack success:22
Macro cell placement started.
Wirelength after Macro cell placement is 6264.
Macro cell placement takes 0.02 sec.

Run super clustering :
	Initial slack 13852.
	3 iterations finished.
	Final slack 14939.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 5813.
I: LUT6D pack result: There are 289 LUT6 in collection, pack success:0
Post global placement takes 1.63 sec.

Legalization started.
Wirelength after legalization is 7501.
Legalization takes 0.27 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 17440.
Wirelength after replication placement is 7501.
Legalized cost 17440.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 7654.
Timing-driven detailed placement takes 1.45 sec.

Worst slack is 17668, TNS after placement is 0.
Placement done.
Total placement takes 9.36 sec.
Finished placement. (CPU time elapsed 0h:00m:10s)

Routing started.
Building routing graph takes 5.16 sec.
Worst slack is 17668, TNS before global route is 0.
Processing design graph takes 1.08 sec.
Total memory for routing:
	216.856795 M.
Total nets for routing : 2028.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 118 nets, it takes 0.05 sec.
Unrouted nets 145 at the end of iteration 0.
Unrouted nets 106 at the end of iteration 1.
Unrouted nets 74 at the end of iteration 2.
Unrouted nets 51 at the end of iteration 3.
Unrouted nets 34 at the end of iteration 4.
Unrouted nets 29 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 12 at the end of iteration 7.
Unrouted nets 11 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 0 at the end of iteration 19.
Global Routing step 2 processed 264 nets, it takes 1.08 sec.
Global Routing step 3 processed 0 nets, it takes 0.02 sec.
Unrouted nets 8 at the end of iteration 0.
Unrouted nets 5 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 4 processed 40 nets, it takes 0.05 sec.
Global routing takes 1.48 sec.
Total 2097 subnets.
    forward max bucket size 19562 , backward 77.
        Unrouted nets 955 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.421875 sec.
    forward max bucket size 204 , backward 93.
        Unrouted nets 775 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.125000 sec.
    forward max bucket size 118 , backward 93.
        Unrouted nets 621 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.109375 sec.
    forward max bucket size 79 , backward 27.
        Unrouted nets 493 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.078125 sec.
    forward max bucket size 53 , backward 33.
        Unrouted nets 375 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.062500 sec.
    forward max bucket size 118 , backward 93.
        Unrouted nets 279 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.046875 sec.
    forward max bucket size 74 , backward 18.
        Unrouted nets 227 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 36.
        Unrouted nets 182 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.031250 sec.
    forward max bucket size 55 , backward 17.
        Unrouted nets 122 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 50 , backward 18.
        Unrouted nets 90 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 32 , backward 23.
        Unrouted nets 92 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 23.
        Unrouted nets 64 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 16.
        Unrouted nets 29 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 51 , backward 12.
        Unrouted nets 27 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 12.
        Unrouted nets 26 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 12.
        Unrouted nets 17 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 58 , backward 13.
        Unrouted nets 18 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 12.
        Unrouted nets 19 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 33 , backward 12.
        Unrouted nets 10 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 11.
        Unrouted nets 12 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 11.
        Unrouted nets 6 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 11.
        Unrouted nets 2 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 11.
        Unrouted nets 2 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 2 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 11.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 4 , backward 6.
        Unrouted nets 0 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_5/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to clkbufg_3/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 1.14 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.16 sec.
Hold violation fix iter 0 takes 0.78 sec.
Incremental timing analysis takes 0.11 sec.
Hold violation fix iter 1 takes 0.02 sec.
Incremental timing analysis takes 0.11 sec.
Hold violation fix iter 2 takes 0.02 sec.
Incremental timing analysis takes 0.11 sec.
Hold violation fix iter 3 takes 0.00 sec.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.94 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.67 sec.
Used srb routing arc is 13153.
Cleanup routing takes 0.09 sec.
Routing done.
Total routing takes 12.91 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                   
| Use of ANALOG               | 0        | 1             | 0                   
| Use of APM                  | 0        | 240           | 0                   
| Use of BKCL                 | 5        | 6             | 84                  
| Use of CCS                  | 1        | 1             | 100                 
| Use of CLMA                 | 196      | 11675         | 2                   
|   FF                        | 775      | 93400         | 1                   
|   LUT                       | 468      | 46700         | 2                   
|   LUT-FF pairs              | 336      | 46700         | 1                   
| Use of CLMS                 | 113      | 4975          | 3                   
|   FF                        | 449      | 39800         | 2                   
|   LUT                       | 241      | 19900         | 2                   
|   LUT-FF pairs              | 160      | 19900         | 1                   
|   Distributed RAM           | 0        | 19900         | 0                   
| Use of DDRPHY_CPD           | 0        | 12            | 0                   
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                   
| Use of DDR_PHY              | 0        | 24            | 0                   
| Use of DRM                  | 1        | 155           | 1                   
| Use of GPLL                 | 1        | 6             | 17                  
| Use of GSEB                 | 0        | 218           | 0                   
| Use of HARD0                | 126      | 10550         | 2                   
| Use of HCKB                 | 6        | 96            | 7                   
| Use of HCKMUX_TEST          | 0        | 8             | 0                   
| Use of HSSTLP               | 0        | 2             | 0                   
| Use of IO                   | 65       | 300           | 22                  
|   IOBD                      | 30       | 144           | 21                  
|   IOBS                      | 35       | 156           | 23                  
| Use of IOCKB                | 0        | 24            | 0                   
| Use of IOCKMUX_TEST         | 0        | 6             | 0                   
| Use of IOLHR                | 64       | 300           | 22                  
| Use of KEYRAM               | 0        | 1             | 0                   
| Use of MFG_TEST             | 0        | 1             | 0                   
| Use of MRCKB                | 0        | 12            | 0                   
| Use of MRCKMUX_TEST         | 0        | 6             | 0                   
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                   
| Use of PCIE                 | 0        | 1             | 0                   
| Use of PCKMUX_TEST          | 0        | 12            | 0                   
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                   
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                   
| Use of PPLL                 | 0        | 6             | 0                   
| Use of PREGMUXC_TEST        | 0        | 4             | 0                   
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                   
| Use of RCKB                 | 0        | 24            | 0                   
| Use of RCKMUX_TEST          | 0        | 6             | 0                   
| Use of SCANCHAIN            | 1        | 1             | 100                 
| Use of SCKMUX_TEST          | 0        | 12            | 0                   
| Use of SFB                  | 0        | 2225          | 0                   
| Use of SPAD                 | 0        | 8             | 0                   
| Use of TSERDES              | 0        | 48            | 0                   
| Use of USCM                 | 4        | 32            | 13                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                   
+-------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:24s)
Design 'hdmi_loop' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 38.000 sec
Action pnr: CPU time elapsed is 34.469 sec
Current time: Thu Jul 28 16:44:39 2022
Action pnr: Peak memory pool usage is 1,059,979,264 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:24s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Jul 28 16:44:40 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 651212

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:44:54 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared               660           1  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     362.450 MHz         20.000          2.759         17.241
 vin_clk_Inferred             1.000 MHz     328.623 MHz       1000.000          3.043        996.957
 DebugCore_JCLK              20.000 MHz     184.570 MHz         50.000          5.418         44.582
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.241       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           996.957       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              24.040       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              22.138       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           46.988       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.201       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.348       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.352       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.502       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.496       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.147       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           997.739       0.000              0            408
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.389       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.380       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.040       0.000              0            660
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.294       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           998.159       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK              24.429       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              23.354       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.983       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.149       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.249       0.000              0           1134
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0            583
 DebugCore_CAPTURE      DebugCore_JCLK              24.101       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.512       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.774       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.532       0.000              0            408
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.267       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.257       0.000              0            408
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.430       0.000              0            660
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.470
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.459       4.077         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.203       4.280 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.442       4.722         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.108       4.830 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.119       4.949         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.220       5.169 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.367       5.536         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.074       5.610 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.387       5.997         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.136       6.133 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.133         _N154            
 CLMA_33_756/CECO                  td                    0.136       6.269 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.269         _N153            
 CLMA_33_768/CECO                  td                    0.136       6.405 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.405         _N152            
 CLMA_33_774/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.405         Logic Levels: 6  
                                                                                   Logic: 1.013ns(43.514%), Route: 1.315ns(56.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.392      23.470         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.552      24.022                          
 clock uncertainty                                      -0.150      23.872                          

 Setup time                                             -0.226      23.646                          

 Data required time                                                 23.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.646                          
 Data arrival time                                                   6.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.241                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.472
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_756/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ/CLK

 CLMA_21_756/Q1                    tco                   0.203       4.282 r       sys_reset_n_u0/timer_cnt[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.239       4.521         sys_reset_n_u0/timer_cnt [5]
 CLMA_21_757/Y0                    td                    0.224       4.745 r       sys_reset_n_u0/N3_mux8_3/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.440       5.185         sys_reset_n_u0/_N670
 CLMA_21_745/Y2                    td                    0.108       5.293 r       sys_reset_n_u0/N3_mux6_3/gateop_perm/L6
                                   net (fanout=1)        0.119       5.412         sys_reset_n_u0/_N57
 CLMA_21_744/Y3                    td                    0.074       5.486 r       sys_reset_n_u0/N3_mux9/gateop_perm/L6
                                   net (fanout=4)        0.385       5.871         sys_reset_n_u0/N3
 CLMA_21_750/CECO                  td                    0.136       6.007 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.007         _N162            
 CLMA_21_756/CECO                  td                    0.136       6.143 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ/CECO
                                   net (fanout=4)        0.000       6.143         _N161            
 CLMA_21_768/CECO                  td                    0.136       6.279 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000       6.279         _N160            
 CLMA_21_774/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.279         Logic Levels: 6  
                                                                                   Logic: 1.017ns(46.227%), Route: 1.183ns(53.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.394      23.472         _N318            
 CLMA_21_774/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.552      24.024                          
 clock uncertainty                                      -0.150      23.874                          

 Setup time                                             -0.226      23.648                          

 Data required time                                                 23.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.648                          
 Data arrival time                                                   6.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.369                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.469
  Launch Clock Delay      :  4.077
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.459       4.077         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.203       4.280 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.442       4.722         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.108       4.830 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.119       4.949         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.220       5.169 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.367       5.536         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.074       5.610 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.387       5.997         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.136       6.133 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.133         _N154            
 CLMA_33_756/CECO                  td                    0.136       6.269 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.269         _N153            
 CLMA_33_768/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.269         Logic Levels: 5  
                                                                                   Logic: 0.877ns(40.009%), Route: 1.315ns(59.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391      23.469         _N318            
 CLMA_33_768/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.552      24.021                          
 clock uncertainty                                      -0.150      23.871                          

 Setup time                                             -0.226      23.645                          

 Data required time                                                 23.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.645                          
 Data arrival time                                                   6.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.376                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.078
  Launch Clock Delay      :  3.468
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.390       3.468         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMS_27_757/CR1                   tco                   0.174       3.642 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.714         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
 CLMS_27_757/M3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.174ns(70.732%), Route: 0.072ns(29.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.460       4.078         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.609       3.469                          
 clock uncertainty                                       0.000       3.469                          

 Hold time                                               0.044       3.513                          

 Data required time                                                  3.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.513                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.084
  Launch Clock Delay      :  3.474
  Clock Pessimism Removal :  -0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.396       3.474         _N318            
 CLMA_21_726/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK

 CLMA_21_726/Q1                    tco                   0.158       3.632 f       i2c_config_m0/lut_index[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=9)        0.089       3.721         lut_index[1]     
 CLMA_21_727/A4                                                            f       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4

 Data arrival time                                                   3.721         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.466       4.084         _N318            
 CLMA_21_727/CLK                                                           r       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.581       3.503                          
 clock uncertainty                                       0.000       3.503                          

 Hold time                                              -0.030       3.473                          

 Data required time                                                  3.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.473                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK

 CLMS_33_745/Q1                    tco                   0.158       3.627 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.087       3.714         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en
 CLMS_33_745/A5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.714         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.609       3.470                          
 clock uncertainty                                       0.000       3.470                          

 Hold time                                              -0.020       3.450                          

 Data required time                                                  3.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.450                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.005
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.475       3.495         _N320            
 CLMS_75_619/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK

 CLMS_75_619/CR0                   tco                   0.249       3.744 r       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/Q
                                   net (fanout=2)        2.326       6.070         u_CORES/u_debug_core_0/TRIG0_ff[1] [26]
 CLMS_75_607/A2                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   6.070         Logic Levels: 0  
                                                                                   Logic: 0.249ns(9.670%), Route: 2.326ns(90.330%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.408    1003.005         _N319            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.299                          
 clock uncertainty                                      -0.050    1003.249                          

 Setup time                                             -0.222    1003.027                          

 Data required time                                               1003.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.027                          
 Data arrival time                                                   6.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.007
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.478       3.498         _N320            
 CLMA_63_612/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_63_612/CR0                   tco                   0.249       3.747 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=7)        0.394       4.141         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]
 CLMA_63_606/Y0                    td                    0.108       4.249 r       u_CORES/u_debug_core_0/u_Storage_Condition/N196_ac5/LUT6_inst_perm/L6
                                   net (fanout=3)        1.333       5.582         u_CORES/u_debug_core_0/u_Storage_Condition/_N111
 CLMA_57_600/A4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.582         Logic Levels: 1  
                                                                                   Logic: 0.357ns(17.131%), Route: 1.727ns(82.869%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.410    1003.007         _N319            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.301                          
 clock uncertainty                                      -0.050    1003.251                          

 Setup time                                             -0.139    1003.112                          

 Data required time                                               1003.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.112                          
 Data arrival time                                                   5.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.005
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.480       3.500         _N319            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.203       3.703 r       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/Q
                                   net (fanout=2)        1.635       5.338         u_CORES/u_debug_core_0/TRIG0_ff[1] [23]
 CLMA_57_619/C1                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   5.338         Logic Levels: 0  
                                                                                   Logic: 0.203ns(11.045%), Route: 1.635ns(88.955%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.408    1003.005         _N320            
 CLMA_57_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.299                          
 clock uncertainty                                      -0.050    1003.249                          

 Setup time                                             -0.268    1002.981                          

 Data required time                                               1002.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.981                          
 Data arrival time                                                   5.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.499
  Launch Clock Delay      :  3.006
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.409       3.006         _N319            
 CLMA_57_595/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK

 CLMA_57_595/CR2                   tco                   0.173       3.179 f       u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/Q
                                   net (fanout=2)        0.140       3.319         u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1
 CLMA_57_595/B4                                                            f       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.319         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.479       3.499         _N319            
 CLMA_57_595/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       3.007                          
 clock uncertainty                                       0.000       3.007                          

 Hold time                                              -0.036       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                   3.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.494
  Launch Clock Delay      :  3.001
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.404       3.001         _N320            
 CLMA_75_624/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK

 CLMA_75_624/CR0                   tco                   0.173       3.174 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.314         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20]
 CLMA_75_624/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.314         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.474       3.494         _N320            
 CLMA_75_624/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       3.002                          
 clock uncertainty                                       0.000       3.002                          

 Hold time                                              -0.036       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                   3.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.497
  Launch Clock Delay      :  3.004
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.407       3.004         _N320            
 CLMA_57_625/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK

 CLMA_57_625/CR1                   tco                   0.174       3.178 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.318         u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10]
 CLMA_57_625/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.318         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.477       3.497         _N320            
 CLMA_57_625/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       3.005                          
 clock uncertainty                                       0.000       3.005                          

 Hold time                                              -0.036       2.969                          

 Data required time                                                  2.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.969                          
 Data arrival time                                                   3.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  4.073
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.472       4.073         _N317            
 CLMA_81_577/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMA_81_577/Q2                    tco                   0.203       4.276 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.390       4.666         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_81_570/A1                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   4.666         Logic Levels: 0  
                                                                                   Logic: 0.203ns(34.233%), Route: 0.390ns(65.767%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.395      28.105         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.934      29.039                          
 clock uncertainty                                      -0.050      28.989                          

 Setup time                                             -0.283      28.706                          

 Data required time                                                 28.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.706                          
 Data arrival time                                                   4.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  4.074
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.473       4.074         _N317            
 CLMS_75_577/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_75_577/CR0                   tco                   0.249       4.323 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.395       4.718         u_CORES/u_jtag_hub/data_ctrl
 CLMA_81_576/C4                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   4.718         Logic Levels: 0  
                                                                                   Logic: 0.249ns(38.665%), Route: 0.395ns(61.335%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.396      28.106         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.934      29.040                          
 clock uncertainty                                      -0.050      28.990                          

 Setup time                                             -0.144      28.846                          

 Data required time                                                 28.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.846                          
 Data arrival time                                                   4.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.105
  Launch Clock Delay      :  4.074
  Clock Pessimism Removal :  0.934

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.473       4.074         _N317            
 CLMS_75_577/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_75_577/CR0                   tco                   0.249       4.323 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.281       4.604         u_CORES/u_jtag_hub/data_ctrl
 CLMA_81_570/A2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   4.604         Logic Levels: 0  
                                                                                   Logic: 0.249ns(46.981%), Route: 0.281ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.395      28.105         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.934      29.039                          
 clock uncertainty                                      -0.050      28.989                          

 Setup time                                             -0.238      28.751                          

 Data required time                                                 28.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.751                          
 Data arrival time                                                   4.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.076
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.405       3.231         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_565/CR1                   tco                   0.174       3.405 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.545         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5]
 CLMS_51_565/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.545         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.475       4.076         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.231                          
 clock uncertainty                                       0.000       3.231                          

 Hold time                                              -0.038       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.077
  Launch Clock Delay      :  3.232
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.406       3.232         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_571/CR1                   tco                   0.174       3.406 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.546         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11]
 CLMS_51_571/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.546         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.476       4.077         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.232                          
 clock uncertainty                                       0.000       3.232                          

 Hold time                                              -0.038       3.194                          

 Data required time                                                  3.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.194                          
 Data arrival time                                                   3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.078
  Launch Clock Delay      :  3.233
  Clock Pessimism Removal :  -0.845

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923       1.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245       2.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.407       3.233         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_619/CR1                   tco                   0.174       3.407 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.140       3.547         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95]
 CLMS_63_619/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   3.547         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.414%), Route: 0.140ns(44.586%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.477       4.078         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.845       3.233                          
 clock uncertainty                                       0.000       3.233                          

 Hold time                                              -0.038       3.195                          

 Data required time                                                  3.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.195                          
 Data arrival time                                                   3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473      27.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.203      28.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.573      28.612         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.229      28.841 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.610      29.451         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.224      29.675 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.390      30.065         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.096      30.161 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.665      30.826         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  30.826         Logic Levels: 3  
                                                                                   Logic: 0.752ns(25.151%), Route: 2.238ns(74.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.414      53.240         _N316            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  30.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473      27.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.203      28.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.573      28.612         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.229      28.841 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.610      29.451         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.224      29.675 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.390      30.065         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.096      30.161 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.555      30.716         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  30.716         Logic Levels: 3  
                                                                                   Logic: 0.752ns(26.111%), Route: 2.128ns(73.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.414      53.240         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  30.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.240
  Launch Clock Delay      :  2.836
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306      26.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287      27.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473      27.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.203      28.039 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.573      28.612         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.229      28.841 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.610      29.451         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.224      29.675 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.390      30.065         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.096      30.161 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.555      30.716         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  30.716         Logic Levels: 3  
                                                                                   Logic: 0.752ns(26.111%), Route: 2.128ns(73.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.923      51.923         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.066 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.581         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.245      52.826 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.414      53.240         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.240                          
 clock uncertainty                                      -0.050      53.190                          

 Setup time                                             -0.226      52.964                          

 Data required time                                                 52.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.964                          
 Data arrival time                                                  30.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.406      27.276         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.158      27.434 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.178      27.612         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/B5                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.612         Logic Levels: 0  
                                                                                   Logic: 0.158ns(47.024%), Route: 0.178ns(52.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.474       4.075         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.075                          
 clock uncertainty                                       0.050       4.125                          

 Hold time                                              -0.015       4.110                          

 Data required time                                                  4.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.110                          
 Data arrival time                                                  27.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  2.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403      27.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_81_582/Q0                    tco                   0.158      27.431 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.261      27.692         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_75_582/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  27.692         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.709%), Route: 0.261ns(62.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.474       4.075         _N317            
 CLMA_75_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.075                          
 clock uncertainty                                       0.050       4.125                          

 Hold time                                               0.044       4.169                          

 Data required time                                                  4.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.169                          
 Data arrival time                                                  27.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967      25.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245      26.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.406      27.276         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.158      27.434 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.178      27.612         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/C4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.612         Logic Levels: 0  
                                                                                   Logic: 0.158ns(47.024%), Route: 0.178ns(52.976%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.544       2.544         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.712 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.314         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287       3.601 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.474       4.075         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.075                          
 clock uncertainty                                       0.050       4.125                          

 Hold time                                              -0.040       4.085                          

 Data required time                                                  4.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.085                          
 Data arrival time                                                  27.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.464      79.075         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/CR0                   tco                   0.227      79.302 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.797      80.099         u_CORES/id_o [2] 
 CLMA_81_582/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  80.099         Logic Levels: 0  
                                                                                   Logic: 0.227ns(22.168%), Route: 0.797ns(77.832%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403     127.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.273                          
 clock uncertainty                                      -0.050     127.223                          

 Setup time                                             -0.136     127.087                          

 Data required time                                                127.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.087                          
 Data arrival time                                                  80.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.464      79.075         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_81_576/CR2                   tco                   0.227      79.302 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.754      80.056         u_CORES/id_o [0] 
 CLMA_81_582/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  80.056         Logic Levels: 0  
                                                                                   Logic: 0.227ns(23.140%), Route: 0.754ns(76.860%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403     127.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.273                          
 clock uncertainty                                      -0.050     127.223                          

 Setup time                                             -0.136     127.087                          

 Data required time                                                127.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.087                          
 Data arrival time                                                  80.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.464      79.075         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.204      79.279 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.685      79.964         u_CORES/id_o [1] 
 CLMA_81_582/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  79.964         Logic Levels: 0  
                                                                                   Logic: 0.204ns(22.947%), Route: 0.685ns(77.053%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.967     125.967         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.110 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.625         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.245     126.870 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.403     127.273         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.273                          
 clock uncertainty                                      -0.050     127.223                          

 Setup time                                             -0.136     127.087                          

 Data required time                                                127.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.087                          
 Data arrival time                                                  79.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.836
  Launch Clock Delay      :  3.106
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.396     128.106         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/Q0                    tco                   0.159     128.265 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.160     128.425         u_CORES/id_o [3] 
 CLMA_81_582/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.425         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.473     127.836         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.836                          
 clock uncertainty                                       0.050     127.886                          

 Hold time                                               0.043     127.929                          

 Data required time                                                127.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.929                          
 Data arrival time                                                 128.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.833
  Launch Clock Delay      :  3.105
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.395     128.105         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_81_570/Q0                    tco                   0.159     128.264 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.144     128.408         u_CORES/conf_sel [0]
 CLMA_81_564/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                 128.408         Logic Levels: 0  
                                                                                   Logic: 0.159ns(52.475%), Route: 0.144ns(47.525%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.470     127.833         _N315            
 CLMA_81_564/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.833                          
 clock uncertainty                                       0.050     127.883                          

 Hold time                                              -0.064     127.819                          

 Data required time                                                127.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.819                          
 Data arrival time                                                 128.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.833
  Launch Clock Delay      :  3.106
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.396     128.106         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.159     128.265 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.258     128.523         u_CORES/id_o [1] 
 CLMS_75_559/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.523         Logic Levels: 0  
                                                                                   Logic: 0.159ns(38.129%), Route: 0.258ns(61.871%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.306     126.306         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.474 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.076         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.287     127.363 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.470     127.833         _N315            
 CLMS_75_559/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.833                          
 clock uncertainty                                       0.050     127.883                          

 Hold time                                              -0.049     127.834                          

 Data required time                                                127.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.834                          
 Data arrival time                                                 128.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.689                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.473
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.185       4.264 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.607       4.871         sys_rst_n        
 CLMS_27_733/RSCO                  td                    0.094       4.965 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.965         _N13             
 CLMS_27_739/RSCO                  td                    0.075       5.040 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.040         _N12             
 CLMS_27_745/RSCO                  td                    0.075       5.115 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.115         _N11             
 CLMS_27_751/RSCO                  td                    0.075       5.190 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       5.190         _N10             
 CLMS_27_757/RSCO                  td                    0.075       5.265 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.265         _N9              
 CLMS_27_769/RSCO                  td                    0.075       5.340 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.340         _N8              
 CLMS_27_775/RSCO                  td                    0.075       5.415 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.415         _N7              
 CLMS_27_781/RSCO                  td                    0.075       5.490 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.490         _N6              
 CLMS_27_787/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.490         Logic Levels: 8  
                                                                                   Logic: 0.804ns(56.981%), Route: 0.607ns(43.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.395      23.473         _N318            
 CLMS_27_787/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.540      24.013                          
 clock uncertainty                                      -0.150      23.863                          

 Recovery time                                          -0.226      23.637                          

 Data required time                                                 23.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.637                          
 Data arrival time                                                   5.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.147                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.203       4.282 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       1.173       5.455         sys_rst_n        
 CLMA_57_726/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.455         Logic Levels: 0  
                                                                                   Logic: 0.203ns(14.753%), Route: 1.173ns(85.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.390      23.468         _N318            
 CLMA_57_726/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.540      24.008                          
 clock uncertainty                                      -0.150      23.858                          

 Recovery time                                          -0.226      23.632                          

 Data required time                                                 23.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.632                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.177                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.468
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.203       4.282 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       1.173       5.455         sys_rst_n        
 CLMA_57_727/RS                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.455         Logic Levels: 0  
                                                                                   Logic: 0.203ns(14.753%), Route: 1.173ns(85.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.390      23.468         _N318            
 CLMA_57_727/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.540      24.008                          
 clock uncertainty                                      -0.150      23.858                          

 Recovery time                                          -0.226      23.632                          

 Data required time                                                 23.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.632                          
 Data arrival time                                                   5.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.177                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.158       3.627 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.237       3.864         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/CLK
 clock pessimism                                        -0.540       3.539                          
 clock uncertainty                                       0.000       3.539                          

 Removal time                                           -0.064       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.158       3.627 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.237       3.864         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.540       3.539                          
 clock uncertainty                                       0.000       3.539                          

 Removal time                                           -0.064       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.079
  Launch Clock Delay      :  3.469
  Clock Pessimism Removal :  -0.540

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.833         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.391       3.469         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.158       3.627 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.237       3.864         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       3.331         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.461       4.079         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.540       3.539                          
 clock uncertainty                                       0.000       3.539                          

 Removal time                                           -0.064       3.475                          

 Data required time                                                  3.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.475                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.483       3.503         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.185       3.688 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.599       4.287         u_CORES/u_debug_core_0/resetn
 CLMA_57_558/RSCO                  td                    0.094       4.381 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       4.381         _N69             
 CLMA_57_564/RSCO                  td                    0.075       4.456 r       u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       4.456         _N68             
 CLMA_57_570/RSCO                  td                    0.075       4.531 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       4.531         _N67             
 CLMA_57_576/RSCO                  td                    0.075       4.606 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.606         _N66             
 CLMA_57_582/RSCO                  td                    0.075       4.681 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       4.681         _N65             
 CLMA_57_588/RSCO                  td                    0.075       4.756 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       4.756         _N64             
 CLMA_57_594/RSCO                  td                    0.075       4.831 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.831         _N63             
 CLMA_57_600/RSCO                  td                    0.075       4.906 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       4.906         _N62             
 CLMA_57_606/RSCO                  td                    0.075       4.981 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       4.981         _N61             
 CLMA_57_612/RSCO                  td                    0.075       5.056 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.056         _N60             
 CLMA_57_618/RSCO                  td                    0.075       5.131 r       u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.131         _N59             
 CLMA_57_624/RSCO                  td                    0.075       5.206 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.206         _N58             
 CLMA_57_630/RSCO                  td                    0.075       5.281 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.281         _N57             
 CLMA_57_636/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS

 Data arrival time                                                   5.281         Logic Levels: 13 
                                                                                   Logic: 1.179ns(66.310%), Route: 0.599ns(33.690%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.405    1003.002         _N320            
 CLMA_57_636/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.296                          
 clock uncertainty                                      -0.050    1003.246                          

 Recovery time                                          -0.226    1003.020                          

 Data required time                                               1003.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.020                          
 Data arrival time                                                   5.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.483       3.503         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.185       3.688 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      1.224       4.912         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.094       5.006 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.006         _N124            
 CLMS_63_619/RSCO                  td                    0.075       5.081 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       5.081         _N123            
 CLMS_63_625/RSCO                  td                    0.075       5.156 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.156         _N122            
 CLMS_63_631/RSCO                  td                    0.075       5.231 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       5.231         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS

 Data arrival time                                                   5.231         Logic Levels: 4  
                                                                                   Logic: 0.504ns(29.167%), Route: 1.224ns(70.833%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.404    1003.001         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.295                          
 clock uncertainty                                      -0.050    1003.245                          

 Recovery time                                          -0.226    1003.019                          

 Data required time                                               1003.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.019                          
 Data arrival time                                                   5.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.001
  Launch Clock Delay      :  3.503
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.483       3.503         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.185       3.688 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      1.224       4.912         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.094       5.006 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.006         _N124            
 CLMS_63_619/RSCO                  td                    0.075       5.081 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       5.081         _N123            
 CLMS_63_625/RSCO                  td                    0.075       5.156 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.156         _N122            
 CLMS_63_631/RSCO                  td                    0.075       5.231 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       5.231         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS

 Data arrival time                                                   5.231         Logic Levels: 4  
                                                                                   Logic: 0.504ns(29.167%), Route: 1.224ns(70.833%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.404    1003.001         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.295                          
 clock uncertainty                                      -0.050    1003.245                          

 Recovery time                                          -0.226    1003.019                          

 Data required time                                               1003.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.019                          
 Data arrival time                                                   5.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.011
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.414       3.011         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.158       3.169 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.357       3.526         u_CORES/u_debug_core_0/resetn
 CLMA_27_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.680%), Route: 0.357ns(69.320%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.484       3.504         _N320            
 CLMA_27_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.294       3.210                          
 clock uncertainty                                       0.000       3.210                          

 Removal time                                           -0.064       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.011
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.414       3.011         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.158       3.169 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.357       3.526         u_CORES/u_debug_core_0/resetn
 CLMA_27_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.680%), Route: 0.357ns(69.320%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.484       3.504         _N320            
 CLMA_27_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.294       3.210                          
 clock uncertainty                                       0.000       3.210                          

 Removal time                                           -0.064       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.011
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.414       3.011         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.158       3.169 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.357       3.526         u_CORES/u_debug_core_0/resetn
 CLMA_27_612/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.680%), Route: 0.357ns(69.320%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.484       3.504         _N320            
 CLMA_27_612/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.294       3.210                          
 clock uncertainty                                       0.000       3.210                          

 Removal time                                           -0.064       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.480       3.500         _N320            
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q1                    tco                   0.185       3.685 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        2.832       6.517         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    1.172       7.689 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.689         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    2.100       9.789 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       9.910         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   9.910         Logic Levels: 2  
                                                                                   Logic: 3.457ns(53.931%), Route: 2.953ns(46.069%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.479       3.499         _N319            
 CLMS_45_583/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMS_45_583/Q1                    tco                   0.185       3.684 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=3)        2.392       6.076         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    1.172       7.248 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.248         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.728       8.976 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       9.096         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   9.096         Logic Levels: 2  
                                                                                   Logic: 3.085ns(55.119%), Route: 2.512ns(44.881%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[17]/opit_0_inv/CLK
Endpoint    : vout_data[17] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.481       3.501         _N320            
 CLMS_45_613/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK

 CLMS_45_613/Q3                    tco                   0.185       3.686 f       vin_data_d2[17]/opit_0_inv/Q
                                   net (fanout=3)        2.232       5.918         nt_vout_data[17] 
 IOLHR_16_336/DO_P                 td                    1.172       7.090 f       vout_data_obuf[17]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.090         vout_data_obuf[17]/ntO
 IOBS_0_336/PAD                    td                    1.728       8.818 f       vout_data_obuf[17]/opit_0/O
                                   net (fanout=1)        0.132       8.950         vout_data[17]    
 P26                                                                       f       vout_data[17] (port)

 Data arrival time                                                   8.950         Logic Levels: 2  
                                                                                   Logic: 3.085ns(56.616%), Route: 2.364ns(43.384%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.646       0.737 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.737         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.091       0.828 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.322       1.150         _N1              
 CLMS_27_757/M1                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   1.150         Logic Levels: 2  
                                                                                   Logic: 0.737ns(64.087%), Route: 0.413ns(35.913%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.297       1.189         nt_vin_vs        
 CLMA_21_642/M2                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.189         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.985%), Route: 0.452ns(38.015%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.646       0.791 f       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.791         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.357       1.239         nt_vin_data[15]  
 CLMS_45_631/M2                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D

 Data arrival time                                                   1.239         Logic Levels: 2  
                                                                                   Logic: 0.737ns(59.483%), Route: 0.502ns(40.517%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.746
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.125       2.871 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.252       3.123         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.070       3.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.075       3.268         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.133       3.401 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.230       3.631         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.040       3.671 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.215       3.886         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.088       3.974 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.974         _N154            
 CLMA_33_756/CECO                  td                    0.088       4.062 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.062         _N153            
 CLMA_33_768/CECO                  td                    0.088       4.150 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.150         _N152            
 CLMA_33_774/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.150         Logic Levels: 6  
                                                                                   Logic: 0.632ns(45.014%), Route: 0.772ns(54.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.271      22.308         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.402      22.710                          
 clock uncertainty                                      -0.150      22.560                          

 Setup time                                             -0.116      22.444                          

 Data required time                                                 22.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.444                          
 Data arrival time                                                   4.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.294                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.749
  Clock Pessimism Removal :  0.441

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.320       2.749         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_33_774/Q3                    tco                   0.125       2.874 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.147       3.021         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [15]
 CLMS_33_775/Y1                    td                    0.122       3.143 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.169       3.312         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_33_757/Y1                    td                    0.066       3.378 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.161       3.539         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_33_744/Y2                    td                    0.039       3.578 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.246       3.824         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_33_750/COUT                  td                    0.248       4.072 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.072         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMA_33_756/COUT                  td                    0.056       4.128 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.128         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMA_33_768/COUT                  td                    0.046       4.174 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.174         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMA_33_774/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.174         Logic Levels: 6  
                                                                                   Logic: 0.702ns(49.263%), Route: 0.723ns(50.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.271      22.308         _N318            
 CLMA_33_774/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.441      22.749                          
 clock uncertainty                                      -0.150      22.599                          

 Setup time                                             -0.057      22.542                          

 Data required time                                                 22.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.542                          
 Data arrival time                                                   4.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.368                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.746
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.317       2.746         _N318            
 CLMA_33_756/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_33_756/Q3                    tco                   0.125       2.871 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.252       3.123         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [7]
 CLMA_33_744/Y1                    td                    0.070       3.193 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_11/gateop_perm/L6
                                   net (fanout=1)        0.075       3.268         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1020
 CLMA_33_744/CR2                   td                    0.133       3.401 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L5
                                   net (fanout=2)        0.230       3.631         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1023
 CLMS_33_757/Y3                    td                    0.040       3.671 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.215       3.886         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMA_33_750/CECO                  td                    0.088       3.974 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.974         _N154            
 CLMA_33_756/CECO                  td                    0.088       4.062 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.062         _N153            
 CLMA_33_768/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.062         Logic Levels: 5  
                                                                                   Logic: 0.544ns(41.337%), Route: 0.772ns(58.663%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270      22.307         _N318            
 CLMA_33_768/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.402      22.709                          
 clock uncertainty                                      -0.150      22.559                          

 Setup time                                             -0.116      22.443                          

 Data required time                                                 22.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.443                          
 Data arrival time                                                   4.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.381                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.747
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.269       2.306         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMS_27_757/CR1                   tco                   0.124       2.430 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.053       2.483         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA [0]
 CLMS_27_757/M3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   2.483         Logic Levels: 0  
                                                                                   Logic: 0.124ns(70.056%), Route: 0.053ns(29.944%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.318       2.747         _N318            
 CLMS_27_757/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.440       2.307                          
 clock uncertainty                                       0.000       2.307                          

 Hold time                                               0.027       2.334                          

 Data required time                                                  2.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.334                          
 Data arrival time                                                   2.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.753
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.276       2.313         _N318            
 CLMA_21_726/CLK                                                           r       i2c_config_m0/lut_index[3]/opit_0_inv_AQ_perm/CLK

 CLMA_21_726/Q1                    tco                   0.103       2.416 r       i2c_config_m0/lut_index[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=9)        0.059       2.475         lut_index[1]     
 CLMA_21_727/A4                                                            r       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/I4

 Data arrival time                                                   2.475         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.324       2.753         _N318            
 CLMA_21_727/CLK                                                           r       lut_hdmi_m0/N19_4/gateop_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.425       2.328                          
 clock uncertainty                                       0.000       2.328                          

 Hold time                                              -0.015       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                   2.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/CLK

 CLMS_33_745/Q1                    tco                   0.103       2.410 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.058       2.468         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en
 CLMS_33_745/A5                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.468         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMS_33_745/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.440       2.308                          
 clock uncertainty                                       0.000       2.308                          

 Hold time                                              -0.014       2.294                          

 Data required time                                                  2.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.294                          
 Data arrival time                                                   2.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.048
  Launch Clock Delay      :  2.391
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.334       2.391         _N320            
 CLMS_75_619/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/CLK

 CLMS_75_619/CR0                   tco                   0.141       2.532 f       u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/Q
                                   net (fanout=2)        1.398       3.930         u_CORES/u_debug_core_0/TRIG0_ff[1] [26]
 CLMS_75_607/A2                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   3.930         Logic Levels: 0  
                                                                                   Logic: 0.141ns(9.162%), Route: 1.398ns(90.838%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.289    1002.048         _N319            
 CLMS_75_607/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.251                          
 clock uncertainty                                      -0.050    1002.201                          

 Setup time                                             -0.112    1002.089                          

 Data required time                                               1002.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.089                          
 Data arrival time                                                   3.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.050
  Launch Clock Delay      :  2.394
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMA_63_612/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_63_612/CR0                   tco                   0.141       2.535 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=7)        0.227       2.762         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]
 CLMA_63_606/Y0                    td                    0.070       2.832 f       u_CORES/u_debug_core_0/u_Storage_Condition/N196_ac5/LUT6_inst_perm/L6
                                   net (fanout=3)        0.832       3.664         u_CORES/u_debug_core_0/u_Storage_Condition/_N111
 CLMA_57_600/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.664         Logic Levels: 1  
                                                                                   Logic: 0.211ns(16.614%), Route: 1.059ns(83.386%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.291    1002.050         _N319            
 CLMA_57_600/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.253                          
 clock uncertainty                                      -0.050    1002.203                          

 Setup time                                             -0.078    1002.125                          

 Data required time                                               1002.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.125                          
 Data arrival time                                                   3.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.048
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.339       2.396         _N319            
 CLMA_63_606/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/CLK

 CLMA_63_606/Q0                    tco                   0.125       2.521 f       u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/Q
                                   net (fanout=2)        1.035       3.556         u_CORES/u_debug_core_0/TRIG0_ff[1] [23]
 CLMA_57_619/C1                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   3.556         Logic Levels: 0  
                                                                                   Logic: 0.125ns(10.776%), Route: 1.035ns(89.224%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.289    1002.048         _N320            
 CLMA_57_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.251                          
 clock uncertainty                                      -0.050    1002.201                          

 Setup time                                             -0.134    1002.067                          

 Data required time                                               1002.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.067                          
 Data arrival time                                                   3.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L6Q_perm/I0
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.389
  Launch Clock Delay      :  2.042
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.283       2.042         _N319            
 CLMA_57_559/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/CLK

 CLMA_57_559/CR2                   tco                   0.122       2.164 r       u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/Q
                                   net (fanout=2)        0.056       2.220         u_CORES/u_debug_core_0/TRIG0_ff[1] [46]
 CLMA_57_559/B0                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.220         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.539%), Route: 0.056ns(31.461%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.332       2.389         _N319            
 CLMA_57_559/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.346       2.043                          
 clock uncertainty                                       0.000       2.043                          

 Hold time                                              -0.072       1.971                          

 Data required time                                                  1.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.971                          
 Data arrival time                                                   2.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.403
  Launch Clock Delay      :  2.056
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.297       2.056         _N319            
 CLMA_21_600/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1/CLK

 CLMA_21_600/CR1                   tco                   0.123       2.179 r       u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L6QL5Q1/L5Q
                                   net (fanout=1)        0.110       2.289         u_CORES/u_debug_core_0/data_pipe[0] [4]
 CLMA_21_600/C4                                                            r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   2.289         Logic Levels: 0  
                                                                                   Logic: 0.123ns(52.790%), Route: 0.110ns(47.210%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.346       2.403         _N319            
 CLMA_21_600/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.057                          
 clock uncertainty                                       0.000       2.057                          

 Hold time                                              -0.018       2.039                          

 Data required time                                                  2.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.039                          
 Data arrival time                                                   2.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.398
  Launch Clock Delay      :  2.052
  Clock Pessimism Removal :  -0.346

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.293       2.052         _N320            
 CLMA_21_630/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_21_630/CR0                   tco                   0.123       2.175 f       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.101       2.276         u_CORES/u_debug_core_0/data_pipe[0] [8]
 CLMA_21_630/B3                                                            f       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   2.276         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.341       2.398         _N320            
 CLMA_21_630/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.346       2.052                          
 clock uncertainty                                       0.000       2.052                          

 Hold time                                              -0.026       2.026                          

 Data required time                                                  2.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.026                          
 Data arrival time                                                   2.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.187
  Launch Clock Delay      :  2.584
  Clock Pessimism Removal :  0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.331       2.584         _N317            
 CLMA_81_577/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/CLK

 CLMA_81_577/Q2                    tco                   0.119       2.703 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.233       2.936         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_81_570/A1                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                   2.936         Logic Levels: 0  
                                                                                   Logic: 0.119ns(33.807%), Route: 0.233ns(66.193%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.283      27.187         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.382      27.569                          
 clock uncertainty                                      -0.050      27.519                          

 Setup time                                             -0.154      27.365                          

 Data required time                                                 27.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.365                          
 Data arrival time                                                   2.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.188
  Launch Clock Delay      :  2.585
  Clock Pessimism Removal :  0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332       2.585         _N317            
 CLMS_75_577/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_75_577/CR0                   tco                   0.141       2.726 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.227       2.953         u_CORES/u_jtag_hub/data_ctrl
 CLMA_81_576/C4                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/I4

 Data arrival time                                                   2.953         Logic Levels: 0  
                                                                                   Logic: 0.141ns(38.315%), Route: 0.227ns(61.685%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.284      27.188         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.382      27.570                          
 clock uncertainty                                      -0.050      27.520                          

 Setup time                                             -0.086      27.434                          

 Data required time                                                 27.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.434                          
 Data arrival time                                                   2.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.187
  Launch Clock Delay      :  2.584
  Clock Pessimism Removal :  0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.331       2.584         _N317            
 CLMA_81_577/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_81_577/Q3                    tco                   0.125       2.709 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.160       2.869         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_81_570/A0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                   2.869         Logic Levels: 0  
                                                                                   Logic: 0.125ns(43.860%), Route: 0.160ns(56.140%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.283      27.187         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.382      27.569                          
 clock uncertainty                                      -0.050      27.519                          

 Setup time                                             -0.152      27.367                          

 Data required time                                                 27.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.367                          
 Data arrival time                                                   2.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.587
  Launch Clock Delay      :  2.118
  Clock Pessimism Removal :  -0.469

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.285       2.118         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_565/CR1                   tco                   0.124       2.242 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.343         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5]
 CLMS_51_565/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.343         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.334       2.587         _N317            
 CLMS_51_565/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.469       2.118                          
 clock uncertainty                                       0.000       2.118                          

 Hold time                                              -0.026       2.092                          

 Data required time                                                  2.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.092                          
 Data arrival time                                                   2.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.119
  Clock Pessimism Removal :  -0.469

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.286       2.119         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_51_571/CR1                   tco                   0.124       2.243 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.344         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11]
 CLMS_51_571/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.344         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.335       2.588         _N317            
 CLMS_51_571/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.469       2.119                          
 clock uncertainty                                       0.000       2.119                          

 Hold time                                              -0.026       2.093                          

 Data required time                                                  2.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.093                          
 Data arrival time                                                   2.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.589
  Launch Clock Delay      :  2.121
  Clock Pessimism Removal :  -0.468

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213       1.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195       1.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.288       2.121         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_63_619/CR1                   tco                   0.124       2.245 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.346         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95]
 CLMS_63_619/B3                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.346         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.336       2.589         _N316            
 CLMS_63_619/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.468       2.121                          
 clock uncertainty                                       0.000       2.121                          

 Hold time                                              -0.026       2.095                          

 Data required time                                                  2.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.095                          
 Data arrival time                                                   2.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332      26.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.125      26.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.345      27.292         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.125      27.417 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.391      27.808         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.123      27.931 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.234      28.165         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.055      28.220 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.387      28.607         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMS_27_619/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.607         Logic Levels: 3  
                                                                                   Logic: 0.428ns(23.978%), Route: 1.357ns(76.022%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.294      52.127         _N316            
 CLMS_27_619/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332      26.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.125      26.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.345      27.292         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.125      27.417 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.391      27.808         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.123      27.931 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.234      28.165         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.055      28.220 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.322      28.542         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  28.542         Logic Levels: 3  
                                                                                   Logic: 0.428ns(24.884%), Route: 1.292ns(75.116%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.294      52.127         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.127
  Launch Clock Delay      :  1.822
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757      25.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233      26.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332      26.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_81_582/Q2                    tco                   0.125      26.947 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.345      27.292         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_51_577/Y2                    td                    0.125      27.417 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.391      27.808         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_33_582/Y0                    td                    0.123      27.931 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=8)        0.234      28.165         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_27_582/Y1                    td                    0.055      28.220 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_3/gateop_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.322      28.542         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_33_612/CE                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.542         Logic Levels: 3  
                                                                                   Logic: 0.428ns(24.884%), Route: 1.292ns(75.116%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.213      51.213         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.310 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.638         ntclkbufg_2      
 HCKB_213_517/CLKOUT               td                    0.195      51.833 r       HCKBROUTE_153/CLKOUT
                                   net (fanout=51)       0.294      52.127         _N316            
 CLMA_33_612/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.127                          
 clock uncertainty                                      -0.050      52.077                          

 Setup time                                             -0.116      51.961                          

 Data required time                                                 51.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.961                          
 Data arrival time                                                  28.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  1.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.286      26.493         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.103      26.596 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.129      26.725         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/B5                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.725         Logic Levels: 0  
                                                                                   Logic: 0.103ns(44.397%), Route: 0.129ns(55.603%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.333       2.586         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.586                          
 clock uncertainty                                       0.050       2.636                          

 Hold time                                              -0.012       2.624                          

 Data required time                                                  2.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.624                          
 Data arrival time                                                  26.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  1.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.286      26.493         _N315            
 CLMS_63_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_63_583/Q2                    tco                   0.103      26.596 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.129      26.725         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_75_583/C4                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  26.725         Logic Levels: 0  
                                                                                   Logic: 0.103ns(44.397%), Route: 0.129ns(55.603%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.333       2.586         _N317            
 CLMS_75_583/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.586                          
 clock uncertainty                                       0.050       2.636                          

 Hold time                                              -0.024       2.612                          

 Data required time                                                  2.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.612                          
 Data arrival time                                                  26.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.586
  Launch Clock Delay      :  1.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587      25.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195      26.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283      26.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_81_582/Q0                    tco                   0.103      26.593 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.193      26.786         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_75_582/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  26.786         Logic Levels: 0  
                                                                                   Logic: 0.103ns(34.797%), Route: 0.193ns(65.203%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.520       1.520         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.020         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233       2.253 r       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.333       2.586         _N317            
 CLMA_75_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.586                          
 clock uncertainty                                       0.050       2.636                          

 Hold time                                               0.027       2.663                          

 Data required time                                                  2.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.663                          
 Data arrival time                                                  26.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332      77.763         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/CR0                   tco                   0.140      77.903 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.480      78.383         u_CORES/id_o [2] 
 CLMA_81_582/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  78.383         Logic Levels: 0  
                                                                                   Logic: 0.140ns(22.581%), Route: 0.480ns(77.419%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283     126.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                      -0.050     126.440                          

 Setup time                                             -0.074     126.366                          

 Data required time                                                126.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.366                          
 Data arrival time                                                  78.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332      77.763         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.126      77.889 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.445      78.334         u_CORES/id_o [1] 
 CLMA_81_582/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                  78.334         Logic Levels: 0  
                                                                                   Logic: 0.126ns(22.067%), Route: 0.445ns(77.933%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283     126.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                      -0.050     126.440                          

 Setup time                                             -0.074     126.366                          

 Data required time                                                126.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.366                          
 Data arrival time                                                  78.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.763
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.332      77.763         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_81_576/CR2                   tco                   0.140      77.903 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        0.429      78.332         u_CORES/id_o [0] 
 CLMA_81_582/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  78.332         Logic Levels: 0  
                                                                                   Logic: 0.140ns(24.605%), Route: 0.429ns(75.395%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.587     125.587         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.012         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.195     126.207 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.283     126.490         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                      -0.050     126.440                          

 Setup time                                             -0.074     126.366                          

 Data required time                                                126.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.366                          
 Data arrival time                                                  78.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.822
  Launch Clock Delay      :  2.188
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.284     127.188         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_81_576/Q0                    tco                   0.104     127.292 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=2)        0.118     127.410         u_CORES/id_o [3] 
 CLMA_81_582/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 127.410         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.847%), Route: 0.118ns(53.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.332     126.822         _N315            
 CLMA_81_582/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.822                          
 clock uncertainty                                       0.050     126.872                          

 Hold time                                               0.026     126.898                          

 Data required time                                                126.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.898                          
 Data arrival time                                                 127.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  2.187
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.283     127.187         _N317            
 CLMA_81_570/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_81_570/Q0                    tco                   0.109     127.296 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.103     127.399         u_CORES/conf_sel [0]
 CLMA_81_564/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                 127.399         Logic Levels: 0  
                                                                                   Logic: 0.109ns(51.415%), Route: 0.103ns(48.585%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.328     126.818         _N315            
 CLMA_81_564/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.818                          
 clock uncertainty                                       0.050     126.868                          

 Hold time                                              -0.038     126.830                          

 Data required time                                                126.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.830                          
 Data arrival time                                                 127.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.818
  Launch Clock Delay      :  2.188
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_2      
 HCKB_213_476/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_152/CLKOUT
                                   net (fanout=104)      0.284     127.188         _N317            
 CLMA_81_576/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_81_576/Q1                    tco                   0.104     127.292 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.188     127.480         u_CORES/id_o [1] 
 CLMS_75_559/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.480         Logic Levels: 0  
                                                                                   Logic: 0.104ns(35.616%), Route: 0.188ns(64.384%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.757     125.757         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.872 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.257         ntclkbufg_0      
 HCKB_213_468/CLKOUT               td                    0.233     126.490 r       HCKBROUTE_151/CLKOUT
                                   net (fanout=11)       0.328     126.818         _N315            
 CLMS_75_559/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.818                          
 clock uncertainty                                       0.050     126.868                          

 Hold time                                              -0.025     126.843                          

 Data required time                                                126.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.843                          
 Data arrival time                                                 127.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.125       2.873 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.396       3.269         sys_rst_n        
 CLMS_27_733/RSCO                  td                    0.052       3.321 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.321         _N13             
 CLMS_27_739/RSCO                  td                    0.049       3.370 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.370         _N12             
 CLMS_27_745/RSCO                  td                    0.049       3.419 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.419         _N11             
 CLMS_27_751/RSCO                  td                    0.049       3.468 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.468         _N10             
 CLMS_27_757/RSCO                  td                    0.049       3.517 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.517         _N9              
 CLMS_27_769/RSCO                  td                    0.049       3.566 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.566         _N8              
 CLMS_27_775/RSCO                  td                    0.049       3.615 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.615         _N7              
 CLMS_27_781/RSCO                  td                    0.049       3.664 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.664         _N6              
 CLMS_27_787/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.664         Logic Levels: 8  
                                                                                   Logic: 0.520ns(56.769%), Route: 0.396ns(43.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.275      22.312         _N318            
 CLMS_27_787/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.392      22.704                          
 clock uncertainty                                      -0.150      22.554                          

 Recovery time                                          -0.116      22.438                          

 Data required time                                                 22.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.438                          
 Data arrival time                                                   3.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.774                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.125       2.873 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.607       3.480         sys_rst_n        
 CLMA_27_720/RSCO                  td                    0.052       3.532 r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.532         _N34             
 CLMA_27_726/RSCO                  td                    0.049       3.581 r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.581         _N33             
 CLMA_27_732/RSCO                  td                    0.049       3.630 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.630         _N32             
 CLMA_27_738/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.630         Logic Levels: 3  
                                                                                   Logic: 0.275ns(31.179%), Route: 0.607ns(68.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.273      22.310         _N318            
 CLMA_27_738/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.392      22.702                          
 clock uncertainty                                      -0.150      22.552                          

 Recovery time                                          -0.116      22.436                          

 Data required time                                                 22.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.436                          
 Data arrival time                                                   3.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.806                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.748
  Clock Pessimism Removal :  0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.125       2.873 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.607       3.480         sys_rst_n        
 CLMA_27_720/RSCO                  td                    0.052       3.532 r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.532         _N34             
 CLMA_27_726/RSCO                  td                    0.049       3.581 r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.581         _N33             
 CLMA_27_732/RSCO                  td                    0.049       3.630 r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.630         _N32             
 CLMA_27_738/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.630         Logic Levels: 3  
                                                                                   Logic: 0.275ns(31.179%), Route: 0.607ns(68.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.273      22.310         _N318            
 CLMA_27_738/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/sr[5]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.392      22.702                          
 clock uncertainty                                      -0.150      22.552                          

 Recovery time                                          -0.116      22.436                          

 Data required time                                                 22.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.436                          
 Data arrival time                                                   3.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.806                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.109       2.416 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.169       2.585         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/RS

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL/opit_0_inv/CLK
 clock pessimism                                        -0.392       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                           -0.038       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.109       2.416 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.169       2.585         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.392       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                           -0.038       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.842         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.270       2.307         _N318            
 CLMA_21_757/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_757/Q3                    tco                   0.109       2.416 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=75)       0.169       2.585         sys_rst_n        
 CLMA_27_750/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.209%), Route: 0.169ns(60.791%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       2.196         ntclkbufg_1      
 HCKB_213_516/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_154/CLKOUT
                                   net (fanout=135)      0.319       2.748         _N318            
 CLMA_27_750/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.392       2.356                          
 clock uncertainty                                       0.000       2.356                          

 Removal time                                           -0.038       2.318                          

 Data required time                                                  2.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.318                          
 Data arrival time                                                   2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.044
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.342       2.399         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.125       2.524 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.385       2.909         u_CORES/u_debug_core_0/resetn
 CLMA_57_558/RSCO                  td                    0.052       2.961 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       2.961         _N69             
 CLMA_57_564/RSCO                  td                    0.049       3.010 r       u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.010         _N68             
 CLMA_57_570/RSCO                  td                    0.049       3.059 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.059         _N67             
 CLMA_57_576/RSCO                  td                    0.049       3.108 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.108         _N66             
 CLMA_57_582/RSCO                  td                    0.049       3.157 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=4)        0.000       3.157         _N65             
 CLMA_57_588/RSCO                  td                    0.049       3.206 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.206         _N64             
 CLMA_57_594/RSCO                  td                    0.049       3.255 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.255         _N63             
 CLMA_57_600/RSCO                  td                    0.049       3.304 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.304         _N62             
 CLMA_57_606/RSCO                  td                    0.049       3.353 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.353         _N61             
 CLMA_57_612/RSCO                  td                    0.049       3.402 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.402         _N60             
 CLMA_57_618/RSCO                  td                    0.049       3.451 r       u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.451         _N59             
 CLMA_57_624/RSCO                  td                    0.049       3.500 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.500         _N58             
 CLMA_57_630/RSCO                  td                    0.049       3.549 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       3.549         _N57             
 CLMA_57_636/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS

 Data arrival time                                                   3.549         Logic Levels: 13 
                                                                                   Logic: 0.765ns(66.522%), Route: 0.385ns(33.478%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.285    1002.044         _N320            
 CLMA_57_636/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.247                          
 clock uncertainty                                      -0.050    1002.197                          

 Recovery time                                          -0.116    1002.081                          

 Data required time                                               1002.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.081                          
 Data arrival time                                                   3.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.043
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.342       2.399         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.125       2.524 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.799       3.323         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.052       3.375 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.375         _N124            
 CLMS_63_619/RSCO                  td                    0.049       3.424 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       3.424         _N123            
 CLMS_63_625/RSCO                  td                    0.049       3.473 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.473         _N122            
 CLMS_63_631/RSCO                  td                    0.049       3.522 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.522         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/RS

 Data arrival time                                                   3.522         Logic Levels: 4  
                                                                                   Logic: 0.324ns(28.851%), Route: 0.799ns(71.149%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.284    1002.043         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.246                          
 clock uncertainty                                      -0.050    1002.196                          

 Recovery time                                          -0.116    1002.080                          

 Data required time                                               1002.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.080                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.043
  Launch Clock Delay      :  2.399
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.342       2.399         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.125       2.524 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.799       3.323         u_CORES/u_debug_core_0/resetn
 CLMS_63_613/RSCO                  td                    0.052       3.375 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.375         _N124            
 CLMS_63_619/RSCO                  td                    0.049       3.424 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       3.424         _N123            
 CLMS_63_625/RSCO                  td                    0.049       3.473 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.473         _N122            
 CLMS_63_631/RSCO                  td                    0.049       3.522 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/RSCO
                                   net (fanout=7)        0.000       3.522         _N121            
 CLMS_63_637/RSCI                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/RS

 Data arrival time                                                   3.522         Logic Levels: 4  
                                                                                   Logic: 0.324ns(28.851%), Route: 0.799ns(71.149%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.284    1002.043         _N320            
 CLMS_63_637/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.246                          
 clock uncertainty                                      -0.050    1002.196                          

 Recovery time                                          -0.116    1002.080                          

 Data required time                                               1002.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.080                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.294       2.053         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.109       2.162 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.248       2.410         u_CORES/u_debug_core_0/resetn
 CLMS_45_631/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/RS

 Data arrival time                                                   2.410         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.532%), Route: 0.248ns(69.468%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMS_45_631/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.191                          
 clock uncertainty                                       0.000       2.191                          

 Removal time                                           -0.038       2.153                          

 Data required time                                                  2.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.153                          
 Data arrival time                                                   2.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.294       2.053         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.109       2.162 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.248       2.410         u_CORES/u_debug_core_0/resetn
 CLMS_45_631/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/RS

 Data arrival time                                                   2.410         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.532%), Route: 0.248ns(69.468%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMS_45_631/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.191                          
 clock uncertainty                                       0.000       2.191                          

 Removal time                                           -0.038       2.153                          

 Data required time                                                  2.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.153                          
 Data arrival time                                                   2.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.394
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.294       2.053         _N319            
 CLMS_45_607/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_45_607/Q1                    tco                   0.109       2.162 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=137)      0.248       2.410         u_CORES/u_debug_core_0/resetn
 CLMS_45_631/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/RS

 Data arrival time                                                   2.410         Logic Levels: 0  
                                                                                   Logic: 0.109ns(30.532%), Route: 0.248ns(69.468%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.337       2.394         _N320            
 CLMS_45_631/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.191                          
 clock uncertainty                                       0.000       2.191                          

 Removal time                                           -0.038       2.153                          

 Data required time                                                  2.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.153                          
 Data arrival time                                                   2.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_506/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_156/CLKOUT
                                   net (fanout=221)      0.339       2.396         _N320            
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q1                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.798       4.319         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       4.807 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.807         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.353 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.474         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.474         Logic Levels: 2  
                                                                                   Logic: 2.159ns(52.943%), Route: 1.919ns(47.057%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.336       2.393         _N319            
 CLMS_51_577/CLK                                                           r       vin_data_d2[18]/opit_0_inv/CLK

 CLMS_51_577/Q3                    tco                   0.125       2.518 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=3)        1.199       3.717         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    0.488       4.205 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.205         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    1.546       5.751 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       5.874         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   5.874         Logic Levels: 2  
                                                                                   Logic: 2.159ns(62.022%), Route: 1.322ns(37.978%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_3      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_155/CLKOUT
                                   net (fanout=439)      0.338       2.395         _N319            
 CLMS_45_583/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMS_45_583/Q1                    tco                   0.125       2.520 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=3)        1.586       4.106         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    0.488       4.594 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.594         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.148       5.742 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       5.862         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   5.862         Logic Levels: 2  
                                                                                   Logic: 1.761ns(50.793%), Route: 1.706ns(49.207%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_sda (port)
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J21                                                     0.000       0.000 f       hdmi_sda (port)  
                                   net (fanout=1)        0.091       0.091         nt_hdmi_sda      
 IOBS_0_768/DIN                    td                    0.440       0.531 f       i2c_config_m0.i2c_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.531         i2c_config_m0.i2c_sda_tri/ntI
 IOLHR_16_768/DI_TO_CLK            td                    0.073       0.604 f       i2c_config_m0.i2c_sda_tri/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.231       0.835         _N1              
 CLMS_27_757/M1                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/D

 Data arrival time                                                   0.835         Logic Levels: 2  
                                                                                   Logic: 0.513ns(61.437%), Route: 0.322ns(38.563%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.216       0.884         nt_vin_vs        
 CLMA_21_642/M2                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.884         Logic Levels: 2  
                                                                                   Logic: 0.513ns(58.032%), Route: 0.371ns(41.968%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.445       0.590 r       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.590         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.254       0.917         nt_vin_data[15]  
 CLMS_45_631/M2                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/D

 Data arrival time                                                   0.917         Logic Levels: 2  
                                                                                   Logic: 0.518ns(56.489%), Route: 0.399ns(43.511%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 14.000 sec
Action report_timing: CPU time elapsed is 12.969 sec
Current time: Thu Jul 28 16:44:54 2022
Action report_timing: Peak memory pool usage is 734,642,176 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Jul 28 16:44:55 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.859375 sec.
Generating architecture configuration.
The bitstream file is "E:/axp100/demo/hdmi_loop/generate_bitstream/hdmi_loop.sbit"
Generate programming file takes 11.828125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 22.000 sec
Action gen_bit_stream: CPU time elapsed is 21.438 sec
Current time: Thu Jul 28 16:45:17 2022
Action gen_bit_stream: Peak memory pool usage is 1,102,352,384 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
