#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 27 10:15:41 2024
# Process ID: 11372
# Current directory: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex
# Command line: vivado.exe -notrace -source d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/JESD/JESD.srcs/sources_1/ip/jesd204_0/jesd204_0_ex.tcl
# Log file: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/vivado.log
# Journal file: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/JESD/JESD.srcs/sources_1/ip/jesd204_0/jesd204_0_ex.tcl -notrace
update_compile_order -fileset sources_1
launch_simulation
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path D:/NEW/TYUT/modelsim10.6/win64
