<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="26" Alu="43" Lut="14" T_Register="4381(26)" T_Alu="1139(43)" T_Lut="8777(14)" T_MULT18X18="1(0)" T_MULT36X36="1(0)" T_MULTADDALU18X18="1(0)" T_Bsram="32(0)">
 <SubModule name="cpu_1" Register="638" Alu="63" Lut="2321" T_Register="1926(638)" T_Alu="255(63)" T_Lut="4003(2321)" T_MULT36X36="1(0)">
  <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1061" T_Register="992(992)" T_Alu="10(10)" T_Lut="1061(1061)"/>
  <SubModule name="SignExtendSelector" Lut="47" T_Lut="47(47)"/>
  <SubModule name="csrFile" Register="296" Alu="12" Lut="367" T_Register="296(296)" T_Alu="12(12)" T_Lut="367(367)"/>
  <SubModule name="control_stall_id" Alu="10" Lut="6" T_Alu="10(10)" T_Lut="6(6)"/>
  <SubModule name="cpu_alu" Alu="116" Lut="116" MULT36X36="1" T_Alu="116(116)" T_Lut="116(116)" T_MULT36X36="1(1)"/>
  <SubModule name="control_bypass_ex" Alu="44" T_Alu="44(44)"/>
  <SubModule name="mem_write_selector" Lut="85" T_Lut="85(85)"/>
 </SubModule>
 <SubModule name="u_i_cache" Register="129" Alu="43" Lut="116" T_Register="129(129)" T_Alu="43(43)" T_Lut="116(116)" T_Bsram="6(0)">
  <SubModule name="INSTR_BRAM_0" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="INSTR_BRAM_1" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="INSTR_BRAM_2" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="INSTR_BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="TAG_VALID_BRAM_0" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="TAG_VALID_BRAM_1" Bsram="1" T_Bsram="1(1)"/>
 </SubModule>
 <SubModule name="bu" Register="32" Lut="333" T_Register="32(32)" T_Lut="333(333)"/>
 <SubModule name="clint_inst" Register="161" Alu="126" Lut="159" T_Register="161(161)" T_Alu="126(126)" T_Lut="159(159)"/>
 <SubModule name="mem" Register="79" Lut="173" Bsram="8" T_Register="79(79)" T_Lut="173(173)" T_Bsram="8(8)"/>
 <SubModule name="rPLL_sdram"/>
 <SubModule name="sdram_interface_init" Register="98" Lut="60" T_Register="98(98)" T_Lut="60(60)"/>
 <SubModule name="ram_controller_inst" Register="294" Alu="19" Lut="401" T_Register="294(294)" T_Alu="19(19)" T_Lut="401(401)"/>
 <SubModule name="bm" Register="1" Lut="6" T_Register="241(1)" T_Lut="412(6)">
  <SubModule name="debounceDownL" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceUpL" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceLeftL" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceRightL" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceDownR" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceUpR" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceLeftR" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceRightR" Register="30" Lut="52" T_Register="30(30)" T_Lut="52(52)"/>
 </SubModule>
 <SubModule name="flashController" Register="94" Lut="97" T_Register="222(94)" T_Lut="308(97)">
  <SubModule name="navigator" Register="128" Lut="211" T_Register="128(128)" T_Lut="211(211)"/>
 </SubModule>
 <SubModule name="SecondStageRAM" T_Lut="15(0)" T_Bsram="4(0)">
  <SubModule name="bram_array[0].bram_inst" Lut="15" T_Lut="15(15)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
 </SubModule>
 <SubModule name="slower_clock"/>
 <SubModule name="ppu_inst" Register="892" Alu="595" Lut="356" T_Register="892(892)" T_Alu="595(595)" T_Lut="356(356)" T_Bsram="10(0)">
  <SubModule name="text_Buffer" Bsram="2" T_Bsram="2(2)"/>
  <SubModule name="sprite_BRAM" Bsram="8" T_Bsram="8(8)"/>
 </SubModule>
 <SubModule name="fb_inst" Register="79" Alu="27" Lut="66" MULT18X18="1" MULTADDALU18X18="1" T_Register="79(79)" T_Alu="27(27)" T_Lut="66(66)" T_MULT18X18="1(1)" T_MULTADDALU18X18="1(1)" T_Bsram="4(0)">
  <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
 </SubModule>
 <SubModule name="VGA" Register="28" Lut="2202" T_Register="28(28)" T_Lut="2202(2202)"/>
 <SubModule name="uart_controller" Register="51" Lut="59" T_Register="132(51)" T_Lut="140(59)">
  <SubModule name="uart_inst" Register="81" Lut="81" T_Register="81(81)" T_Lut="81(81)"/>
 </SubModule>
 <SubModule name="counter1mhz" Register="42" Alu="31" Lut="19" T_Register="42(42)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
