$date
	Sun Aug 02 13:32:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla1SOP $end
$var wire 1 ! out $end
$var wire 1 " wAn $end
$var wire 1 # wBn $end
$var wire 1 $ wCn $end
$var wire 1 % wa1 $end
$var wire 1 & wa2 $end
$var wire 1 ' wa3 $end
$var wire 1 ( wa4 $end
$var wire 1 ) wa5 $end
$var reg 1 * A $end
$var reg 1 + B $end
$var reg 1 , C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
1%
1$
1#
1"
1!
$end
#1
0!
0%
0$
1,
#2
1!
1&
1$
0#
0,
1+
#3
0!
0&
0$
1,
#4
1!
1'
1$
1#
0"
0,
0+
1*
#5
0'
1(
0$
1,
#6
0!
0(
1$
0#
0,
1+
#7
1!
1)
0$
1,
#8
