V 000044 55 3025 1410722404747 conv_3x3_pkg
(_unit VHDL (conv_3x3_pkg 0 5 )
	(_version vb4)
	(_time 1410722404748 2014.09.14 21:20:04)
	(_source (\./../../conv_3x3_pkg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 999ac996c6ce988e9ec8dfc6cb9e919a9a9ccf9e99)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~15 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k0 ~STD_LOGIC_VECTOR{7~downto~0}~15 0 8 (_entity (_code 0))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~152 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k1 ~STD_LOGIC_VECTOR{7~downto~0}~152 0 9 (_entity (_code 1))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~154 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k2 ~STD_LOGIC_VECTOR{7~downto~0}~154 0 10 (_entity (_code 2))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~156 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k3 ~STD_LOGIC_VECTOR{7~downto~0}~156 0 11 (_entity (_code 3))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~158 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k4 ~STD_LOGIC_VECTOR{7~downto~0}~158 0 12 (_entity (_code 4))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1510 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k5 ~STD_LOGIC_VECTOR{7~downto~0}~1510 0 13 (_entity (_code 5))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1512 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k6 ~STD_LOGIC_VECTOR{7~downto~0}~1512 0 14 (_entity (_code 6))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1514 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k7 ~STD_LOGIC_VECTOR{7~downto~0}~1514 0 15 (_entity (_code 7))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1516 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal k8 ~STD_LOGIC_VECTOR{7~downto~0}~1516 0 16 (_entity (_code 8))))
		(_constant (_internal DATA_WIDTH ~extSTD.STANDARD.INTEGER 0 21 (_entity ((i 8)))))
		(_constant (_internal order ~extSTD.STANDARD.INTEGER 0 22 (_entity ((i 1)))))
		(_constant (_internal num_cols ~extSTD.STANDARD.INTEGER 0 23 (_entity ((i 640)))))
		(_constant (_internal num_rows ~extSTD.STANDARD.INTEGER 0 24 (_entity ((i 360)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . conv_3x3_pkg 9 -1
	)
)
I 000051 55 3831          1410722405056 Behavioral
(_unit VHDL (std_fifo 0 5 (behavioral 0 25 ))
	(_version vb4)
	(_time 1410722405057 2014.09.14 21:20:05)
	(_source (\./../../std_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c1c39695c49691d49096d79b99c7c7c797c6c2c6c5)
	(_entity
		(_time 1410722405052)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 8 \128\ (_entity ((i 128)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
		(_signal (_internal full_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal empty_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal usedw_t ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO_Memory 0 35 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_variable (_internal Memory FIFO_Memory 0 36 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_scalar (_to (i 0)(c 9)))))
		(_variable (_internal Head ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_scalar (_to (i 0)(c 10)))))
		(_variable (_internal Tail ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_process 0 )))
		(_variable (_internal Looped ~extSTD.STANDARD.BOOLEAN 0 41 (_process 0 )))
		(_process
			(fifo_proc(_architecture 0 0 34 (_process (_simple)(_target(9)(10)(5))(_sensitivity(0))(_read(1)(2)(3)(4)))))
			(line__101(_architecture 1 0 101 (_process (_simple)(_target(11))(_sensitivity(0)(1))(_read(9)(10)(11)(2)(4)))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((Full)(full_t)))(_simpleassign BUF)(_target(7))(_sensitivity(9)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_alias((Empty)(empty_t)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__118(_architecture 4 0 118 (_assignment (_simple)(_alias((USEDW)(usedw_t)))(_target(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 11 -1
	)
)
I 000049 55 4440          1410722405389 behavior
(_unit VHDL (testbench 0 26 (behavior 0 29 ))
	(_version vb4)
	(_time 1410722405390 2014.09.14 21:20:05)
	(_source (\./../../std_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 191b4b1e154f4e0e1b1e0b434d1f4c1f1a1f111e1d)
	(_entity
		(_time 1410722405382)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 65 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 128)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((WriteEn)(WriteEn))
			((DataIn)(DataIn))
			((ReadEn)(ReadEn))
			((DataOut)(DataOut))
			((Empty)(Empty))
			((Full)(Full))
			((USEDW)(USEDW))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 128)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni )(_event))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal USEDW ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 60 (_architecture ((ns 4626322717216342016)))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal counter ~UNSIGNED{7~downto~0}~13 0 93 (_process 1 ((_others(i 2))))))
		(_process
			(CLK_process(_architecture 0 0 84 (_process (_wait_for)(_target(0)))))
			(master_process(_architecture 1 0 92 (_process (_wait_for)(_target(1)(2)(3)(4))(_sensitivity(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000044 55 1587          1410722405630 rtl
(_unit VHDL (rc_counter 0 4 (rtl 0 21 ))
	(_version vb4)
	(_time 1410722405631 2014.09.14 21:20:05)
	(_source (\./../../rc_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 030201050357011503044558570556040705060401)
	(_entity
		(_time 1410722405628)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 6 \128\ (_entity ((i 128)))))
		(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal col ~extSTD.STANDARD.INTEGER 0 14 (_entity (_out ))))
		(_port (_internal row ~extSTD.STANDARD.INTEGER 0 15 (_entity (_out ))))
		(_variable (_internal col_var ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
		(_variable (_internal row_var ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 9890          1410722405850 rtl
(_unit VHDL (window_3x3 0 5 (rtl 0 29 ))
	(_version vb4)
	(_time 1410722405851 2014.09.14 21:20:05)
	(_source (\./../../window_3x3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dddcda8f808adccb8dd89b868bd88bdededad5dede)
	(_entity
		(_time 1410722405846)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation fifo0 0 93 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn0))
			((DataIn)(a13))
			((ReadEn)(ReadEn0))
			((DataOut)(ofifo0))
			((Empty)(Empty0))
			((Full)(Full0))
			((USEDW)(usedw0))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_instantiation fifo1 0 110 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn1))
			((DataIn)(a23))
			((ReadEn)(ReadEn1))
			((DataOut)(ofifo1))
			((Empty)(Empty1))
			((Full)(Full1))
			((USEDW)(usedw1))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal a11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_architecture (_uni ))))
		(_signal (_internal a12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal a13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal a21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal a22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal a23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal a31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_signal (_internal a32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 57 (_architecture (_uni ))))
		(_signal (_internal a33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal WriteEn0 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal ReadEn0 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal Full0 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal ofifo0 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal usedw0 ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_uni ))))
		(_signal (_internal WriteEn1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal ReadEn1 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal Full1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ofifo1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_signal (_internal usedw1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture (_uni ))))
		(_signal (_internal dwrreqb ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal dddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal ddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal ddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal dddddDV ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal ddddDV ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal dddDV ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ddDV ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal dDV ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_process (_simple)(_target(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(28)(36)(37)(38)(39)(40)(41)(42)(43)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sensitivity(0)(1))(_read(13)(14)(15)(16)(17)(18)(19)(20)(21)(26)(32)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43)(2)))))
			(req(_architecture 1 0 200 (_process (_simple)(_target(23)(29)(34)(35))(_sensitivity(0))(_read(27)(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 15 -1
	)
)
I 000044 55 16090         1410722406102 rtl
(_unit VHDL (conv_3x3 0 8 (rtl 0 18 ))
	(_version vb4)
	(_time 1410722406103 2014.09.14 21:20:06)
	(_source (\./../../conv_3x3.vhd\))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code d7d7d5858680d6c084db918885d0dfd4d4d1d4d181)
	(_entity
		(_time 1410722406088)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(window_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 39 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 41 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 43 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 44 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 45 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 46 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 47 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(rc_counter
			(_object
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 78 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal col ~extSTD.STANDARD.INTEGER 0 85 (_entity (_out ))))
				(_port (_internal row ~extSTD.STANDARD.INTEGER 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation window_3x3_0 0 106 (_component window_3x3 )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((datain)(DataIn))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DV)(DVw))
		)
		(_use (_entity . window_3x3)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((datain)(datain))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DV)(DV))
			)
		)
	)
	(_instantiation rc_counter0 0 126 (_component rc_counter )
		(_generic
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(rst))
			((col)(col))
			((row)(row))
		)
		(_use (_entity . rc_counter)
			(_generic
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~12 0 13 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal m0 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m1 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 54 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m2 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m3 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 56 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m4 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 57 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m5 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m6 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m7 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m8 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a10 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a11 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1322 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a12 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1324 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a13 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1326 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a14 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1328 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a20 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a21 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1330 0 68 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a22 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1332 0 69 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal a30 ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~1334 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal a31 ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~1334 0 71 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal a40 ~SIGNED{{DATA_WIDTH*2}+4~downto~0}~13 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal d0 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal col ~extSTD.STANDARD.INTEGER 0 91 (_architecture (_uni ((i 0))))))
		(_signal (_internal row ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
		(_signal (_internal col_c ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
		(_signal (_internal row_c ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt1 ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt2 ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt3 ~extSTD.STANDARD.INTEGER 0 97 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt4 ~extSTD.STANDARD.INTEGER 0 98 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt5 ~extSTD.STANDARD.INTEGER 0 99 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt6 ~extSTD.STANDARD.INTEGER 0 100 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt7 ~extSTD.STANDARD.INTEGER 0 101 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt8 ~extSTD.STANDARD.INTEGER 0 102 (_architecture (_uni ((i 0))))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ((i 2))))))
		(_process
			(conv_process(_architecture 0 0 139 (_process (_simple)(_target(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)(3)(4))(_sensitivity(0)(1))(_read(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34(d_20_4))(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external work.conv_3x3_pkg.num_cols (. conv_3x3_pkg num_cols)))
		(_variable (_external work.conv_3x3_pkg.num_rows (. conv_3x3_pkg num_rows)))
		(_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external work.conv_3x3_pkg.k0 (. conv_3x3_pkg k0)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~152 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~152)))
		(_variable (_external work.conv_3x3_pkg.k1 (. conv_3x3_pkg k1)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~154 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~154)))
		(_variable (_external work.conv_3x3_pkg.k2 (. conv_3x3_pkg k2)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~156 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~156)))
		(_variable (_external work.conv_3x3_pkg.k3 (. conv_3x3_pkg k3)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~158 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~158)))
		(_variable (_external work.conv_3x3_pkg.k4 (. conv_3x3_pkg k4)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1510 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1510)))
		(_variable (_external work.conv_3x3_pkg.k5 (. conv_3x3_pkg k5)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1512 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1512)))
		(_variable (_external work.conv_3x3_pkg.k6 (. conv_3x3_pkg k6)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1514 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1514)))
		(_variable (_external work.conv_3x3_pkg.k7 (. conv_3x3_pkg k7)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1516 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1516)))
		(_variable (_external work.conv_3x3_pkg.k8 (. conv_3x3_pkg k8)))
	)
	(_static
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
	)
	(_model . rtl 11 -1
	)
)
I 000050 55 33223         1410722406319 Structure
(_unit VHDL (efb_spi 0 14 (structure 0 31 ))
	(_version vb4)
	(_time 1410722406320 2014.09.14 21:20:06)
	(_source (\./../../efb_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_parameters dbg)
	(_code b1b1b6e5b6e6e7a4b3e0a2eae0b7b8b7b4b7b7b7b3)
	(_entity
		(_time 1410722406311)
		(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(bb
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(EFB
			(_object
				(_generic (_internal EFB_I2C1 ~STRING~13 0 58 (_entity -1 )))
				(_generic (_internal EFB_I2C2 ~STRING~131 0 58 (_entity -1 )))
				(_generic (_internal EFB_SPI ~STRING~132 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC ~STRING~133 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC_PORTMODE ~STRING~134 0 60 (_entity -1 )))
				(_generic (_internal EFB_UFM ~STRING~135 0 60 (_entity -1 )))
				(_generic (_internal EFB_WB_CLK_FREQ ~STRING~136 0 61 (_entity -1 )))
				(_generic (_internal DEV_DENSITY ~STRING~137 0 61 (_entity -1 )))
				(_generic (_internal UFM_INIT_PAGES ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 )))
				(_generic (_internal UFM_INIT_START_PAGE ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 )))
				(_generic (_internal UFM_INIT_ALL_ZEROS ~STRING~138 0 64 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_NAME ~STRING~139 0 65 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_FORMAT ~STRING~1310 0 66 (_entity -1 )))
				(_generic (_internal I2C1_ADDRESSING ~STRING~1311 0 67 (_entity -1 )))
				(_generic (_internal I2C2_ADDRESSING ~STRING~1312 0 67 (_entity -1 )))
				(_generic (_internal I2C1_SLAVE_ADDR ~STRING~1313 0 68 (_entity -1 )))
				(_generic (_internal I2C2_SLAVE_ADDR ~STRING~1314 0 68 (_entity -1 )))
				(_generic (_internal I2C1_BUS_PERF ~STRING~1315 0 69 (_entity -1 )))
				(_generic (_internal I2C2_BUS_PERF ~STRING~1316 0 69 (_entity -1 )))
				(_generic (_internal I2C1_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 )))
				(_generic (_internal I2C2_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 )))
				(_generic (_internal I2C1_GEN_CALL ~STRING~1317 0 71 (_entity -1 )))
				(_generic (_internal I2C2_GEN_CALL ~STRING~1318 0 72 (_entity -1 )))
				(_generic (_internal I2C1_WAKEUP ~STRING~1319 0 72 (_entity -1 )))
				(_generic (_internal I2C2_WAKEUP ~STRING~1320 0 73 (_entity -1 )))
				(_generic (_internal SPI_MODE ~STRING~1321 0 73 (_entity -1 )))
				(_generic (_internal SPI_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 )))
				(_generic (_internal SPI_LSB_FIRST ~STRING~1322 0 74 (_entity -1 )))
				(_generic (_internal SPI_CLK_INV ~STRING~1323 0 75 (_entity -1 )))
				(_generic (_internal SPI_PHASE_ADJ ~STRING~1324 0 75 (_entity -1 )))
				(_generic (_internal SPI_SLAVE_HANDSHAKE ~STRING~1325 0 76 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXRDY ~STRING~1326 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXRDY ~STRING~1327 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXOVR ~STRING~1328 0 78 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXOVR ~STRING~1329 0 78 (_entity -1 )))
				(_generic (_internal SPI_WAKEUP ~STRING~1330 0 79 (_entity -1 )))
				(_generic (_internal TC_MODE ~STRING~1331 0 79 (_entity -1 )))
				(_generic (_internal TC_SCLK_SEL ~STRING~1332 0 80 (_entity -1 )))
				(_generic (_internal TC_CCLK_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity -1 )))
				(_generic (_internal GSR ~STRING~1333 0 81 (_entity -1 )))
				(_generic (_internal TC_TOP_SET ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 )))
				(_generic (_internal TC_OCR_SET ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 )))
				(_generic (_internal TC_OC_MODE ~STRING~1334 0 82 (_entity -1 )))
				(_generic (_internal TC_RESETN ~STRING~1335 0 83 (_entity -1 )))
				(_generic (_internal TC_TOP_SEL ~STRING~1336 0 83 (_entity -1 )))
				(_generic (_internal TC_OV_INT ~STRING~1337 0 84 (_entity -1 )))
				(_generic (_internal TC_OCR_INT ~STRING~1338 0 84 (_entity -1 )))
				(_generic (_internal TC_ICR_INT ~STRING~1339 0 85 (_entity -1 )))
				(_generic (_internal TC_OVERFLOW ~STRING~1340 0 85 (_entity -1 )))
				(_generic (_internal TC_ICAPTURE ~STRING~1341 0 86 (_entity -1 )))
				(_port (_internal WBCLKI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBRSTI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBCYCI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBSTBI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBWEI ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI7 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI6 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI5 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI4 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI3 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI2 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI1 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI7 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI6 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI4 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI3 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI2 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL0ACKI ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL1DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1ACKI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SCLI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SDAI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SCLI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SDAI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPISCKI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPIMISOI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPIMOSII ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPISCSN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCCLKI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCRSTN ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal TCIC ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal UFMSN ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal WBDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal WBDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal WBACKO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal PLLCLKO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLLRSTO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLL0STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLL1STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLLWEO ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO4 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO3 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO2 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO1 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLADRO0 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal PLLDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal I2C1SCLO ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SDAO ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C1SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C2SCLO ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SDAO ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C2SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C1IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal I2C2IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal SPISCKO ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPISCKEN ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPIMISOO ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMISOEN ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMOSIO ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMOSIEN ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMCSN7 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN6 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN5 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN2 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN1 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPIMCSN0 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPICSNEN ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal SPIIRQO ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal TCINT ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal TCOC ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal WBCUFMIRQ ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGWAKE ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 148 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation BBspi_mosi 0 151 (_component bb )
		(_port
			((I)(spi_mosi_o))
			((T)(spi_mosi_oe))
			((O)(spi_mosi_i))
			((B)(spi_mosi))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_miso 0 155 (_component bb )
		(_port
			((I)(spi_miso_o))
			((T)(spi_miso_oe))
			((O)(spi_miso_i))
			((B)(spi_miso))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_clk 0 159 (_component bb )
		(_port
			((I)(spi_clk_o))
			((T)(spi_clk_oe))
			((O)(spi_clk_i))
			((B)(spi_clk))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 162 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_instantiation EFBInst_0 0 165 (_component EFB )
		(_generic
			((EFB_I2C1)(_string \"DISABLED"\))
			((EFB_I2C2)(_string \"DISABLED"\))
			((EFB_SPI)(_string \"ENABLED"\))
			((EFB_TC)(_string \"DISABLED"\))
			((EFB_TC_PORTMODE)(_string \"WB"\))
			((EFB_UFM)(_string \"DISABLED"\))
			((EFB_WB_CLK_FREQ)(_string \"50.0"\))
			((DEV_DENSITY)(_string \"7000L"\))
			((UFM_INIT_PAGES)((i 0)))
			((UFM_INIT_START_PAGE)((i 0)))
			((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
			((UFM_INIT_FILE_NAME)(_string \"NONE"\))
			((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
			((I2C1_ADDRESSING)(_string \"7BIT"\))
			((I2C2_ADDRESSING)(_string \"7BIT"\))
			((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
			((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
			((I2C1_BUS_PERF)(_string \"100kHz"\))
			((I2C2_BUS_PERF)(_string \"100kHz"\))
			((I2C1_CLK_DIVIDER)((i 1)))
			((I2C2_CLK_DIVIDER)((i 1)))
			((I2C1_GEN_CALL)(_string \"DISABLED"\))
			((I2C2_GEN_CALL)(_string \"DISABLED"\))
			((I2C1_WAKEUP)(_string \"DISABLED"\))
			((I2C2_WAKEUP)(_string \"DISABLED"\))
			((SPI_MODE)(_string \"SLAVE"\))
			((SPI_CLK_DIVIDER)((i 1)))
			((SPI_LSB_FIRST)(_string \"DISABLED"\))
			((SPI_CLK_INV)(_string \"DISABLED"\))
			((SPI_PHASE_ADJ)(_string \"DISABLED"\))
			((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
			((SPI_INTR_TXRDY)(_string \"DISABLED"\))
			((SPI_INTR_RXRDY)(_string \"DISABLED"\))
			((SPI_INTR_TXOVR)(_string \"DISABLED"\))
			((SPI_INTR_RXOVR)(_string \"DISABLED"\))
			((SPI_WAKEUP)(_string \"DISABLED"\))
			((TC_MODE)(_string \"CTCM"\))
			((TC_SCLK_SEL)(_string \"PCLOCK"\))
			((TC_CCLK_SEL)((i 1)))
			((GSR)(_string \"ENABLED"\))
			((TC_TOP_SET)((i 65535)))
			((TC_OCR_SET)((i 32767)))
			((TC_OC_MODE)(_string \"TOGGLE"\))
			((TC_RESETN)(_string \"ENABLED"\))
			((TC_TOP_SEL)(_string \"OFF"\))
			((TC_OV_INT)(_string \"OFF"\))
			((TC_OCR_INT)(_string \"OFF"\))
			((TC_ICR_INT)(_string \"OFF"\))
			((TC_OVERFLOW)(_string \"DISABLED"\))
			((TC_ICAPTURE)(_string \"DISABLED"\))
		)
		(_port
			((WBCLKI)(wb_clk_i))
			((WBRSTI)(wb_rst_i))
			((WBCYCI)(wb_cyc_i))
			((WBSTBI)(wb_stb_i))
			((WBWEI)(wb_we_i))
			((WBADRI7)(wb_adr_i(7)))
			((WBADRI6)(wb_adr_i(6)))
			((WBADRI5)(wb_adr_i(5)))
			((WBADRI4)(wb_adr_i(4)))
			((WBADRI3)(wb_adr_i(3)))
			((WBADRI2)(wb_adr_i(2)))
			((WBADRI1)(wb_adr_i(1)))
			((WBADRI0)(wb_adr_i(0)))
			((WBDATI7)(wb_dat_i(7)))
			((WBDATI6)(wb_dat_i(6)))
			((WBDATI5)(wb_dat_i(5)))
			((WBDATI4)(wb_dat_i(4)))
			((WBDATI3)(wb_dat_i(3)))
			((WBDATI2)(wb_dat_i(2)))
			((WBDATI1)(wb_dat_i(1)))
			((WBDATI0)(wb_dat_i(0)))
			((PLL0DATI7)(scuba_vlo))
			((PLL0DATI6)(scuba_vlo))
			((PLL0DATI5)(scuba_vlo))
			((PLL0DATI4)(scuba_vlo))
			((PLL0DATI3)(scuba_vlo))
			((PLL0DATI2)(scuba_vlo))
			((PLL0DATI1)(scuba_vlo))
			((PLL0DATI0)(scuba_vlo))
			((PLL0ACKI)(scuba_vlo))
			((PLL1DATI7)(scuba_vlo))
			((PLL1DATI6)(scuba_vlo))
			((PLL1DATI5)(scuba_vlo))
			((PLL1DATI4)(scuba_vlo))
			((PLL1DATI3)(scuba_vlo))
			((PLL1DATI2)(scuba_vlo))
			((PLL1DATI1)(scuba_vlo))
			((PLL1DATI0)(scuba_vlo))
			((PLL1ACKI)(scuba_vlo))
			((I2C1SCLI)(scuba_vlo))
			((I2C1SDAI)(scuba_vlo))
			((I2C2SCLI)(scuba_vlo))
			((I2C2SDAI)(scuba_vlo))
			((SPISCKI)(spi_clk_i))
			((SPIMISOI)(spi_miso_i))
			((SPIMOSII)(spi_mosi_i))
			((SPISCSN)(spi_scsn))
			((TCCLKI)(scuba_vlo))
			((TCRSTN)(scuba_vlo))
			((TCIC)(scuba_vlo))
			((UFMSN)(scuba_vhi))
			((WBDATO7)(wb_dat_o(7)))
			((WBDATO6)(wb_dat_o(6)))
			((WBDATO5)(wb_dat_o(5)))
			((WBDATO4)(wb_dat_o(4)))
			((WBDATO3)(wb_dat_o(3)))
			((WBDATO2)(wb_dat_o(2)))
			((WBDATO1)(wb_dat_o(1)))
			((WBDATO0)(wb_dat_o(0)))
			((WBACKO)(wb_ack_o))
			((PLLCLKO)(_open))
			((PLLRSTO)(_open))
			((PLL0STBO)(_open))
			((PLL1STBO)(_open))
			((PLLWEO)(_open))
			((PLLADRO4)(_open))
			((PLLADRO3)(_open))
			((PLLADRO2)(_open))
			((PLLADRO1)(_open))
			((PLLADRO0)(_open))
			((PLLDATO7)(_open))
			((PLLDATO6)(_open))
			((PLLDATO5)(_open))
			((PLLDATO4)(_open))
			((PLLDATO3)(_open))
			((PLLDATO2)(_open))
			((PLLDATO1)(_open))
			((PLLDATO0)(_open))
			((I2C1SCLO)(_open))
			((I2C1SCLOEN)(_open))
			((I2C1SDAO)(_open))
			((I2C1SDAOEN)(_open))
			((I2C2SCLO)(_open))
			((I2C2SCLOEN)(_open))
			((I2C2SDAO)(_open))
			((I2C2SDAOEN)(_open))
			((I2C1IRQO)(_open))
			((I2C2IRQO)(_open))
			((SPISCKO)(spi_clk_o))
			((SPISCKEN)(spi_clk_oe))
			((SPIMISOO)(spi_miso_o))
			((SPIMISOEN)(spi_miso_oe))
			((SPIMOSIO)(spi_mosi_o))
			((SPIMOSIEN)(spi_mosi_oe))
			((SPIMCSN7)(_open))
			((SPIMCSN6)(_open))
			((SPIMCSN5)(_open))
			((SPIMCSN4)(_open))
			((SPIMCSN3)(_open))
			((SPIMCSN2)(_open))
			((SPIMCSN1)(_open))
			((SPIMCSN0)(_open))
			((SPICSNEN)(_open))
			((SPIIRQO)(_open))
			((TCINT)(_open))
			((TCOC)(_open))
			((WBCUFMIRQ)(_open))
			((CFGWAKE)(_open))
			((CFGSTDBY)(_open))
		)
		(_use (_entity machxo2 EFB)
			(_generic
				((EFB_I2C1)(_string \"DISABLED"\))
				((EFB_I2C2)(_string \"DISABLED"\))
				((EFB_SPI)(_string \"ENABLED"\))
				((EFB_TC)(_string \"DISABLED"\))
				((EFB_TC_PORTMODE)(_string \"WB"\))
				((EFB_UFM)(_string \"DISABLED"\))
				((EFB_WB_CLK_FREQ)(_string \"50.0"\))
				((DEV_DENSITY)(_string \"7000L"\))
				((UFM_INIT_PAGES)((i 0)))
				((UFM_INIT_START_PAGE)((i 0)))
				((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
				((UFM_INIT_FILE_NAME)(_string \"NONE"\))
				((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
				((I2C1_ADDRESSING)(_string \"7BIT"\))
				((I2C2_ADDRESSING)(_string \"7BIT"\))
				((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
				((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
				((I2C1_BUS_PERF)(_string \"100kHz"\))
				((I2C2_BUS_PERF)(_string \"100kHz"\))
				((I2C1_CLK_DIVIDER)((i 1)))
				((I2C2_CLK_DIVIDER)((i 1)))
				((I2C1_GEN_CALL)(_string \"DISABLED"\))
				((I2C2_GEN_CALL)(_string \"DISABLED"\))
				((I2C1_WAKEUP)(_string \"DISABLED"\))
				((I2C2_WAKEUP)(_string \"DISABLED"\))
				((SPI_MODE)(_string \"SLAVE"\))
				((SPI_CLK_DIVIDER)((i 1)))
				((SPI_LSB_FIRST)(_string \"DISABLED"\))
				((SPI_CLK_INV)(_string \"DISABLED"\))
				((SPI_PHASE_ADJ)(_string \"DISABLED"\))
				((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
				((SPI_INTR_TXRDY)(_string \"DISABLED"\))
				((SPI_INTR_RXRDY)(_string \"DISABLED"\))
				((SPI_INTR_TXOVR)(_string \"DISABLED"\))
				((SPI_INTR_RXOVR)(_string \"DISABLED"\))
				((SPI_WAKEUP)(_string \"DISABLED"\))
				((TC_MODE)(_string \"CTCM"\))
				((TC_SCLK_SEL)(_string \"PCLOCK"\))
				((TC_CCLK_SEL)((i 1)))
				((GSR)(_string \"ENABLED"\))
				((TC_TOP_SET)((i 65535)))
				((TC_OCR_SET)((i 32767)))
				((TC_OC_MODE)(_string \"TOGGLE"\))
				((TC_RESETN)(_string \"ENABLED"\))
				((TC_TOP_SEL)(_string \"OFF"\))
				((TC_OV_INT)(_string \"OFF"\))
				((TC_OCR_INT)(_string \"OFF"\))
				((TC_ICR_INT)(_string \"OFF"\))
				((TC_OVERFLOW)(_string \"DISABLED"\))
				((TC_ICAPTURE)(_string \"DISABLED"\))
			)
			(_port
				((WBCLKI)(WBCLKI))
				((WBRSTI)(WBRSTI))
				((WBCYCI)(WBCYCI))
				((WBSTBI)(WBSTBI))
				((WBWEI)(WBWEI))
				((WBADRI7)(WBADRI7))
				((WBADRI6)(WBADRI6))
				((WBADRI5)(WBADRI5))
				((WBADRI4)(WBADRI4))
				((WBADRI3)(WBADRI3))
				((WBADRI2)(WBADRI2))
				((WBADRI1)(WBADRI1))
				((WBADRI0)(WBADRI0))
				((WBDATI7)(WBDATI7))
				((WBDATI6)(WBDATI6))
				((WBDATI5)(WBDATI5))
				((WBDATI4)(WBDATI4))
				((WBDATI3)(WBDATI3))
				((WBDATI2)(WBDATI2))
				((WBDATI1)(WBDATI1))
				((WBDATI0)(WBDATI0))
				((PLL0DATI7)(PLL0DATI7))
				((PLL0DATI6)(PLL0DATI6))
				((PLL0DATI5)(PLL0DATI5))
				((PLL0DATI4)(PLL0DATI4))
				((PLL0DATI3)(PLL0DATI3))
				((PLL0DATI2)(PLL0DATI2))
				((PLL0DATI1)(PLL0DATI1))
				((PLL0DATI0)(PLL0DATI0))
				((PLL0ACKI)(PLL0ACKI))
				((PLL1DATI7)(PLL1DATI7))
				((PLL1DATI6)(PLL1DATI6))
				((PLL1DATI5)(PLL1DATI5))
				((PLL1DATI4)(PLL1DATI4))
				((PLL1DATI3)(PLL1DATI3))
				((PLL1DATI2)(PLL1DATI2))
				((PLL1DATI1)(PLL1DATI1))
				((PLL1DATI0)(PLL1DATI0))
				((PLL1ACKI)(PLL1ACKI))
				((I2C1SCLI)(I2C1SCLI))
				((I2C1SDAI)(I2C1SDAI))
				((I2C2SCLI)(I2C2SCLI))
				((I2C2SDAI)(I2C2SDAI))
				((SPISCKI)(SPISCKI))
				((SPIMISOI)(SPIMISOI))
				((SPIMOSII)(SPIMOSII))
				((SPISCSN)(SPISCSN))
				((TCCLKI)(TCCLKI))
				((TCRSTN)(TCRSTN))
				((TCIC)(TCIC))
				((UFMSN)(UFMSN))
				((WBDATO7)(WBDATO7))
				((WBDATO6)(WBDATO6))
				((WBDATO5)(WBDATO5))
				((WBDATO4)(WBDATO4))
				((WBDATO3)(WBDATO3))
				((WBDATO2)(WBDATO2))
				((WBDATO1)(WBDATO1))
				((WBDATO0)(WBDATO0))
				((WBACKO)(WBACKO))
				((PLLCLKO)(_open))
				((PLLRSTO)(_open))
				((PLL0STBO)(_open))
				((PLL1STBO)(_open))
				((PLLWEO)(_open))
				((PLLADRO4)(_open))
				((PLLADRO3)(_open))
				((PLLADRO2)(_open))
				((PLLADRO1)(_open))
				((PLLADRO0)(_open))
				((PLLDATO7)(_open))
				((PLLDATO6)(_open))
				((PLLDATO5)(_open))
				((PLLDATO4)(_open))
				((PLLDATO3)(_open))
				((PLLDATO2)(_open))
				((PLLDATO1)(_open))
				((PLLDATO0)(_open))
				((WBCUFMIRQ)(_open))
				((I2C1SCLO)(_open))
				((I2C1SCLOEN)(_open))
				((I2C1SDAO)(_open))
				((I2C1SDAOEN)(_open))
				((I2C2SCLO)(_open))
				((I2C2SCLOEN)(_open))
				((I2C2SDAO)(_open))
				((I2C2SDAOEN)(_open))
				((I2C1IRQO)(_open))
				((I2C2IRQO)(_open))
				((SPISCKO)(SPISCKO))
				((SPISCKEN)(SPISCKEN))
				((SPIMISOO)(SPIMISOO))
				((SPIMISOEN)(SPIMISOEN))
				((SPIMOSIO)(SPIMOSIO))
				((SPIMOSIEN)(SPIMOSIEN))
				((SPIMCSN0)(_open))
				((SPIMCSN1)(_open))
				((SPIMCSN2)(_open))
				((SPIMCSN3)(_open))
				((SPIMCSN4)(_open))
				((SPIMCSN5)(_open))
				((SPIMCSN6)(_open))
				((SPIMCSN7)(_open))
				((SPICSNEN)(_open))
				((SPIIRQO)(_open))
				((TCINT)(_open))
				((TCOC)(_open))
				((CFGWAKE)(_open))
				((CFGSTDBY)(_open))
			)
		)
	)
	(_object
		(_port (_internal wb_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal wb_rst_i ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal wb_cyc_i ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal wb_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal wb_we_i ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_adr_i ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_i ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_o ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_entity (_out ))))
		(_port (_internal wb_ack_o ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_inout ))))
		(_port (_internal spi_scsn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_oe ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal spi_miso_oe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal spi_miso_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal spi_clk_oe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal spi_clk_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_i ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal spi_miso_i ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal spi_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~137 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~138 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~139 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1310 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1311 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1312 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1314 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1315 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1316 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1317 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1318 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1319 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1320 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1321 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1322 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1323 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1324 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1325 0 76 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1326 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1327 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1328 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1329 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1330 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1331 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1332 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1333 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1334 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1335 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1336 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1337 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1338 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1339 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1340 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1341 0 86 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
)
I 000044 55 4433          1410722406546 rtl
(_unit VHDL (spi2 0 5 (rtl 0 22 ))
	(_version vb4)
	(_time 1410722406547 2014.09.14 21:20:06)
	(_source (\./../../spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 9b9a9b95c9ccc688919c88c0ca9d9298999c989c9b)
	(_entity
		(_time 1410722406531)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_instantiation efb0 0 48 (_entity . efb_spi)
		(_port
			((wb_clk_i)(clk))
			((wb_rst_i)((i 2)))
			((wb_cyc_i)(wbcyc))
			((wb_stb_i)(wbstb))
			((wb_we_i)(wbwe))
			((wb_adr_i)(wbaddr))
			((wb_dat_i)(wbdat_i))
			((wb_dat_o)(wbdat_o))
			((wb_ack_o)(wback))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_scsn)(spi_cs))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_inout ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal states 0 24 (_enum1 init idle read_rxdr write_txdr (_to (i 0)(i 3)))))
		(_signal (_internal state states 0 25 (_architecture (_uni ((i 0))))))
		(_signal (_internal wbcyc ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal wbstb ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal wbwe ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wbaddr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal wbdat_i ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal wbdat_o ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal wback ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPICR2 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_architecture (_string \"01010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPISR ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPIRXDR ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_architecture (_string \"01011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPITXDR ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_architecture (_string \"01011001"\))))
		(_variable (_internal just_written ~extieee.std_logic_1164.STD_LOGIC 0 66 (_process 0 ((i 2)))))
		(_variable (_internal write_pending ~extieee.std_logic_1164.STD_LOGIC 0 67 (_process 0 ((i 2)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(9)(10)(11)(12)(13)(14)(3)(4))(_sensitivity(0))(_read(9)(15)(16)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 898           1410722406736 rtl
(_unit VHDL (reset 0 5 (rtl 0 13 ))
	(_version vb4)
	(_time 1410722406737 2014.09.14 21:20:06)
	(_source (\./../../reset.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56575055550001405259420d055053515550535152)
	(_entity
		(_time 1410722406733)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 1 -1
	)
)
I 000049 55 4819          1410722407213 behavior
(_unit VHDL (testbench 0 43 (behavior 0 46 ))
	(_version vb4)
	(_time 1410722407214 2014.09.14 21:20:07)
	(_source (\./../../conv_3x3_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 3a3b383f6e6c6d2d3b3b28606e3c6f3c393c323d3e)
	(_entity
		(_time 1410722407210)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{16~downto~0}~13 0 53 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 69 (_component conv_3x3 )
		(_port
			((clk)(clk))
			((rst)(rst))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
			((DV)(DV))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{16~downto~0}~134 0 61 (_architecture (_uni ))))
		(_signal (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 64 (_architecture (_uni ((ns 4617315517961601024))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 92 (_process 2 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 93 (_process 2 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 94 (_process 2 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 107 (_process 3 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 108 (_process 3 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 109 (_process 3 (_code 5))))
		(_process
			(clk_process(_architecture 0 0 79 (_process (_wait_for)(_target(0))(_read(5)))))
			(reset_process(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(read_from_file(_architecture 2 0 91 (_process (_target(2))(_sensitivity(0))(_monitor))))
			(write_to_file(_architecture 3 0 106 (_process (_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1953067639 1869881445 1818846752 8293 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1969317724 1634300787 1752588142 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 6553          1410722407477 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410722407478 2014.09.14 21:20:07)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 43424041451514544e1051191745164540454b4447)
	(_entity
		(_time 1410722407462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_inout ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_inout ))))
				(_port (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_entity (_inout ))))
				(_port (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((CE1)(CE1))
			((GSRn)(GSRn))
			((SDA)(SDA))
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((rx)(rx))
			((tx)(tx))
			((dv)(dv))
			((clock)(clock))
			((MISO)(MISO))
		)
		(_use (_implicit)
			(_port
				((CE1)(CE1))
				((GSRn)(GSRn))
				((SDA)(SDA))
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((rx)(rx))
				((tx)(tx))
				((dv)(dv))
				((clock)(clock))
				((MISO)(MISO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 63 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 64 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66 (_architecture (_uni )(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event)(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 118 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 119 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 120 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 135 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 136 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 137 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 117 (_process (_target(8))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 134 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 151 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_split (8)
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1969317724 1634300787 1886609262 1752588137 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 5368          1410722407701 behavior
(_unit VHDL (testbench 0 29 (behavior 0 32 ))
	(_version vb4)
	(_time 1410722407702 2014.09.14 21:20:07)
	(_source (\./../../spi2_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_code 1d1c111a4c4b4a0a114f0f47491b481b1e1b151a19)
	(_entity
		(_time 1410722407698)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
	)
	(_instantiation uut 0 98 (_component spi2 )
		(_port
			((clk)(clk))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(read_data))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni )(_param_in))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 63 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 64 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni )(_event)(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 1 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 1 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 1 (_code 4))))
		(_process
			(line__115(_architecture 0 0 115 (_process (_wait_for)(_target(9)))))
			(read_from_file(_architecture 1 0 124 (_process (_target(8))(_sensitivity(7))(_monitor))))
			(master_process(_architecture 2 0 142 (_process (_target(4)(6)(7))(_monitor)(_read(8)(9)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 70 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
	)
	(_split (8)
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1768977244 1936028764 1952531572 1768042081 110 )
		(543516756 1970037110 1718558821 661202720 544434464 )
	)
	(_model . behavior 5 -1
	)
)
I 000044 55 9211          1410722542503 rtl
(_unit VHDL (main 0 7 (rtl 0 28 ))
	(_version vb4)
	(_time 1410722542504 2014.09.14 21:22:22)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code aeaffcf9faf9f3b8aaaeeaf4fea8a7a8fba8faa8af)
	(_entity
		(_time 1410722406982)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 57 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 111 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 112 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 116 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"38.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"38.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 122 (_component reset )
		(_port
			((clk)(clk_sig))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 130 (_component spi2 )
		(_port
			((clk)(clk_sig))
			((write_data)(tx))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation con_3x3_0 0 144 (_component conv_3x3 )
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 79 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni )(_event))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{16~downto~0}~13 0 93 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(17)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(16))(_sensitivity(0)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(18))(_sensitivity(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(19))(_sensitivity(3)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(20)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(21)))))
			(line__151(_architecture 6 0 151 (_process (_simple)(_target(12)(14)(5)(6))(_sensitivity(15)(20))(_read(13)(21)(22(d_7_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 7 -1
	)
)
I 000049 55 6515          1410722560705 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410722560706 2014.09.14 21:22:40)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cb9e9b9e9c9d9cdcc698d9919fcd9ecdc8cdc3cccf)
	(_entity
		(_time 1410722560684)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_inout ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_inout ))))
				(_port (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_entity (_inout ))))
				(_port (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((CE1)(CE1))
			((GSRn)(GSRn))
			((SDA)(SDA))
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((rx)(rx))
			((tx)(tx))
			((dv)(dv))
			((clock)(clock))
			((MISO)(MISO))
		)
		(_use (_implicit)
			(_port
				((CE1)(CE1))
				((GSRn)(GSRn))
				((SDA)(SDA))
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((rx)(rx))
				((tx)(tx))
				((dv)(dv))
				((clock)(clock))
				((MISO)(MISO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 63 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 64 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 66 (_architecture (_uni )(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni )(_event)(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 118 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 119 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 120 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 135 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 136 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 137 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 117 (_process (_target(8))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 134 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 151 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1969317724 1634300787 1886609262 1752588137 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 6715          1410722758298 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410722758299 2014.09.14 21:25:58)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a2f6a7f5a5f4f5b5aff2b0f8f6a4f7a4a1a4aaa5a6)
	(_entity
		(_time 1410722560683)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 69 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 119 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 121 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 136 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 137 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 138 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 118 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 135 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 152 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1969317724 1634300787 1886609262 1752588137 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 6724          1410722785516 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410722785517 2014.09.14 21:26:25)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f8fdaea8f5aeafeff5a8eaa2acfeadfefbfef0fffc)
	(_entity
		(_time 1410722560683)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 69 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 119 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 121 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 136 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 137 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 138 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 118 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 135 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 152 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1752588080 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000051 55 3816          1410722789931 Behavioral
(_unit VHDL (std_fifo 0 5 (behavioral 0 25 ))
	(_version vb4)
	(_time 1410722789932 2014.09.14 21:26:29)
	(_source (\./../../std_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 37336033346067226660216d6f3131316130343033)
	(_entity
		(_time 1410722405051)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 8 \128\ (_entity ((i 128)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
		(_signal (_internal full_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal empty_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal usedw_t ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO_Memory 0 35 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_variable (_internal Memory FIFO_Memory 0 36 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_scalar (_to (i 0)(c 9)))))
		(_variable (_internal Head ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_scalar (_to (i 0)(c 10)))))
		(_variable (_internal Tail ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_process 0 )))
		(_variable (_internal Looped ~extSTD.STANDARD.BOOLEAN 0 41 (_process 0 )))
		(_process
			(fifo_proc(_architecture 0 0 34 (_process (_simple)(_target(9)(10)(5))(_sensitivity(0))(_read(1)(2)(3)(4)))))
			(line__101(_architecture 1 0 101 (_process (_target(11))(_sensitivity(0)(1)(9)(10)(11)(2)(4))(_dssslsensitivity 2))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((Full)(full_t)))(_simpleassign BUF)(_target(7))(_sensitivity(9)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_alias((Empty)(empty_t)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__118(_architecture 4 0 118 (_assignment (_simple)(_alias((USEDW)(usedw_t)))(_target(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 11 -1
	)
)
I 000049 55 4420          1410722789997 behavior
(_unit VHDL (testbench 0 26 (behavior 0 29 ))
	(_version vb4)
	(_time 1410722789998 2014.09.14 21:26:29)
	(_source (\./../../std_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 75712574752322627772672f2173207376737d7271)
	(_entity
		(_time 1410722789993)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 65 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 128)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((WriteEn)(WriteEn))
			((DataIn)(DataIn))
			((ReadEn)(ReadEn))
			((DataOut)(DataOut))
			((Empty)(Empty))
			((Full)(Full))
			((USEDW)(USEDW))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 128)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni )(_event))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal USEDW ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 60 (_architecture ((ns 4626322717216342016)))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal counter ~UNSIGNED{7~downto~0}~13 0 93 (_process 1 ((_others(i 2))))))
		(_process
			(CLK_process(_architecture 0 0 84 (_process (_wait_for)(_target(0)))))
			(master_process(_architecture 1 0 92 (_process (_wait_for)(_target(1)(2)(3)(4))(_sensitivity(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000044 55 1567          1410722790068 rtl
(_unit VHDL (rc_counter 0 4 (rtl 0 21 ))
	(_version vb4)
	(_time 1410722790069 2014.09.14 21:26:30)
	(_source (\./../../rc_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b0e2e0b3e0b6a2b4b3f2efe0b2e1b3b0b2b1b3b6)
	(_entity
		(_time 1410722405627)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 6 \128\ (_entity ((i 128)))))
		(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal col ~extSTD.STANDARD.INTEGER 0 14 (_entity (_out ))))
		(_port (_internal row ~extSTD.STANDARD.INTEGER 0 15 (_entity (_out ))))
		(_variable (_internal col_var ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
		(_variable (_internal row_var ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 9880          1410722790161 rtl
(_unit VHDL (window_3x3 0 5 (rtl 0 29 ))
	(_version vb4)
	(_time 1410722790162 2014.09.14 21:26:30)
	(_source (\./../../window_3x3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 21257325297620377124677a772477222226292222)
	(_entity
		(_time 1410722405845)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation fifo0 0 93 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn0))
			((DataIn)(a13))
			((ReadEn)(ReadEn0))
			((DataOut)(ofifo0))
			((Empty)(Empty0))
			((Full)(Full0))
			((USEDW)(usedw0))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_instantiation fifo1 0 110 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn1))
			((DataIn)(a23))
			((ReadEn)(ReadEn1))
			((DataOut)(ofifo1))
			((Empty)(Empty1))
			((Full)(Full1))
			((USEDW)(usedw1))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal a11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_architecture (_uni ))))
		(_signal (_internal a12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal a13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal a21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal a22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal a23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal a31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_signal (_internal a32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 57 (_architecture (_uni ))))
		(_signal (_internal a33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal WriteEn0 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal ReadEn0 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal Full0 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal ofifo0 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal usedw0 ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_uni ))))
		(_signal (_internal WriteEn1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal ReadEn1 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal Full1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ofifo1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_signal (_internal usedw1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture (_uni ))))
		(_signal (_internal dwrreqb ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal dddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal ddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal ddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal dddddDV ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal ddddDV ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal dddDV ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ddDV ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal dDV ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_process (_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(28)(36)(37)(38)(39)(40)(41)(42)(43))(_sensitivity(0)(1)(2)(13)(14)(15)(16)(17)(18)(19)(20)(21)(26)(32)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43))(_dssslsensitivity 2))))
			(req(_architecture 1 0 200 (_process (_target(23)(29)(34)(35))(_sensitivity(0)(27)(33))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 15 -1
	)
)
I 000044 55 16075         1410722790270 rtl
(_unit VHDL (conv_3x3 0 8 (rtl 0 18 ))
	(_version vb4)
	(_time 1410722790271 2014.09.14 21:26:30)
	(_source (\./../../conv_3x3.vhd\))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7f7a297e7f287e682c7339202d78777c7c797c7929)
	(_entity
		(_time 1410722406087)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(window_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 39 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 41 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 43 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 44 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 45 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 46 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 47 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(rc_counter
			(_object
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 78 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal col ~extSTD.STANDARD.INTEGER 0 85 (_entity (_out ))))
				(_port (_internal row ~extSTD.STANDARD.INTEGER 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation window_3x3_0 0 106 (_component window_3x3 )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((datain)(DataIn))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DV)(DVw))
		)
		(_use (_entity . window_3x3)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((datain)(datain))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DV)(DV))
			)
		)
	)
	(_instantiation rc_counter0 0 126 (_component rc_counter )
		(_generic
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(rst))
			((col)(col))
			((row)(row))
		)
		(_use (_entity . rc_counter)
			(_generic
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~12 0 13 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal m0 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m1 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 54 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m2 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m3 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 56 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m4 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 57 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m5 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m6 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m7 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m8 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a10 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a11 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1322 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a12 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1324 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a13 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1326 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a14 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1328 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a20 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a21 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1330 0 68 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a22 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1332 0 69 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal a30 ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~1334 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal a31 ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~1334 0 71 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal a40 ~SIGNED{{DATA_WIDTH*2}+4~downto~0}~13 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal d0 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal col ~extSTD.STANDARD.INTEGER 0 91 (_architecture (_uni ((i 0))))))
		(_signal (_internal row ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
		(_signal (_internal col_c ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
		(_signal (_internal row_c ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt1 ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt2 ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt3 ~extSTD.STANDARD.INTEGER 0 97 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt4 ~extSTD.STANDARD.INTEGER 0 98 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt5 ~extSTD.STANDARD.INTEGER 0 99 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt6 ~extSTD.STANDARD.INTEGER 0 100 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt7 ~extSTD.STANDARD.INTEGER 0 101 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt8 ~extSTD.STANDARD.INTEGER 0 102 (_architecture (_uni ((i 0))))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ((i 2))))))
		(_process
			(conv_process(_architecture 0 0 139 (_process (_target(3)(4)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48))(_sensitivity(0)(1)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34(d_20_4))(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external work.conv_3x3_pkg.num_cols (. conv_3x3_pkg num_cols)))
		(_variable (_external work.conv_3x3_pkg.num_rows (. conv_3x3_pkg num_rows)))
		(_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external work.conv_3x3_pkg.k0 (. conv_3x3_pkg k0)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~152 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~152)))
		(_variable (_external work.conv_3x3_pkg.k1 (. conv_3x3_pkg k1)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~154 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~154)))
		(_variable (_external work.conv_3x3_pkg.k2 (. conv_3x3_pkg k2)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~156 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~156)))
		(_variable (_external work.conv_3x3_pkg.k3 (. conv_3x3_pkg k3)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~158 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~158)))
		(_variable (_external work.conv_3x3_pkg.k4 (. conv_3x3_pkg k4)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1510 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1510)))
		(_variable (_external work.conv_3x3_pkg.k5 (. conv_3x3_pkg k5)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1512 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1512)))
		(_variable (_external work.conv_3x3_pkg.k6 (. conv_3x3_pkg k6)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1514 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1514)))
		(_variable (_external work.conv_3x3_pkg.k7 (. conv_3x3_pkg k7)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1516 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1516)))
		(_variable (_external work.conv_3x3_pkg.k8 (. conv_3x3_pkg k8)))
	)
	(_static
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
	)
	(_model . rtl 11 -1
	)
)
I 000050 55 33203         1410722790403 Structure
(_unit VHDL (efb_spi 0 14 (structure 0 31 ))
	(_version vb4)
	(_time 1410722790404 2014.09.14 21:26:30)
	(_source (\./../../efb_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code 0b0e580d5f5c5d1e095a18505a0d020d0e0d0d0d09)
	(_entity
		(_time 1410722406310)
		(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(bb
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(EFB
			(_object
				(_generic (_internal EFB_I2C1 ~STRING~13 0 58 (_entity -1 )))
				(_generic (_internal EFB_I2C2 ~STRING~131 0 58 (_entity -1 )))
				(_generic (_internal EFB_SPI ~STRING~132 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC ~STRING~133 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC_PORTMODE ~STRING~134 0 60 (_entity -1 )))
				(_generic (_internal EFB_UFM ~STRING~135 0 60 (_entity -1 )))
				(_generic (_internal EFB_WB_CLK_FREQ ~STRING~136 0 61 (_entity -1 )))
				(_generic (_internal DEV_DENSITY ~STRING~137 0 61 (_entity -1 )))
				(_generic (_internal UFM_INIT_PAGES ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 )))
				(_generic (_internal UFM_INIT_START_PAGE ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 )))
				(_generic (_internal UFM_INIT_ALL_ZEROS ~STRING~138 0 64 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_NAME ~STRING~139 0 65 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_FORMAT ~STRING~1310 0 66 (_entity -1 )))
				(_generic (_internal I2C1_ADDRESSING ~STRING~1311 0 67 (_entity -1 )))
				(_generic (_internal I2C2_ADDRESSING ~STRING~1312 0 67 (_entity -1 )))
				(_generic (_internal I2C1_SLAVE_ADDR ~STRING~1313 0 68 (_entity -1 )))
				(_generic (_internal I2C2_SLAVE_ADDR ~STRING~1314 0 68 (_entity -1 )))
				(_generic (_internal I2C1_BUS_PERF ~STRING~1315 0 69 (_entity -1 )))
				(_generic (_internal I2C2_BUS_PERF ~STRING~1316 0 69 (_entity -1 )))
				(_generic (_internal I2C1_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 )))
				(_generic (_internal I2C2_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 )))
				(_generic (_internal I2C1_GEN_CALL ~STRING~1317 0 71 (_entity -1 )))
				(_generic (_internal I2C2_GEN_CALL ~STRING~1318 0 72 (_entity -1 )))
				(_generic (_internal I2C1_WAKEUP ~STRING~1319 0 72 (_entity -1 )))
				(_generic (_internal I2C2_WAKEUP ~STRING~1320 0 73 (_entity -1 )))
				(_generic (_internal SPI_MODE ~STRING~1321 0 73 (_entity -1 )))
				(_generic (_internal SPI_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 )))
				(_generic (_internal SPI_LSB_FIRST ~STRING~1322 0 74 (_entity -1 )))
				(_generic (_internal SPI_CLK_INV ~STRING~1323 0 75 (_entity -1 )))
				(_generic (_internal SPI_PHASE_ADJ ~STRING~1324 0 75 (_entity -1 )))
				(_generic (_internal SPI_SLAVE_HANDSHAKE ~STRING~1325 0 76 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXRDY ~STRING~1326 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXRDY ~STRING~1327 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXOVR ~STRING~1328 0 78 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXOVR ~STRING~1329 0 78 (_entity -1 )))
				(_generic (_internal SPI_WAKEUP ~STRING~1330 0 79 (_entity -1 )))
				(_generic (_internal TC_MODE ~STRING~1331 0 79 (_entity -1 )))
				(_generic (_internal TC_SCLK_SEL ~STRING~1332 0 80 (_entity -1 )))
				(_generic (_internal TC_CCLK_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity -1 )))
				(_generic (_internal GSR ~STRING~1333 0 81 (_entity -1 )))
				(_generic (_internal TC_TOP_SET ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 )))
				(_generic (_internal TC_OCR_SET ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 )))
				(_generic (_internal TC_OC_MODE ~STRING~1334 0 82 (_entity -1 )))
				(_generic (_internal TC_RESETN ~STRING~1335 0 83 (_entity -1 )))
				(_generic (_internal TC_TOP_SEL ~STRING~1336 0 83 (_entity -1 )))
				(_generic (_internal TC_OV_INT ~STRING~1337 0 84 (_entity -1 )))
				(_generic (_internal TC_OCR_INT ~STRING~1338 0 84 (_entity -1 )))
				(_generic (_internal TC_ICR_INT ~STRING~1339 0 85 (_entity -1 )))
				(_generic (_internal TC_OVERFLOW ~STRING~1340 0 85 (_entity -1 )))
				(_generic (_internal TC_ICAPTURE ~STRING~1341 0 86 (_entity -1 )))
				(_port (_internal WBCLKI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBRSTI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBCYCI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBSTBI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBWEI ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI7 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI6 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI5 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI4 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI3 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI2 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI1 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI7 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI6 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI4 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI3 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI2 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL0ACKI ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL1DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1ACKI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SCLI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SDAI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SCLI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SDAI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPISCKI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPIMISOI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPIMOSII ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPISCSN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCCLKI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCRSTN ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal TCIC ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal UFMSN ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal WBDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal WBDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal WBACKO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal PLLCLKO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLLRSTO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLL0STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLL1STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLLWEO ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO4 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO3 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO2 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO1 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLADRO0 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal PLLDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal I2C1SCLO ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SDAO ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C1SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C2SCLO ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SDAO ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C2SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C1IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal I2C2IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal SPISCKO ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPISCKEN ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPIMISOO ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMISOEN ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMOSIO ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMOSIEN ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMCSN7 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN6 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN5 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN2 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN1 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPIMCSN0 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPICSNEN ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal SPIIRQO ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal TCINT ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal TCOC ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal WBCUFMIRQ ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGWAKE ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 148 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation BBspi_mosi 0 151 (_component bb )
		(_port
			((I)(spi_mosi_o))
			((T)(spi_mosi_oe))
			((O)(spi_mosi_i))
			((B)(spi_mosi))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_miso 0 155 (_component bb )
		(_port
			((I)(spi_miso_o))
			((T)(spi_miso_oe))
			((O)(spi_miso_i))
			((B)(spi_miso))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_clk 0 159 (_component bb )
		(_port
			((I)(spi_clk_o))
			((T)(spi_clk_oe))
			((O)(spi_clk_i))
			((B)(spi_clk))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 162 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_instantiation EFBInst_0 0 165 (_component EFB )
		(_generic
			((EFB_I2C1)(_string \"DISABLED"\))
			((EFB_I2C2)(_string \"DISABLED"\))
			((EFB_SPI)(_string \"ENABLED"\))
			((EFB_TC)(_string \"DISABLED"\))
			((EFB_TC_PORTMODE)(_string \"WB"\))
			((EFB_UFM)(_string \"DISABLED"\))
			((EFB_WB_CLK_FREQ)(_string \"50.0"\))
			((DEV_DENSITY)(_string \"7000L"\))
			((UFM_INIT_PAGES)((i 0)))
			((UFM_INIT_START_PAGE)((i 0)))
			((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
			((UFM_INIT_FILE_NAME)(_string \"NONE"\))
			((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
			((I2C1_ADDRESSING)(_string \"7BIT"\))
			((I2C2_ADDRESSING)(_string \"7BIT"\))
			((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
			((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
			((I2C1_BUS_PERF)(_string \"100kHz"\))
			((I2C2_BUS_PERF)(_string \"100kHz"\))
			((I2C1_CLK_DIVIDER)((i 1)))
			((I2C2_CLK_DIVIDER)((i 1)))
			((I2C1_GEN_CALL)(_string \"DISABLED"\))
			((I2C2_GEN_CALL)(_string \"DISABLED"\))
			((I2C1_WAKEUP)(_string \"DISABLED"\))
			((I2C2_WAKEUP)(_string \"DISABLED"\))
			((SPI_MODE)(_string \"SLAVE"\))
			((SPI_CLK_DIVIDER)((i 1)))
			((SPI_LSB_FIRST)(_string \"DISABLED"\))
			((SPI_CLK_INV)(_string \"DISABLED"\))
			((SPI_PHASE_ADJ)(_string \"DISABLED"\))
			((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
			((SPI_INTR_TXRDY)(_string \"DISABLED"\))
			((SPI_INTR_RXRDY)(_string \"DISABLED"\))
			((SPI_INTR_TXOVR)(_string \"DISABLED"\))
			((SPI_INTR_RXOVR)(_string \"DISABLED"\))
			((SPI_WAKEUP)(_string \"DISABLED"\))
			((TC_MODE)(_string \"CTCM"\))
			((TC_SCLK_SEL)(_string \"PCLOCK"\))
			((TC_CCLK_SEL)((i 1)))
			((GSR)(_string \"ENABLED"\))
			((TC_TOP_SET)((i 65535)))
			((TC_OCR_SET)((i 32767)))
			((TC_OC_MODE)(_string \"TOGGLE"\))
			((TC_RESETN)(_string \"ENABLED"\))
			((TC_TOP_SEL)(_string \"OFF"\))
			((TC_OV_INT)(_string \"OFF"\))
			((TC_OCR_INT)(_string \"OFF"\))
			((TC_ICR_INT)(_string \"OFF"\))
			((TC_OVERFLOW)(_string \"DISABLED"\))
			((TC_ICAPTURE)(_string \"DISABLED"\))
		)
		(_port
			((WBCLKI)(wb_clk_i))
			((WBRSTI)(wb_rst_i))
			((WBCYCI)(wb_cyc_i))
			((WBSTBI)(wb_stb_i))
			((WBWEI)(wb_we_i))
			((WBADRI7)(wb_adr_i(7)))
			((WBADRI6)(wb_adr_i(6)))
			((WBADRI5)(wb_adr_i(5)))
			((WBADRI4)(wb_adr_i(4)))
			((WBADRI3)(wb_adr_i(3)))
			((WBADRI2)(wb_adr_i(2)))
			((WBADRI1)(wb_adr_i(1)))
			((WBADRI0)(wb_adr_i(0)))
			((WBDATI7)(wb_dat_i(7)))
			((WBDATI6)(wb_dat_i(6)))
			((WBDATI5)(wb_dat_i(5)))
			((WBDATI4)(wb_dat_i(4)))
			((WBDATI3)(wb_dat_i(3)))
			((WBDATI2)(wb_dat_i(2)))
			((WBDATI1)(wb_dat_i(1)))
			((WBDATI0)(wb_dat_i(0)))
			((PLL0DATI7)(scuba_vlo))
			((PLL0DATI6)(scuba_vlo))
			((PLL0DATI5)(scuba_vlo))
			((PLL0DATI4)(scuba_vlo))
			((PLL0DATI3)(scuba_vlo))
			((PLL0DATI2)(scuba_vlo))
			((PLL0DATI1)(scuba_vlo))
			((PLL0DATI0)(scuba_vlo))
			((PLL0ACKI)(scuba_vlo))
			((PLL1DATI7)(scuba_vlo))
			((PLL1DATI6)(scuba_vlo))
			((PLL1DATI5)(scuba_vlo))
			((PLL1DATI4)(scuba_vlo))
			((PLL1DATI3)(scuba_vlo))
			((PLL1DATI2)(scuba_vlo))
			((PLL1DATI1)(scuba_vlo))
			((PLL1DATI0)(scuba_vlo))
			((PLL1ACKI)(scuba_vlo))
			((I2C1SCLI)(scuba_vlo))
			((I2C1SDAI)(scuba_vlo))
			((I2C2SCLI)(scuba_vlo))
			((I2C2SDAI)(scuba_vlo))
			((SPISCKI)(spi_clk_i))
			((SPIMISOI)(spi_miso_i))
			((SPIMOSII)(spi_mosi_i))
			((SPISCSN)(spi_scsn))
			((TCCLKI)(scuba_vlo))
			((TCRSTN)(scuba_vlo))
			((TCIC)(scuba_vlo))
			((UFMSN)(scuba_vhi))
			((WBDATO7)(wb_dat_o(7)))
			((WBDATO6)(wb_dat_o(6)))
			((WBDATO5)(wb_dat_o(5)))
			((WBDATO4)(wb_dat_o(4)))
			((WBDATO3)(wb_dat_o(3)))
			((WBDATO2)(wb_dat_o(2)))
			((WBDATO1)(wb_dat_o(1)))
			((WBDATO0)(wb_dat_o(0)))
			((WBACKO)(wb_ack_o))
			((PLLCLKO)(_open))
			((PLLRSTO)(_open))
			((PLL0STBO)(_open))
			((PLL1STBO)(_open))
			((PLLWEO)(_open))
			((PLLADRO4)(_open))
			((PLLADRO3)(_open))
			((PLLADRO2)(_open))
			((PLLADRO1)(_open))
			((PLLADRO0)(_open))
			((PLLDATO7)(_open))
			((PLLDATO6)(_open))
			((PLLDATO5)(_open))
			((PLLDATO4)(_open))
			((PLLDATO3)(_open))
			((PLLDATO2)(_open))
			((PLLDATO1)(_open))
			((PLLDATO0)(_open))
			((I2C1SCLO)(_open))
			((I2C1SCLOEN)(_open))
			((I2C1SDAO)(_open))
			((I2C1SDAOEN)(_open))
			((I2C2SCLO)(_open))
			((I2C2SCLOEN)(_open))
			((I2C2SDAO)(_open))
			((I2C2SDAOEN)(_open))
			((I2C1IRQO)(_open))
			((I2C2IRQO)(_open))
			((SPISCKO)(spi_clk_o))
			((SPISCKEN)(spi_clk_oe))
			((SPIMISOO)(spi_miso_o))
			((SPIMISOEN)(spi_miso_oe))
			((SPIMOSIO)(spi_mosi_o))
			((SPIMOSIEN)(spi_mosi_oe))
			((SPIMCSN7)(_open))
			((SPIMCSN6)(_open))
			((SPIMCSN5)(_open))
			((SPIMCSN4)(_open))
			((SPIMCSN3)(_open))
			((SPIMCSN2)(_open))
			((SPIMCSN1)(_open))
			((SPIMCSN0)(_open))
			((SPICSNEN)(_open))
			((SPIIRQO)(_open))
			((TCINT)(_open))
			((TCOC)(_open))
			((WBCUFMIRQ)(_open))
			((CFGWAKE)(_open))
			((CFGSTDBY)(_open))
		)
		(_use (_entity machxo2 EFB)
			(_generic
				((EFB_I2C1)(_string \"DISABLED"\))
				((EFB_I2C2)(_string \"DISABLED"\))
				((EFB_SPI)(_string \"ENABLED"\))
				((EFB_TC)(_string \"DISABLED"\))
				((EFB_TC_PORTMODE)(_string \"WB"\))
				((EFB_UFM)(_string \"DISABLED"\))
				((EFB_WB_CLK_FREQ)(_string \"50.0"\))
				((DEV_DENSITY)(_string \"7000L"\))
				((UFM_INIT_PAGES)((i 0)))
				((UFM_INIT_START_PAGE)((i 0)))
				((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
				((UFM_INIT_FILE_NAME)(_string \"NONE"\))
				((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
				((I2C1_ADDRESSING)(_string \"7BIT"\))
				((I2C2_ADDRESSING)(_string \"7BIT"\))
				((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
				((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
				((I2C1_BUS_PERF)(_string \"100kHz"\))
				((I2C2_BUS_PERF)(_string \"100kHz"\))
				((I2C1_CLK_DIVIDER)((i 1)))
				((I2C2_CLK_DIVIDER)((i 1)))
				((I2C1_GEN_CALL)(_string \"DISABLED"\))
				((I2C2_GEN_CALL)(_string \"DISABLED"\))
				((I2C1_WAKEUP)(_string \"DISABLED"\))
				((I2C2_WAKEUP)(_string \"DISABLED"\))
				((SPI_MODE)(_string \"SLAVE"\))
				((SPI_CLK_DIVIDER)((i 1)))
				((SPI_LSB_FIRST)(_string \"DISABLED"\))
				((SPI_CLK_INV)(_string \"DISABLED"\))
				((SPI_PHASE_ADJ)(_string \"DISABLED"\))
				((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
				((SPI_INTR_TXRDY)(_string \"DISABLED"\))
				((SPI_INTR_RXRDY)(_string \"DISABLED"\))
				((SPI_INTR_TXOVR)(_string \"DISABLED"\))
				((SPI_INTR_RXOVR)(_string \"DISABLED"\))
				((SPI_WAKEUP)(_string \"DISABLED"\))
				((TC_MODE)(_string \"CTCM"\))
				((TC_SCLK_SEL)(_string \"PCLOCK"\))
				((TC_CCLK_SEL)((i 1)))
				((GSR)(_string \"ENABLED"\))
				((TC_TOP_SET)((i 65535)))
				((TC_OCR_SET)((i 32767)))
				((TC_OC_MODE)(_string \"TOGGLE"\))
				((TC_RESETN)(_string \"ENABLED"\))
				((TC_TOP_SEL)(_string \"OFF"\))
				((TC_OV_INT)(_string \"OFF"\))
				((TC_OCR_INT)(_string \"OFF"\))
				((TC_ICR_INT)(_string \"OFF"\))
				((TC_OVERFLOW)(_string \"DISABLED"\))
				((TC_ICAPTURE)(_string \"DISABLED"\))
			)
			(_port
				((WBCLKI)(WBCLKI))
				((WBRSTI)(WBRSTI))
				((WBCYCI)(WBCYCI))
				((WBSTBI)(WBSTBI))
				((WBWEI)(WBWEI))
				((WBADRI7)(WBADRI7))
				((WBADRI6)(WBADRI6))
				((WBADRI5)(WBADRI5))
				((WBADRI4)(WBADRI4))
				((WBADRI3)(WBADRI3))
				((WBADRI2)(WBADRI2))
				((WBADRI1)(WBADRI1))
				((WBADRI0)(WBADRI0))
				((WBDATI7)(WBDATI7))
				((WBDATI6)(WBDATI6))
				((WBDATI5)(WBDATI5))
				((WBDATI4)(WBDATI4))
				((WBDATI3)(WBDATI3))
				((WBDATI2)(WBDATI2))
				((WBDATI1)(WBDATI1))
				((WBDATI0)(WBDATI0))
				((PLL0DATI7)(PLL0DATI7))
				((PLL0DATI6)(PLL0DATI6))
				((PLL0DATI5)(PLL0DATI5))
				((PLL0DATI4)(PLL0DATI4))
				((PLL0DATI3)(PLL0DATI3))
				((PLL0DATI2)(PLL0DATI2))
				((PLL0DATI1)(PLL0DATI1))
				((PLL0DATI0)(PLL0DATI0))
				((PLL0ACKI)(PLL0ACKI))
				((PLL1DATI7)(PLL1DATI7))
				((PLL1DATI6)(PLL1DATI6))
				((PLL1DATI5)(PLL1DATI5))
				((PLL1DATI4)(PLL1DATI4))
				((PLL1DATI3)(PLL1DATI3))
				((PLL1DATI2)(PLL1DATI2))
				((PLL1DATI1)(PLL1DATI1))
				((PLL1DATI0)(PLL1DATI0))
				((PLL1ACKI)(PLL1ACKI))
				((I2C1SCLI)(I2C1SCLI))
				((I2C1SDAI)(I2C1SDAI))
				((I2C2SCLI)(I2C2SCLI))
				((I2C2SDAI)(I2C2SDAI))
				((SPISCKI)(SPISCKI))
				((SPIMISOI)(SPIMISOI))
				((SPIMOSII)(SPIMOSII))
				((SPISCSN)(SPISCSN))
				((TCCLKI)(TCCLKI))
				((TCRSTN)(TCRSTN))
				((TCIC)(TCIC))
				((UFMSN)(UFMSN))
				((WBDATO7)(WBDATO7))
				((WBDATO6)(WBDATO6))
				((WBDATO5)(WBDATO5))
				((WBDATO4)(WBDATO4))
				((WBDATO3)(WBDATO3))
				((WBDATO2)(WBDATO2))
				((WBDATO1)(WBDATO1))
				((WBDATO0)(WBDATO0))
				((WBACKO)(WBACKO))
				((PLLCLKO)(_open))
				((PLLRSTO)(_open))
				((PLL0STBO)(_open))
				((PLL1STBO)(_open))
				((PLLWEO)(_open))
				((PLLADRO4)(_open))
				((PLLADRO3)(_open))
				((PLLADRO2)(_open))
				((PLLADRO1)(_open))
				((PLLADRO0)(_open))
				((PLLDATO7)(_open))
				((PLLDATO6)(_open))
				((PLLDATO5)(_open))
				((PLLDATO4)(_open))
				((PLLDATO3)(_open))
				((PLLDATO2)(_open))
				((PLLDATO1)(_open))
				((PLLDATO0)(_open))
				((WBCUFMIRQ)(_open))
				((I2C1SCLO)(_open))
				((I2C1SCLOEN)(_open))
				((I2C1SDAO)(_open))
				((I2C1SDAOEN)(_open))
				((I2C2SCLO)(_open))
				((I2C2SCLOEN)(_open))
				((I2C2SDAO)(_open))
				((I2C2SDAOEN)(_open))
				((I2C1IRQO)(_open))
				((I2C2IRQO)(_open))
				((SPISCKO)(SPISCKO))
				((SPISCKEN)(SPISCKEN))
				((SPIMISOO)(SPIMISOO))
				((SPIMISOEN)(SPIMISOEN))
				((SPIMOSIO)(SPIMOSIO))
				((SPIMOSIEN)(SPIMOSIEN))
				((SPIMCSN0)(_open))
				((SPIMCSN1)(_open))
				((SPIMCSN2)(_open))
				((SPIMCSN3)(_open))
				((SPIMCSN4)(_open))
				((SPIMCSN5)(_open))
				((SPIMCSN6)(_open))
				((SPIMCSN7)(_open))
				((SPICSNEN)(_open))
				((SPIIRQO)(_open))
				((TCINT)(_open))
				((TCOC)(_open))
				((CFGWAKE)(_open))
				((CFGSTDBY)(_open))
			)
		)
	)
	(_object
		(_port (_internal wb_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal wb_rst_i ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal wb_cyc_i ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal wb_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal wb_we_i ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_adr_i ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_i ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_o ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_entity (_out ))))
		(_port (_internal wb_ack_o ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_inout ))))
		(_port (_internal spi_scsn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_oe ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal spi_miso_oe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal spi_miso_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal spi_clk_oe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal spi_clk_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_i ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal spi_miso_i ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal spi_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~137 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~138 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~139 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1310 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1311 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1312 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1314 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1315 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1316 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1317 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1318 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1319 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1320 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1321 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1322 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1323 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1324 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1325 0 76 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1326 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1327 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1328 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1329 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1330 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1331 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1332 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1333 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1334 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1335 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1336 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1337 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1338 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1339 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1340 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1341 0 86 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
)
I 000044 55 4413          1410722790438 rtl
(_unit VHDL (spi2 0 5 (rtl 0 22 ))
	(_version vb4)
	(_time 1410722790439 2014.09.14 21:26:30)
	(_source (\./../../spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2a2e7f2f7b7d7739202d39717b2c2329282d292d2a)
	(_entity
		(_time 1410722406530)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_instantiation efb0 0 48 (_entity . efb_spi)
		(_port
			((wb_clk_i)(clk))
			((wb_rst_i)((i 2)))
			((wb_cyc_i)(wbcyc))
			((wb_stb_i)(wbstb))
			((wb_we_i)(wbwe))
			((wb_adr_i)(wbaddr))
			((wb_dat_i)(wbdat_i))
			((wb_dat_o)(wbdat_o))
			((wb_ack_o)(wback))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_scsn)(spi_cs))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_inout ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal states 0 24 (_enum1 init idle read_rxdr write_txdr (_to (i 0)(i 3)))))
		(_signal (_internal state states 0 25 (_architecture (_uni ((i 0))))))
		(_signal (_internal wbcyc ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal wbstb ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal wbwe ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wbaddr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal wbdat_i ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal wbdat_o ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal wback ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPICR2 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_architecture (_string \"01010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPISR ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPIRXDR ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_architecture (_string \"01011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPITXDR ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_architecture (_string \"01011001"\))))
		(_variable (_internal just_written ~extieee.std_logic_1164.STD_LOGIC 0 66 (_process 0 ((i 2)))))
		(_variable (_internal write_pending ~extieee.std_logic_1164.STD_LOGIC 0 67 (_process 0 ((i 2)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(3)(4)(9)(10)(11)(12)(13)(14))(_sensitivity(0))(_read(1)(2)(9)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 878           1410722790525 rtl
(_unit VHDL (reset 0 5 (rtl 0 13 ))
	(_version vb4)
	(_time 1410722790526 2014.09.14 21:26:30)
	(_source (\./../../reset.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888cdc8685dedf9e8c879cd3db8e8d8f8b8e8d8f8c)
	(_entity
		(_time 1410722406732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 1 -1
	)
)
I 000044 55 9211          1410722790614 rtl
(_unit VHDL (main 0 7 (rtl 0 28 ))
	(_version vb4)
	(_time 1410722790615 2014.09.14 21:26:30)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code d6d3d484d1818bc0d2d6928c86d0dfd083d082d0d7)
	(_entity
		(_time 1410722406982)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 57 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 111 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 112 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 116 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"38.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"38.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 122 (_component reset )
		(_port
			((clk)(clk_sig))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 130 (_component spi2 )
		(_port
			((clk)(clk_sig))
			((write_data)(tx))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation con_3x3_0 0 144 (_component conv_3x3 )
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 79 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni )(_event))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{16~downto~0}~13 0 93 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(17)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(16))(_sensitivity(0)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(18))(_sensitivity(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(19))(_sensitivity(3)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(20)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(21)))))
			(line__151(_architecture 6 0 151 (_process (_simple)(_target(5)(6)(12)(14))(_sensitivity(15)(20))(_read(13)(21)(22(d_7_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 7 -1
	)
)
I 000049 55 4799          1410722790667 behavior
(_unit VHDL (testbench 0 43 (behavior 0 46 ))
	(_version vb4)
	(_time 1410722790668 2014.09.14 21:26:30)
	(_source (\./../../conv_3x3_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 14171013154243031515064e4012411217121c1310)
	(_entity
		(_time 1410722790662)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{16~downto~0}~13 0 53 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 69 (_component conv_3x3 )
		(_port
			((clk)(clk))
			((rst)(rst))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
			((DV)(DV))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{16~downto~0}~134 0 61 (_architecture (_uni ))))
		(_signal (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 64 (_architecture (_uni ((ns 4617315517961601024))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 92 (_process 2 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 93 (_process 2 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 94 (_process 2 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 107 (_process 3 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 108 (_process 3 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 109 (_process 3 (_code 5))))
		(_process
			(clk_process(_architecture 0 0 79 (_process (_wait_for)(_target(0))(_read(5)))))
			(reset_process(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(read_from_file(_architecture 2 0 91 (_process (_target(2))(_sensitivity(0))(_monitor))))
			(write_to_file(_architecture 3 0 106 (_process (_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1953067639 1869881445 1818846752 8293 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1969317724 1634300787 1752588142 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 6724          1410722790842 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410722790843 2014.09.14 21:26:30)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c0c3c495c59697d7cd90d29a94c695c6c3c6c8c7c4)
	(_entity
		(_time 1410722790829)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 69 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 119 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 121 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 136 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 137 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 138 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 118 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 135 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 152 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1752588080 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 5330          1410722790909 behavior
(_unit VHDL (testbench 0 29 (behavior 0 32 ))
	(_version vb4)
	(_time 1410722790910 2014.09.14 21:26:30)
	(_source (\./../../spi2_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code fefdfaaeaea8a9e9f2aceca4aaf8abf8fdf8f6f9fa)
	(_entity
		(_time 1410722790905)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
	)
	(_instantiation uut 0 98 (_component spi2 )
		(_port
			((clk)(clk))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(read_data))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni )(_param_in))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 63 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 64 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni )(_event)(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 1 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 1 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 1 (_code 4))))
		(_process
			(line__115(_architecture 0 0 115 (_process (_wait_for)(_target(9)))))
			(read_from_file(_architecture 1 0 124 (_process (_target(8))(_sensitivity(7))(_monitor))))
			(master_process(_architecture 2 0 142 (_process (_target(4)(6)(7))(_monitor)(_read(8)(9)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 70 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1768977244 1936028764 1952531572 1768042081 110 )
		(543516756 1970037110 1718558821 661202720 544434464 )
	)
	(_model . behavior 5 -1
	)
)
I 000049 55 6724          1410722812419 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410722812420 2014.09.14 21:26:52)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 07090601055150100a57155d5301520104010f0003)
	(_entity
		(_time 1410722812404)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 69 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 119 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 121 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 136 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 137 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 138 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 118 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 135 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 152 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1752588080 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000044 55 9213          1410722930005 rtl
(_unit VHDL (main 0 7 (rtl 0 28 ))
	(_version vb4)
	(_time 1410722930006 2014.09.14 21:28:50)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code 6060346061373d766460243a306669663566346661)
	(_entity
		(_time 1410722406982)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 57 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 111 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 112 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 116 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 122 (_component reset )
		(_port
			((clk)(clk_sig))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 130 (_component spi2 )
		(_port
			((clk)(clk_sig))
			((write_data)(tx))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation con_3x3_0 0 144 (_component conv_3x3 )
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 79 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni )(_event))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{16~downto~0}~13 0 93 (_architecture (_uni ))))
		(_process
			(line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(17)))))
			(line__104(_architecture 1 0 104 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(16))(_sensitivity(0)))))
			(line__105(_architecture 2 0 105 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(18))(_sensitivity(1)))))
			(line__106(_architecture 3 0 106 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(19))(_sensitivity(3)))))
			(line__107(_architecture 4 0 107 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(20)))))
			(line__108(_architecture 5 0 108 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(21)))))
			(line__151(_architecture 6 0 151 (_process (_simple)(_target(12)(14)(5)(6))(_sensitivity(15)(20))(_read(13)(21)(22(d_7_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 7 -1
	)
)
I 000044 55 9312          1410723216737 rtl
(_unit VHDL (main 0 7 (rtl 0 28 ))
	(_version vb4)
	(_time 1410723216738 2014.09.14 21:33:36)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code 6a3f3e6a3a3d377c6e392e303a6c636c3f6c3e6c6b)
	(_entity
		(_time 1410722406982)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 57 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 119 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 120 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 124 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 130 (_component reset )
		(_port
			((clk)(clk_sig))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 138 (_component spi2 )
		(_port
			((clk)(clk_sig))
			((write_data)(tx))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation con_3x3_0 0 152 (_component conv_3x3 )
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 79 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni )(_event))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{16~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 90 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_process
			(line__111(_architecture 0 0 111 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(21)))))
			(line__112(_architecture 1 0 112 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__113(_architecture 2 0 113 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(22))(_sensitivity(1)))))
			(line__114(_architecture 3 0 114 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(23))(_sensitivity(3)))))
			(line__115(_architecture 4 0 115 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__116(_architecture 5 0 116 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(16)))))
			(line__159(_architecture 6 0 159 (_process (_simple)(_target(12)(18)(5)(6))(_sensitivity(14)(15))(_read(13)(16)(17(d_7_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 7 -1
	)
)
V 000051 55 3816          1410723223018 Behavioral
(_unit VHDL (std_fifo 0 5 (behavioral 0 25 ))
	(_version vb4)
	(_time 1410723223019 2014.09.14 21:33:43)
	(_source (\./../../std_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f9aaf2a8f4aea9eca8aeefa3a1ffffffaffefafefd)
	(_entity
		(_time 1410722405051)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 8 \128\ (_entity ((i 128)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 19 (_entity (_out ))))
		(_signal (_internal full_t ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal empty_t ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal usedw_t ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO_Memory 0 35 (_array ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_variable (_internal Memory FIFO_Memory 0 36 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_scalar (_to (i 0)(c 9)))))
		(_variable (_internal Head ~NATURAL~range~0~to~FIFO_DEPTH-1~13 0 38 (_process 0 )))
		(_type (_internal ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_scalar (_to (i 0)(c 10)))))
		(_variable (_internal Tail ~NATURAL~range~0~to~FIFO_DEPTH-1~131 0 39 (_process 0 )))
		(_variable (_internal Looped ~extSTD.STANDARD.BOOLEAN 0 41 (_process 0 )))
		(_process
			(fifo_proc(_architecture 0 0 34 (_process (_simple)(_target(9)(10)(5))(_sensitivity(0))(_read(1)(2)(3)(4)))))
			(line__101(_architecture 1 0 101 (_process (_target(11))(_sensitivity(0)(1)(9)(10)(11)(2)(4))(_dssslsensitivity 2))))
			(line__116(_architecture 2 0 116 (_assignment (_simple)(_alias((Full)(full_t)))(_simpleassign BUF)(_target(7))(_sensitivity(9)))))
			(line__117(_architecture 3 0 117 (_assignment (_simple)(_alias((Empty)(empty_t)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__118(_architecture 4 0 118 (_assignment (_simple)(_alias((USEDW)(usedw_t)))(_target(8))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 11 -1
	)
)
I 000049 55 4420          1410723223076 behavior
(_unit VHDL (testbench 0 26 (behavior 0 29 ))
	(_version vb4)
	(_time 1410723223077 2014.09.14 21:33:43)
	(_source (\./../../std_fifo_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 287b252c257e7f3f2a2f3a727c2e7d2e2b2e202f2c)
	(_entity
		(_time 1410723223073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 65 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 128)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((WriteEn)(WriteEn))
			((DataIn)(DataIn))
			((ReadEn)(ReadEn))
			((DataOut)(DataOut))
			((Empty)(Empty))
			((Full)(Full))
			((USEDW)(USEDW))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 128)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni )(_event))))
		(_signal (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal USEDW ~extSTD.STANDARD.INTEGER 0 57 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 60 (_architecture ((ns 4626322717216342016)))))
		(_type (_internal ~UNSIGNED{7~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal counter ~UNSIGNED{7~downto~0}~13 0 93 (_process 1 ((_others(i 2))))))
		(_process
			(CLK_process(_architecture 0 0 84 (_process (_wait_for)(_target(0)))))
			(master_process(_architecture 1 0 92 (_process (_wait_for)(_target(1)(2)(3)(4))(_sensitivity(0))(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
V 000044 55 1567          1410723223132 rtl
(_unit VHDL (rc_counter 0 4 (rtl 0 21 ))
	(_version vb4)
	(_time 1410723223133 2014.09.14 21:33:43)
	(_source (\./../../rc_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66356d66633264706661203d326033616260636164)
	(_entity
		(_time 1410722405627)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 6 \128\ (_entity ((i 128)))))
		(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal col ~extSTD.STANDARD.INTEGER 0 14 (_entity (_out ))))
		(_port (_internal row ~extSTD.STANDARD.INTEGER 0 15 (_entity (_out ))))
		(_variable (_internal col_var ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
		(_variable (_internal row_var ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 9880          1410723223181 rtl
(_unit VHDL (window_3x3 0 5 (rtl 0 29 ))
	(_version vb4)
	(_time 1410723223182 2014.09.14 21:33:43)
	(_source (\./../../window_3x3.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 95c69b9a99c29483c590d3cec390c39696929d9696)
	(_entity
		(_time 1410722405845)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(STD_FIFO
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_generic (_internal FIFO_DEPTH ~extSTD.STANDARD.POSITIVE 0 34 (_entity -1 ((i 128)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal WriteEn ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal ReadEn ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 42 (_entity (_out ))))
				(_port (_internal Empty ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal Full ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal USEDW ~extSTD.STANDARD.INTEGER 0 45 (_entity (_out ))))
			)
		)
	)
	(_instantiation fifo0 0 93 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn0))
			((DataIn)(a13))
			((ReadEn)(ReadEn0))
			((DataOut)(ofifo0))
			((Empty)(Empty0))
			((Full)(Full0))
			((USEDW)(usedw0))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_instantiation fifo1 0 110 (_component STD_FIFO )
		(_generic
			((DATA_WIDTH)((i 8)))
			((FIFO_DEPTH)((i 640)))
		)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((WriteEn)(WriteEn1))
			((DataIn)(a23))
			((ReadEn)(ReadEn1))
			((DataOut)(ofifo1))
			((Empty)(Empty1))
			((Full)(Full1))
			((USEDW)(usedw1))
		)
		(_use (_entity . STD_FIFO)
			(_generic
				((DATA_WIDTH)((i 8)))
				((FIFO_DEPTH)((i 640)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((WriteEn)(WriteEn))
				((DataIn)(DataIn))
				((ReadEn)(ReadEn))
				((DataOut)(DataOut))
				((Empty)(Empty))
				((Full)(Full))
				((USEDW)(USEDW))
			)
		)
	)
	(_object
		(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~128 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1214 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1216 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1218 0 21 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_signal (_internal a11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 50 (_architecture (_uni ))))
		(_signal (_internal a12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal a13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 52 (_architecture (_uni ))))
		(_signal (_internal a21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 53 (_architecture (_uni ))))
		(_signal (_internal a22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 54 (_architecture (_uni ))))
		(_signal (_internal a23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 55 (_architecture (_uni ))))
		(_signal (_internal a31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 56 (_architecture (_uni ))))
		(_signal (_internal a32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 57 (_architecture (_uni ))))
		(_signal (_internal a33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal WriteEn0 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ((i 3))))))
		(_signal (_internal ReadEn0 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal Full0 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal ofifo0 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 66 (_architecture (_uni ))))
		(_signal (_internal usedw0 ~extSTD.STANDARD.INTEGER 0 67 (_architecture (_uni ))))
		(_signal (_internal WriteEn1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ((i 2))))))
		(_signal (_internal ReadEn1 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ((i 2))))))
		(_signal (_internal Empty1 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal Full1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ofifo1 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 74 (_architecture (_uni ))))
		(_signal (_internal usedw1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture (_uni ))))
		(_signal (_internal dwrreqb ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ((i 2))))))
		(_signal (_internal dddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ((i 2))))))
		(_signal (_internal ddddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal ddddddDV ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal dddddDV ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal ddddDV ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal dddDV ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal ddDV ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal dDV ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_process
			(line__127(_architecture 0 0 127 (_process (_target(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(28)(36)(37)(38)(39)(40)(41)(42)(43))(_sensitivity(0)(1)(2)(13)(14)(15)(16)(17)(18)(19)(20)(21)(26)(32)(34)(35)(36)(37)(38)(39)(40)(41)(42)(43))(_dssslsensitivity 2))))
			(req(_architecture 1 0 200 (_process (_target(23)(29)(34)(35))(_sensitivity(0)(27)(33))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 15 -1
	)
)
V 000044 55 16075         1410723223250 rtl
(_unit VHDL (conv_3x3 0 8 (rtl 0 18 ))
	(_version vb4)
	(_time 1410723223251 2014.09.14 21:33:43)
	(_source (\./../../conv_3x3.vhd\))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d381d9818684d2c480df958c81d4dbd0d0d5d0d585)
	(_entity
		(_time 1410722406087)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(window_3x3
			(_object
				(_generic (_internal DATA_WIDTH ~extSTD.STANDARD.POSITIVE 0 33 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal datain ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~132 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~134 0 39 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~136 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~138 0 41 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1310 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1312 0 43 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1314 0 44 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1316 0 45 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1318 0 46 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~1320 0 47 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(rc_counter
			(_object
				(_generic (_internal num_cols ~extSTD.STANDARD.INTEGER 0 78 (_entity -1 ((i 128)))))
				(_generic (_internal num_rows ~extSTD.STANDARD.INTEGER 0 79 (_entity -1 ((i 128)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal col ~extSTD.STANDARD.INTEGER 0 85 (_entity (_out ))))
				(_port (_internal row ~extSTD.STANDARD.INTEGER 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation window_3x3_0 0 106 (_component window_3x3 )
		(_generic
			((DATA_WIDTH)((i 8)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((datain)(DataIn))
			((w11)(w11))
			((w12)(w12))
			((w13)(w13))
			((w21)(w21))
			((w22)(w22))
			((w23)(w23))
			((w31)(w31))
			((w32)(w32))
			((w33)(w33))
			((DV)(DVw))
		)
		(_use (_entity . window_3x3)
			(_generic
				((DATA_WIDTH)((i 8)))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((datain)(datain))
				((w11)(w11))
				((w12)(w12))
				((w13)(w13))
				((w21)(w21))
				((w22)(w22))
				((w23)(w23))
				((w31)(w31))
				((w32)(w32))
				((w33)(w33))
				((DV)(DV))
			)
		)
	)
	(_instantiation rc_counter0 0 126 (_component rc_counter )
		(_generic
			((num_cols)((i 640)))
			((num_rows)((i 360)))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(rst))
			((col)(col))
			((row)(row))
		)
		(_use (_entity . rc_counter)
			(_generic
				((num_cols)((i 640)))
				((num_rows)((i 360)))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~12 0 13 (_entity (_out ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal w11 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal w12 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal w13 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal w21 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal w22 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal w23 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal w31 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal w32 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal w33 ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DVw ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal m0 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 53 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m1 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 54 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m2 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m3 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 56 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m4 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 57 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m5 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 58 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m6 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 59 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m7 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal m8 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a10 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a11 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1322 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a12 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1324 0 64 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a13 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1326 0 65 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a14 ~SIGNED{{DATA_WIDTH*2}+1~downto~0}~1328 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a20 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~13 0 67 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a21 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1330 0 68 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal a22 ~SIGNED{{DATA_WIDTH*2}+2~downto~0}~1332 0 69 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal a30 ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~1334 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal a31 ~SIGNED{{DATA_WIDTH*2}+3~downto~0}~1334 0 71 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~SIGNED{{DATA_WIDTH*2}+4~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 20)(i 0))))))
		(_signal (_internal a40 ~SIGNED{{DATA_WIDTH*2}+4~downto~0}~13 0 72 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal d0 ~SIGNED{DATA_WIDTH*2~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal col ~extSTD.STANDARD.INTEGER 0 91 (_architecture (_uni ((i 0))))))
		(_signal (_internal row ~extSTD.STANDARD.INTEGER 0 92 (_architecture (_uni ((i 0))))))
		(_signal (_internal col_c ~extSTD.STANDARD.INTEGER 0 93 (_architecture (_uni ((i 0))))))
		(_signal (_internal row_c ~extSTD.STANDARD.INTEGER 0 94 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt1 ~extSTD.STANDARD.INTEGER 0 95 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt2 ~extSTD.STANDARD.INTEGER 0 96 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt3 ~extSTD.STANDARD.INTEGER 0 97 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt4 ~extSTD.STANDARD.INTEGER 0 98 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt5 ~extSTD.STANDARD.INTEGER 0 99 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt6 ~extSTD.STANDARD.INTEGER 0 100 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt7 ~extSTD.STANDARD.INTEGER 0 101 (_architecture (_uni ((i 0))))))
		(_signal (_internal rt8 ~extSTD.STANDARD.INTEGER 0 102 (_architecture (_uni ((i 0))))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ((i 2))))))
		(_process
			(conv_process(_architecture 0 0 139 (_process (_target(3)(4)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48))(_sensitivity(0)(1)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34(d_20_4))(35)(36)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)(47)(48))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_variable (_external work.conv_3x3_pkg.num_cols (. conv_3x3_pkg num_cols)))
		(_variable (_external work.conv_3x3_pkg.num_rows (. conv_3x3_pkg num_rows)))
		(_type (_external ~extieee.std_logic_arith.SIGNED (ieee std_logic_arith SIGNED)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~15 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_variable (_external work.conv_3x3_pkg.k0 (. conv_3x3_pkg k0)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~152 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~152)))
		(_variable (_external work.conv_3x3_pkg.k1 (. conv_3x3_pkg k1)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~154 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~154)))
		(_variable (_external work.conv_3x3_pkg.k2 (. conv_3x3_pkg k2)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~156 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~156)))
		(_variable (_external work.conv_3x3_pkg.k3 (. conv_3x3_pkg k3)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~158 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~158)))
		(_variable (_external work.conv_3x3_pkg.k4 (. conv_3x3_pkg k4)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1510 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1510)))
		(_variable (_external work.conv_3x3_pkg.k5 (. conv_3x3_pkg k5)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1512 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1512)))
		(_variable (_external work.conv_3x3_pkg.k6 (. conv_3x3_pkg k6)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1514 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1514)))
		(_variable (_external work.conv_3x3_pkg.k7 (. conv_3x3_pkg k7)))
		(_type (_external ~extwork.conv_3x3_pkg.~STD_LOGIC_VECTOR{7~downto~0}~1516 (. conv_3x3_pkg ~STD_LOGIC_VECTOR{7~downto~0}~1516)))
		(_variable (_external work.conv_3x3_pkg.k8 (. conv_3x3_pkg k8)))
	)
	(_static
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 514 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 131586 )
		(33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 2 )
	)
	(_model . rtl 11 -1
	)
)
V 000050 55 33203         1410723223336 Structure
(_unit VHDL (efb_spi 0 14 (structure 0 31 ))
	(_version vb4)
	(_time 1410723223337 2014.09.14 21:33:43)
	(_source (\./../../efb_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code 31636534366667243360226a603738373437373733)
	(_entity
		(_time 1410722406310)
		(_use (std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(vhi
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(bb
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal T ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_inout ))))
			)
		)
		(vlo
			(_object
				(_port (_internal Z ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(EFB
			(_object
				(_generic (_internal EFB_I2C1 ~STRING~13 0 58 (_entity -1 )))
				(_generic (_internal EFB_I2C2 ~STRING~131 0 58 (_entity -1 )))
				(_generic (_internal EFB_SPI ~STRING~132 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC ~STRING~133 0 59 (_entity -1 )))
				(_generic (_internal EFB_TC_PORTMODE ~STRING~134 0 60 (_entity -1 )))
				(_generic (_internal EFB_UFM ~STRING~135 0 60 (_entity -1 )))
				(_generic (_internal EFB_WB_CLK_FREQ ~STRING~136 0 61 (_entity -1 )))
				(_generic (_internal DEV_DENSITY ~STRING~137 0 61 (_entity -1 )))
				(_generic (_internal UFM_INIT_PAGES ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 )))
				(_generic (_internal UFM_INIT_START_PAGE ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 )))
				(_generic (_internal UFM_INIT_ALL_ZEROS ~STRING~138 0 64 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_NAME ~STRING~139 0 65 (_entity -1 )))
				(_generic (_internal UFM_INIT_FILE_FORMAT ~STRING~1310 0 66 (_entity -1 )))
				(_generic (_internal I2C1_ADDRESSING ~STRING~1311 0 67 (_entity -1 )))
				(_generic (_internal I2C2_ADDRESSING ~STRING~1312 0 67 (_entity -1 )))
				(_generic (_internal I2C1_SLAVE_ADDR ~STRING~1313 0 68 (_entity -1 )))
				(_generic (_internal I2C2_SLAVE_ADDR ~STRING~1314 0 68 (_entity -1 )))
				(_generic (_internal I2C1_BUS_PERF ~STRING~1315 0 69 (_entity -1 )))
				(_generic (_internal I2C2_BUS_PERF ~STRING~1316 0 69 (_entity -1 )))
				(_generic (_internal I2C1_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 )))
				(_generic (_internal I2C2_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 )))
				(_generic (_internal I2C1_GEN_CALL ~STRING~1317 0 71 (_entity -1 )))
				(_generic (_internal I2C2_GEN_CALL ~STRING~1318 0 72 (_entity -1 )))
				(_generic (_internal I2C1_WAKEUP ~STRING~1319 0 72 (_entity -1 )))
				(_generic (_internal I2C2_WAKEUP ~STRING~1320 0 73 (_entity -1 )))
				(_generic (_internal SPI_MODE ~STRING~1321 0 73 (_entity -1 )))
				(_generic (_internal SPI_CLK_DIVIDER ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 )))
				(_generic (_internal SPI_LSB_FIRST ~STRING~1322 0 74 (_entity -1 )))
				(_generic (_internal SPI_CLK_INV ~STRING~1323 0 75 (_entity -1 )))
				(_generic (_internal SPI_PHASE_ADJ ~STRING~1324 0 75 (_entity -1 )))
				(_generic (_internal SPI_SLAVE_HANDSHAKE ~STRING~1325 0 76 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXRDY ~STRING~1326 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXRDY ~STRING~1327 0 77 (_entity -1 )))
				(_generic (_internal SPI_INTR_TXOVR ~STRING~1328 0 78 (_entity -1 )))
				(_generic (_internal SPI_INTR_RXOVR ~STRING~1329 0 78 (_entity -1 )))
				(_generic (_internal SPI_WAKEUP ~STRING~1330 0 79 (_entity -1 )))
				(_generic (_internal TC_MODE ~STRING~1331 0 79 (_entity -1 )))
				(_generic (_internal TC_SCLK_SEL ~STRING~1332 0 80 (_entity -1 )))
				(_generic (_internal TC_CCLK_SEL ~extSTD.STANDARD.INTEGER 0 80 (_entity -1 )))
				(_generic (_internal GSR ~STRING~1333 0 81 (_entity -1 )))
				(_generic (_internal TC_TOP_SET ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 )))
				(_generic (_internal TC_OCR_SET ~extSTD.STANDARD.INTEGER 0 82 (_entity -1 )))
				(_generic (_internal TC_OC_MODE ~STRING~1334 0 82 (_entity -1 )))
				(_generic (_internal TC_RESETN ~STRING~1335 0 83 (_entity -1 )))
				(_generic (_internal TC_TOP_SEL ~STRING~1336 0 83 (_entity -1 )))
				(_generic (_internal TC_OV_INT ~STRING~1337 0 84 (_entity -1 )))
				(_generic (_internal TC_OCR_INT ~STRING~1338 0 84 (_entity -1 )))
				(_generic (_internal TC_ICR_INT ~STRING~1339 0 85 (_entity -1 )))
				(_generic (_internal TC_OVERFLOW ~STRING~1340 0 85 (_entity -1 )))
				(_generic (_internal TC_ICAPTURE ~STRING~1341 0 86 (_entity -1 )))
				(_port (_internal WBCLKI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBRSTI ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ))))
				(_port (_internal WBCYCI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBSTBI ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ))))
				(_port (_internal WBWEI ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI7 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ))))
				(_port (_internal WBADRI6 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI5 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal WBADRI4 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI3 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ))))
				(_port (_internal WBADRI2 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI1 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ))))
				(_port (_internal WBADRI0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI7 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal WBDATI6 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal WBDATI4 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI3 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal WBDATI2 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI1 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ))))
				(_port (_internal WBDATI0 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal PLL0DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal PLL0DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal PLL0DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal PLL0DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL0ACKI ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal PLL1DATI7 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI6 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_port (_internal PLL1DATI5 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI4 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ))))
				(_port (_internal PLL1DATI3 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_port (_internal PLL1DATI1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1DATI0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ))))
				(_port (_internal PLL1ACKI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SCLI ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_port (_internal I2C1SDAI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SCLI ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ))))
				(_port (_internal I2C2SDAI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPISCKI ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal SPIMISOI ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPIMOSII ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal SPISCSN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCCLKI ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal TCRSTN ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal TCIC ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal UFMSN ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ))))
				(_port (_internal WBDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal WBDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal WBDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_out ))))
				(_port (_internal WBDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
				(_port (_internal WBDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal WBACKO ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
				(_port (_internal PLLCLKO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLLRSTO ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_out ))))
				(_port (_internal PLL0STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLL1STBO ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal PLLWEO ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO4 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal PLLADRO3 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO2 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal PLLADRO1 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLADRO0 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal PLLDATO7 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO6 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal PLLDATO5 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO4 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal PLLDATO3 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO2 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal PLLDATO1 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal PLLDATO0 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal I2C1SCLO ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal I2C1SDAO ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C1SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal I2C2SCLO ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SCLOEN ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal I2C2SDAO ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C2SDAOEN ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal I2C1IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal I2C2IRQO ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal SPISCKO ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPISCKEN ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal SPIMISOO ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMISOEN ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal SPIMOSIO ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMOSIEN ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal SPIMCSN7 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN6 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal SPIMCSN5 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN4 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal SPIMCSN3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN2 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal SPIMCSN1 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPIMCSN0 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal SPICSNEN ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal SPIIRQO ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal TCINT ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal TCOC ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
				(_port (_internal WBCUFMIRQ ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGWAKE ~extieee.std_logic_1164.STD_LOGIC 0 140 (_entity (_out ))))
				(_port (_internal CFGSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 141 (_entity (_out ))))
			)
		)
	)
	(_instantiation scuba_vhi_inst 0 148 (_component vhi )
		(_port
			((Z)(scuba_vhi))
		)
		(_use (_entity machxo2 vhi)
		)
	)
	(_instantiation BBspi_mosi 0 151 (_component bb )
		(_port
			((I)(spi_mosi_o))
			((T)(spi_mosi_oe))
			((O)(spi_mosi_i))
			((B)(spi_mosi))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_miso 0 155 (_component bb )
		(_port
			((I)(spi_miso_o))
			((T)(spi_miso_oe))
			((O)(spi_miso_i))
			((B)(spi_miso))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation BBspi_clk 0 159 (_component bb )
		(_port
			((I)(spi_clk_o))
			((T)(spi_clk_oe))
			((O)(spi_clk_i))
			((B)(spi_clk))
		)
		(_use (_entity machxo2 bb)
			(_port
				((b)(B))
				((i)(I))
				((t)(T))
				((o)(O))
			)
		)
	)
	(_instantiation scuba_vlo_inst 0 162 (_component vlo )
		(_port
			((Z)(scuba_vlo))
		)
		(_use (_entity machxo2 vlo)
		)
	)
	(_instantiation EFBInst_0 0 165 (_component EFB )
		(_generic
			((EFB_I2C1)(_string \"DISABLED"\))
			((EFB_I2C2)(_string \"DISABLED"\))
			((EFB_SPI)(_string \"ENABLED"\))
			((EFB_TC)(_string \"DISABLED"\))
			((EFB_TC_PORTMODE)(_string \"WB"\))
			((EFB_UFM)(_string \"DISABLED"\))
			((EFB_WB_CLK_FREQ)(_string \"50.0"\))
			((DEV_DENSITY)(_string \"7000L"\))
			((UFM_INIT_PAGES)((i 0)))
			((UFM_INIT_START_PAGE)((i 0)))
			((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
			((UFM_INIT_FILE_NAME)(_string \"NONE"\))
			((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
			((I2C1_ADDRESSING)(_string \"7BIT"\))
			((I2C2_ADDRESSING)(_string \"7BIT"\))
			((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
			((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
			((I2C1_BUS_PERF)(_string \"100kHz"\))
			((I2C2_BUS_PERF)(_string \"100kHz"\))
			((I2C1_CLK_DIVIDER)((i 1)))
			((I2C2_CLK_DIVIDER)((i 1)))
			((I2C1_GEN_CALL)(_string \"DISABLED"\))
			((I2C2_GEN_CALL)(_string \"DISABLED"\))
			((I2C1_WAKEUP)(_string \"DISABLED"\))
			((I2C2_WAKEUP)(_string \"DISABLED"\))
			((SPI_MODE)(_string \"SLAVE"\))
			((SPI_CLK_DIVIDER)((i 1)))
			((SPI_LSB_FIRST)(_string \"DISABLED"\))
			((SPI_CLK_INV)(_string \"DISABLED"\))
			((SPI_PHASE_ADJ)(_string \"DISABLED"\))
			((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
			((SPI_INTR_TXRDY)(_string \"DISABLED"\))
			((SPI_INTR_RXRDY)(_string \"DISABLED"\))
			((SPI_INTR_TXOVR)(_string \"DISABLED"\))
			((SPI_INTR_RXOVR)(_string \"DISABLED"\))
			((SPI_WAKEUP)(_string \"DISABLED"\))
			((TC_MODE)(_string \"CTCM"\))
			((TC_SCLK_SEL)(_string \"PCLOCK"\))
			((TC_CCLK_SEL)((i 1)))
			((GSR)(_string \"ENABLED"\))
			((TC_TOP_SET)((i 65535)))
			((TC_OCR_SET)((i 32767)))
			((TC_OC_MODE)(_string \"TOGGLE"\))
			((TC_RESETN)(_string \"ENABLED"\))
			((TC_TOP_SEL)(_string \"OFF"\))
			((TC_OV_INT)(_string \"OFF"\))
			((TC_OCR_INT)(_string \"OFF"\))
			((TC_ICR_INT)(_string \"OFF"\))
			((TC_OVERFLOW)(_string \"DISABLED"\))
			((TC_ICAPTURE)(_string \"DISABLED"\))
		)
		(_port
			((WBCLKI)(wb_clk_i))
			((WBRSTI)(wb_rst_i))
			((WBCYCI)(wb_cyc_i))
			((WBSTBI)(wb_stb_i))
			((WBWEI)(wb_we_i))
			((WBADRI7)(wb_adr_i(7)))
			((WBADRI6)(wb_adr_i(6)))
			((WBADRI5)(wb_adr_i(5)))
			((WBADRI4)(wb_adr_i(4)))
			((WBADRI3)(wb_adr_i(3)))
			((WBADRI2)(wb_adr_i(2)))
			((WBADRI1)(wb_adr_i(1)))
			((WBADRI0)(wb_adr_i(0)))
			((WBDATI7)(wb_dat_i(7)))
			((WBDATI6)(wb_dat_i(6)))
			((WBDATI5)(wb_dat_i(5)))
			((WBDATI4)(wb_dat_i(4)))
			((WBDATI3)(wb_dat_i(3)))
			((WBDATI2)(wb_dat_i(2)))
			((WBDATI1)(wb_dat_i(1)))
			((WBDATI0)(wb_dat_i(0)))
			((PLL0DATI7)(scuba_vlo))
			((PLL0DATI6)(scuba_vlo))
			((PLL0DATI5)(scuba_vlo))
			((PLL0DATI4)(scuba_vlo))
			((PLL0DATI3)(scuba_vlo))
			((PLL0DATI2)(scuba_vlo))
			((PLL0DATI1)(scuba_vlo))
			((PLL0DATI0)(scuba_vlo))
			((PLL0ACKI)(scuba_vlo))
			((PLL1DATI7)(scuba_vlo))
			((PLL1DATI6)(scuba_vlo))
			((PLL1DATI5)(scuba_vlo))
			((PLL1DATI4)(scuba_vlo))
			((PLL1DATI3)(scuba_vlo))
			((PLL1DATI2)(scuba_vlo))
			((PLL1DATI1)(scuba_vlo))
			((PLL1DATI0)(scuba_vlo))
			((PLL1ACKI)(scuba_vlo))
			((I2C1SCLI)(scuba_vlo))
			((I2C1SDAI)(scuba_vlo))
			((I2C2SCLI)(scuba_vlo))
			((I2C2SDAI)(scuba_vlo))
			((SPISCKI)(spi_clk_i))
			((SPIMISOI)(spi_miso_i))
			((SPIMOSII)(spi_mosi_i))
			((SPISCSN)(spi_scsn))
			((TCCLKI)(scuba_vlo))
			((TCRSTN)(scuba_vlo))
			((TCIC)(scuba_vlo))
			((UFMSN)(scuba_vhi))
			((WBDATO7)(wb_dat_o(7)))
			((WBDATO6)(wb_dat_o(6)))
			((WBDATO5)(wb_dat_o(5)))
			((WBDATO4)(wb_dat_o(4)))
			((WBDATO3)(wb_dat_o(3)))
			((WBDATO2)(wb_dat_o(2)))
			((WBDATO1)(wb_dat_o(1)))
			((WBDATO0)(wb_dat_o(0)))
			((WBACKO)(wb_ack_o))
			((PLLCLKO)(_open))
			((PLLRSTO)(_open))
			((PLL0STBO)(_open))
			((PLL1STBO)(_open))
			((PLLWEO)(_open))
			((PLLADRO4)(_open))
			((PLLADRO3)(_open))
			((PLLADRO2)(_open))
			((PLLADRO1)(_open))
			((PLLADRO0)(_open))
			((PLLDATO7)(_open))
			((PLLDATO6)(_open))
			((PLLDATO5)(_open))
			((PLLDATO4)(_open))
			((PLLDATO3)(_open))
			((PLLDATO2)(_open))
			((PLLDATO1)(_open))
			((PLLDATO0)(_open))
			((I2C1SCLO)(_open))
			((I2C1SCLOEN)(_open))
			((I2C1SDAO)(_open))
			((I2C1SDAOEN)(_open))
			((I2C2SCLO)(_open))
			((I2C2SCLOEN)(_open))
			((I2C2SDAO)(_open))
			((I2C2SDAOEN)(_open))
			((I2C1IRQO)(_open))
			((I2C2IRQO)(_open))
			((SPISCKO)(spi_clk_o))
			((SPISCKEN)(spi_clk_oe))
			((SPIMISOO)(spi_miso_o))
			((SPIMISOEN)(spi_miso_oe))
			((SPIMOSIO)(spi_mosi_o))
			((SPIMOSIEN)(spi_mosi_oe))
			((SPIMCSN7)(_open))
			((SPIMCSN6)(_open))
			((SPIMCSN5)(_open))
			((SPIMCSN4)(_open))
			((SPIMCSN3)(_open))
			((SPIMCSN2)(_open))
			((SPIMCSN1)(_open))
			((SPIMCSN0)(_open))
			((SPICSNEN)(_open))
			((SPIIRQO)(_open))
			((TCINT)(_open))
			((TCOC)(_open))
			((WBCUFMIRQ)(_open))
			((CFGWAKE)(_open))
			((CFGSTDBY)(_open))
		)
		(_use (_entity machxo2 EFB)
			(_generic
				((EFB_I2C1)(_string \"DISABLED"\))
				((EFB_I2C2)(_string \"DISABLED"\))
				((EFB_SPI)(_string \"ENABLED"\))
				((EFB_TC)(_string \"DISABLED"\))
				((EFB_TC_PORTMODE)(_string \"WB"\))
				((EFB_UFM)(_string \"DISABLED"\))
				((EFB_WB_CLK_FREQ)(_string \"50.0"\))
				((DEV_DENSITY)(_string \"7000L"\))
				((UFM_INIT_PAGES)((i 0)))
				((UFM_INIT_START_PAGE)((i 0)))
				((UFM_INIT_ALL_ZEROS)(_string \"ENABLED"\))
				((UFM_INIT_FILE_NAME)(_string \"NONE"\))
				((UFM_INIT_FILE_FORMAT)(_string \"HEX"\))
				((I2C1_ADDRESSING)(_string \"7BIT"\))
				((I2C2_ADDRESSING)(_string \"7BIT"\))
				((I2C1_SLAVE_ADDR)(_string \"0b1000001"\))
				((I2C2_SLAVE_ADDR)(_string \"0b1000010"\))
				((I2C1_BUS_PERF)(_string \"100kHz"\))
				((I2C2_BUS_PERF)(_string \"100kHz"\))
				((I2C1_CLK_DIVIDER)((i 1)))
				((I2C2_CLK_DIVIDER)((i 1)))
				((I2C1_GEN_CALL)(_string \"DISABLED"\))
				((I2C2_GEN_CALL)(_string \"DISABLED"\))
				((I2C1_WAKEUP)(_string \"DISABLED"\))
				((I2C2_WAKEUP)(_string \"DISABLED"\))
				((SPI_MODE)(_string \"SLAVE"\))
				((SPI_CLK_DIVIDER)((i 1)))
				((SPI_LSB_FIRST)(_string \"DISABLED"\))
				((SPI_CLK_INV)(_string \"DISABLED"\))
				((SPI_PHASE_ADJ)(_string \"DISABLED"\))
				((SPI_SLAVE_HANDSHAKE)(_string \"DISABLED"\))
				((SPI_INTR_TXRDY)(_string \"DISABLED"\))
				((SPI_INTR_RXRDY)(_string \"DISABLED"\))
				((SPI_INTR_TXOVR)(_string \"DISABLED"\))
				((SPI_INTR_RXOVR)(_string \"DISABLED"\))
				((SPI_WAKEUP)(_string \"DISABLED"\))
				((TC_MODE)(_string \"CTCM"\))
				((TC_SCLK_SEL)(_string \"PCLOCK"\))
				((TC_CCLK_SEL)((i 1)))
				((GSR)(_string \"ENABLED"\))
				((TC_TOP_SET)((i 65535)))
				((TC_OCR_SET)((i 32767)))
				((TC_OC_MODE)(_string \"TOGGLE"\))
				((TC_RESETN)(_string \"ENABLED"\))
				((TC_TOP_SEL)(_string \"OFF"\))
				((TC_OV_INT)(_string \"OFF"\))
				((TC_OCR_INT)(_string \"OFF"\))
				((TC_ICR_INT)(_string \"OFF"\))
				((TC_OVERFLOW)(_string \"DISABLED"\))
				((TC_ICAPTURE)(_string \"DISABLED"\))
			)
			(_port
				((WBCLKI)(WBCLKI))
				((WBRSTI)(WBRSTI))
				((WBCYCI)(WBCYCI))
				((WBSTBI)(WBSTBI))
				((WBWEI)(WBWEI))
				((WBADRI7)(WBADRI7))
				((WBADRI6)(WBADRI6))
				((WBADRI5)(WBADRI5))
				((WBADRI4)(WBADRI4))
				((WBADRI3)(WBADRI3))
				((WBADRI2)(WBADRI2))
				((WBADRI1)(WBADRI1))
				((WBADRI0)(WBADRI0))
				((WBDATI7)(WBDATI7))
				((WBDATI6)(WBDATI6))
				((WBDATI5)(WBDATI5))
				((WBDATI4)(WBDATI4))
				((WBDATI3)(WBDATI3))
				((WBDATI2)(WBDATI2))
				((WBDATI1)(WBDATI1))
				((WBDATI0)(WBDATI0))
				((PLL0DATI7)(PLL0DATI7))
				((PLL0DATI6)(PLL0DATI6))
				((PLL0DATI5)(PLL0DATI5))
				((PLL0DATI4)(PLL0DATI4))
				((PLL0DATI3)(PLL0DATI3))
				((PLL0DATI2)(PLL0DATI2))
				((PLL0DATI1)(PLL0DATI1))
				((PLL0DATI0)(PLL0DATI0))
				((PLL0ACKI)(PLL0ACKI))
				((PLL1DATI7)(PLL1DATI7))
				((PLL1DATI6)(PLL1DATI6))
				((PLL1DATI5)(PLL1DATI5))
				((PLL1DATI4)(PLL1DATI4))
				((PLL1DATI3)(PLL1DATI3))
				((PLL1DATI2)(PLL1DATI2))
				((PLL1DATI1)(PLL1DATI1))
				((PLL1DATI0)(PLL1DATI0))
				((PLL1ACKI)(PLL1ACKI))
				((I2C1SCLI)(I2C1SCLI))
				((I2C1SDAI)(I2C1SDAI))
				((I2C2SCLI)(I2C2SCLI))
				((I2C2SDAI)(I2C2SDAI))
				((SPISCKI)(SPISCKI))
				((SPIMISOI)(SPIMISOI))
				((SPIMOSII)(SPIMOSII))
				((SPISCSN)(SPISCSN))
				((TCCLKI)(TCCLKI))
				((TCRSTN)(TCRSTN))
				((TCIC)(TCIC))
				((UFMSN)(UFMSN))
				((WBDATO7)(WBDATO7))
				((WBDATO6)(WBDATO6))
				((WBDATO5)(WBDATO5))
				((WBDATO4)(WBDATO4))
				((WBDATO3)(WBDATO3))
				((WBDATO2)(WBDATO2))
				((WBDATO1)(WBDATO1))
				((WBDATO0)(WBDATO0))
				((WBACKO)(WBACKO))
				((PLLCLKO)(_open))
				((PLLRSTO)(_open))
				((PLL0STBO)(_open))
				((PLL1STBO)(_open))
				((PLLWEO)(_open))
				((PLLADRO4)(_open))
				((PLLADRO3)(_open))
				((PLLADRO2)(_open))
				((PLLADRO1)(_open))
				((PLLADRO0)(_open))
				((PLLDATO7)(_open))
				((PLLDATO6)(_open))
				((PLLDATO5)(_open))
				((PLLDATO4)(_open))
				((PLLDATO3)(_open))
				((PLLDATO2)(_open))
				((PLLDATO1)(_open))
				((PLLDATO0)(_open))
				((WBCUFMIRQ)(_open))
				((I2C1SCLO)(_open))
				((I2C1SCLOEN)(_open))
				((I2C1SDAO)(_open))
				((I2C1SDAOEN)(_open))
				((I2C2SCLO)(_open))
				((I2C2SCLOEN)(_open))
				((I2C2SDAO)(_open))
				((I2C2SDAOEN)(_open))
				((I2C1IRQO)(_open))
				((I2C2IRQO)(_open))
				((SPISCKO)(SPISCKO))
				((SPISCKEN)(SPISCKEN))
				((SPIMISOO)(SPIMISOO))
				((SPIMISOEN)(SPIMISOEN))
				((SPIMOSIO)(SPIMOSIO))
				((SPIMOSIEN)(SPIMOSIEN))
				((SPIMCSN0)(_open))
				((SPIMCSN1)(_open))
				((SPIMCSN2)(_open))
				((SPIMCSN3)(_open))
				((SPIMCSN4)(_open))
				((SPIMCSN5)(_open))
				((SPIMCSN6)(_open))
				((SPIMCSN7)(_open))
				((SPICSNEN)(_open))
				((SPIIRQO)(_open))
				((TCINT)(_open))
				((TCOC)(_open))
				((CFGWAKE)(_open))
				((CFGSTDBY)(_open))
			)
		)
	)
	(_object
		(_port (_internal wb_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal wb_rst_i ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal wb_cyc_i ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal wb_stb_i ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal wb_we_i ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_adr_i ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_i ~STD_LOGIC_VECTOR{7~downto~0}~122 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal wb_dat_o ~STD_LOGIC_VECTOR{7~downto~0}~124 0 23 (_entity (_out ))))
		(_port (_internal wb_ack_o ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_inout ))))
		(_port (_internal spi_scsn ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
		(_signal (_internal scuba_vhi ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_oe ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal spi_miso_oe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal spi_miso_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal spi_clk_oe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal spi_clk_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal spi_mosi_i ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal spi_miso_i ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal spi_clk_i ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal scuba_vlo ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ))))
		(_type (_internal ~STRING~13 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 59 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~137 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~138 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~139 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1310 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1311 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1312 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1313 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1314 0 68 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1315 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1316 0 69 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1317 0 71 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1318 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1319 0 72 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1320 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1321 0 73 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1322 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1323 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1324 0 75 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1325 0 76 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1326 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1327 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1328 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1329 0 78 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1330 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1331 0 79 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1332 0 80 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1333 0 81 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1334 0 82 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1335 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1336 0 83 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1337 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1338 0 84 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1339 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1340 0 85 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~1341 0 86 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
)
V 000044 55 4413          1410723223356 rtl
(_unit VHDL (spi2 0 5 (rtl 0 22 ))
	(_version vb4)
	(_time 1410723223357 2014.09.14 21:33:43)
	(_source (\./../../spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4112134240161c524b46521a104748424346424641)
	(_entity
		(_time 1410722406530)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_instantiation efb0 0 48 (_entity . efb_spi)
		(_port
			((wb_clk_i)(clk))
			((wb_rst_i)((i 2)))
			((wb_cyc_i)(wbcyc))
			((wb_stb_i)(wbstb))
			((wb_we_i)(wbwe))
			((wb_adr_i)(wbaddr))
			((wb_dat_i)(wbdat_i))
			((wb_dat_o)(wbdat_o))
			((wb_ack_o)(wback))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_scsn)(spi_cs))
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_inout ))))
		(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_inout ))))
		(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_inout ))))
		(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_type (_internal states 0 24 (_enum1 init idle read_rxdr write_txdr (_to (i 0)(i 3)))))
		(_signal (_internal state states 0 25 (_architecture (_uni ((i 0))))))
		(_signal (_internal wbcyc ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal wbstb ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal wbwe ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal wbaddr ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal wbdat_i ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_signal (_internal wbdat_o ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal wback ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPICR2 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_architecture (_string \"01010110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPISR ~STD_LOGIC_VECTOR{7~downto~0}~134 0 40 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPIRXDR ~STD_LOGIC_VECTOR{7~downto~0}~136 0 41 (_architecture (_string \"01011011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal SPITXDR ~STD_LOGIC_VECTOR{7~downto~0}~138 0 42 (_architecture (_string \"01011001"\))))
		(_variable (_internal just_written ~extieee.std_logic_1164.STD_LOGIC 0 66 (_process 0 ((i 2)))))
		(_variable (_internal write_pending ~extieee.std_logic_1164.STD_LOGIC 0 67 (_process 0 ((i 2)))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(3)(4)(9)(10)(11)(12)(13)(14))(_sensitivity(0))(_read(1)(2)(9)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 878           1410723223412 rtl
(_unit VHDL (reset 0 5 (rtl 0 13 ))
	(_version vb4)
	(_time 1410723223413 2014.09.14 21:33:43)
	(_source (\./../../reset.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f2c2c7e2c2928697b706b242c797a787c797a787b)
	(_entity
		(_time 1410722406732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . rtl 1 -1
	)
)
V 000044 55 9312          1410723223476 rtl
(_unit VHDL (main 0 7 (rtl 0 28 ))
	(_version vb4)
	(_time 1410723223477 2014.09.14 21:33:43)
	(_source (\./../../main.vhd\(\C:/lscc/diamond/3.1_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\)))
	(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	(_code bdefb8e9e8eae0abb9eef9e7edbbb4bbe8bbe9bbbc)
	(_entity
		(_time 1410722406982)
		(_use (.(conv_3x3_pkg))(std(standard))(ieee(std_logic_1164))(machxo2(components)))
	)
	(_component
		(.machxo2.components.ib
			(_object
				(_port (_internal i ~extieee.std_logic_1164.STD_LOGIC 1 1620 (_entity (_in ((i 1))))))
				(_port (_internal o ~extieee.std_logic_1164.STD_LOGIC 1 1621 (_entity (_out ))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_internal gsr ~extieee.std_logic_1164.STD_LOGIC 1 930 (_entity (_in ((i 1))))))
			)
		)
		(osch
			(_object
				(_generic (_internal NOM_FREQ ~STRING~13 0 57 (_entity -1 (_string \"38.00"\))))
				(_port (_internal STDBY ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal OSC ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal SEDSTDBY ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
			)
		)
		(reset
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal sda ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
			)
		)
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation IBgsr 0 119 (_component .machxo2.components.ib )
		(_port
			((i)(GSRn))
			((o)(GSRnX))
		)
		(_use (_entity machxo2 ib)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_instantiation GSR_GSR 0 120 (_component .machxo2.components.gsr )
		(_port
			((gsr)(GSRnX))
		)
		(_use (_entity machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_instantiation OSC0 0 124 (_component osch )
		(_generic
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)((i 2)))
			((OSC)(clk_sig))
			((SEDSTDBY)(_open))
		)
		(_use (_entity machxo2 osch)
			(_generic
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((stdby)(STDBY))
				((osc)(OSC))
				((sedstdby)(SEDSTDBY))
			)
		)
	)
	(_instantiation reset0 0 130 (_component reset )
		(_port
			((clk)(clk_sig))
			((sda)(SDA))
			((rst)(rst))
		)
		(_use (_entity . reset)
		)
	)
	(_instantiation spi0 0 138 (_component spi2 )
		(_port
			((clk)(clk_sig))
			((write_data)(tx))
			((write_req)(write_req))
			((read_data)(rx))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_instantiation con_3x3_0 0 152 (_component conv_3x3 )
		(_port
			((clk)(new_data))
			((rst)(rst))
			((DataIn)(rx))
			((DataOut)(write_data))
			((DV)(dv_sig))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~122 0 17 (_entity (_out ))))
		(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_inout ))))
		(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STRING~13 0 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_WIDTH*2~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal GSRnX ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal tx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 78 (_architecture (_uni ))))
		(_signal (_internal rx ~STD_LOGIC_VECTOR{7~downto~0}~134 0 79 (_architecture (_uni ))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal clk_sig ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni )(_event))))
		(_signal (_internal dv_sig ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{16~downto~0}~13 0 88 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 90 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_process
			(line__111(_architecture 0 0 111 (_assignment (_simple)(_alias((MISO)(spi_miso)))(_simpleassign BUF)(_target(2))(_sensitivity(21)))))
			(line__112(_architecture 1 0 112 (_assignment (_simple)(_alias((spi_clk)(SCLK)))(_simpleassign BUF)(_target(20))(_sensitivity(0)))))
			(line__113(_architecture 2 0 113 (_assignment (_simple)(_alias((spi_mosi)(MOSI)))(_simpleassign BUF)(_target(22))(_sensitivity(1)))))
			(line__114(_architecture 3 0 114 (_assignment (_simple)(_alias((spi_cs)(CE1)))(_simpleassign BUF)(_target(23))(_sensitivity(3)))))
			(line__115(_architecture 4 0 115 (_assignment (_simple)(_alias((clock)(clk_sig)))(_simpleassign BUF)(_target(9))(_sensitivity(15)))))
			(line__116(_architecture 5 0 116 (_assignment (_simple)(_alias((DV)(dv_sig)))(_simpleassign BUF)(_target(8))(_sensitivity(16)))))
			(line__159(_architecture 6 0 159 (_process (_simple)(_target(5)(6)(12)(18))(_sensitivity(14)(15))(_read(13)(16)(17(d_7_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_variable (_external work.conv_3x3_pkg.DATA_WIDTH (. conv_3x3_pkg DATA_WIDTH)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rtl 7 -1
	)
)
I 000049 55 4799          1410723223524 behavior
(_unit VHDL (testbench 0 43 (behavior 0 46 ))
	(_version vb4)
	(_time 1410723223525 2014.09.14 21:33:43)
	(_source (\./../../conv_3x3_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ecbfb9bfbababbfbededfeb6b8eab9eaefeae4ebe8)
	(_entity
		(_time 1410723223521)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(conv_3x3
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{16~downto~0}~13 0 53 (_entity (_out ))))
				(_port (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 69 (_component conv_3x3 )
		(_port
			((clk)(clk))
			((rst)(rst))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
			((DV)(DV))
		)
		(_use (_entity . conv_3x3)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni )(_event))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{16~downto~0}~134 0 61 (_architecture (_uni ))))
		(_signal (_internal DV ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal clk_period ~extSTD.STANDARD.TIME 0 64 (_architecture (_uni ((ns 4617315517961601024))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 92 (_process 2 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 93 (_process 2 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 94 (_process 2 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 107 (_process 3 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 108 (_process 3 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 109 (_process 3 (_code 5))))
		(_process
			(clk_process(_architecture 0 0 79 (_process (_wait_for)(_target(0))(_read(5)))))
			(reset_process(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(read_from_file(_architecture 2 0 91 (_process (_target(2))(_sensitivity(0))(_monitor))))
			(write_to_file(_architecture 3 0 106 (_process (_sensitivity(0))(_monitor)(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1953067639 1869881445 1818846752 8293 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1969317724 1634300787 1752588142 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 6724          1410723223584 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410723223585 2014.09.14 21:33:43)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2b787d2f7c7d7c3c267b39717f2d7e2d282d232c2f)
	(_entity
		(_time 1410723223572)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 69 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 119 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 121 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 136 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 137 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 138 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 118 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 135 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 152 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1752588080 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 5330          1410723223637 behavior
(_unit VHDL (testbench 0 29 (behavior 0 32 ))
	(_version vb4)
	(_time 1410723223638 2014.09.14 21:33:43)
	(_source (\./../../spi2_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 590a0f5a550f0e4e550b4b030d5f0c5f5a5f515e5d)
	(_entity
		(_time 1410723223635)
		(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(spi2
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_inout ))))
				(_port (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_inout ))))
				(_port (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_inout ))))
				(_port (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_inout ))))
				(_port (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
			)
		)
	)
	(_instantiation uut 0 98 (_component spi2 )
		(_port
			((clk)(clk))
			((write_data)(write_data))
			((write_req)(write_req))
			((read_data)(read_data))
			((new_data)(new_data))
			((spi_clk)(spi_clk))
			((spi_miso)(spi_miso))
			((spi_mosi)(spi_mosi))
			((spi_cs)(spi_cs))
		)
		(_use (_entity . spi2)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal write_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 49 (_architecture (_uni ))))
		(_signal (_internal write_req ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal read_data ~STD_LOGIC_VECTOR{7~downto~0}~134 0 51 (_architecture (_uni ))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal spi_clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_miso ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal spi_mosi ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_param_out))))
		(_signal (_internal spi_cs ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni )(_param_in))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 63 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 64 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni )(_event)(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 125 (_process 1 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 126 (_process 1 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 127 (_process 1 (_code 4))))
		(_process
			(line__115(_architecture 0 0 115 (_process (_wait_for)(_target(9)))))
			(read_from_file(_architecture 1 0 124 (_process (_target(8))(_sensitivity(7))(_monitor))))
			(master_process(_architecture 2 0 142 (_process (_target(4)(6)(7))(_monitor)(_read(8)(9)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 70 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1768977244 1936028764 1952531572 1768042081 110 )
		(543516756 1970037110 1718558821 661202720 544434464 )
	)
	(_model . behavior 5 -1
	)
)
V 000049 55 6724          1410723229323 behavior
(_unit VHDL (testbench 0 25 (behavior 0 31 ))
	(_version vb4)
	(_time 1410723229324 2014.09.14 21:33:49)
	(_source (\./../../main_tb.vhd\))
	(_use (std(standard))(std(TEXTIO))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 97c6929895c1c0809ac785cdc391c29194919f9093)
	(_entity
		(_time 1410723229307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(main
			(_object
				(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_entity (_out ))))
				(_port (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_entity (_out ))))
				(_port (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_inout ))))
				(_port (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_inout ))))
			)
		)
	)
	(_instantiation uut 0 100 (_component main )
		(_port
			((SCLK)(SCLK))
			((MOSI)(MOSI))
			((CE1)(CE1))
			((GSRn)(GSRn))
			((MISO)(MISO))
			((SDA)(SDA))
			((readin)(readin))
			((writeout)(writeout))
			((new_data)(new_data))
			((dv)(dv))
			((clock)(clock))
		)
		(_use (_entity . main)
			(_port
				((SCLK)(SCLK))
				((MOSI)(MOSI))
				((MISO)(MISO))
				((CE1)(CE1))
				((GSRn)(GSRn))
				((readin)(readin))
				((writeout)(writeout))
				((new_data)(new_data))
				((DV)(dv))
				((clock)(clock))
				((SDA)(SDA))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni )(_param_out))))
		(_signal (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni )(_param_out))))
		(_signal (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal CE1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni )(_event)(_param_out))))
		(_signal (_internal GSRn ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal SDA ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal readin ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_architecture (_uni ))))
		(_signal (_internal writeout ~STD_LOGIC_VECTOR{7~downto~0}~134 0 59 (_architecture (_uni ))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni )(_event)(_param_in))))
		(_signal (_internal new_data ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal dv ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_constant (_internal SPI_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 66 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal SYS_CLK_HALF_PERIOD ~extSTD.STANDARD.TIME 0 67 (_architecture ((ns 4617315517961601024)))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 69 (_architecture (_uni )(_param_in))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal indata_line ~extstd.TEXTIO.LINE 0 119 (_process 0 )))
		(_variable (_internal indata ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
		(_file (_internal input_data_file ~extstd.TEXTIO.TEXT 0 121 (_process 0 (_code 4))))
		(_variable (_internal outdata_line ~extstd.TEXTIO.LINE 0 136 (_process 1 )))
		(_variable (_internal outdata ~extSTD.STANDARD.INTEGER 0 137 (_process 1 ((i 0)))))
		(_file (_internal output_data_file ~extstd.TEXTIO.TEXT 0 138 (_process 1 (_code 5))))
		(_process
			(read_from_file(_architecture 0 0 118 (_process (_target(11))(_sensitivity(3))(_monitor))))
			(write_to_file(_architecture 1 0 135 (_process (_sensitivity(3))(_monitor)(_read(7)(10)))))
			(master_process(_architecture 2 0 152 (_process (_target(0)(1)(3)(4)(5))(_monitor)(_read(8)(11)))))
		)
		(_subprogram
			(_internal spi_wr_rd_8b 3 0 73 (_architecture (_procedure )))
			(_external resolved (ieee std_logic_1164 15))
			(_external READLINE (std TEXTIO 0))
			(_external READ (std TEXTIO 10))
			(_external WRITE (std TEXTIO 22))
			(_external WRITELINE (std TEXTIO 17))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extstd.TEXTIO.LINE (std TEXTIO LINE)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extstd.TEXTIO.TEXT (std TEXTIO TEXT)))
		(_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
		(_type (_external ~extstd.TEXTIO.SIDE (std TEXTIO SIDE)))
		(_type (_external ~extstd.TEXTIO.WIDTH (std TEXTIO WIDTH)))
	)
	(_static
		(543452773 1713399407 543517801 1814048045 1768976239 1646290798 543908705 1931505524 1953653108 543584032 1701603686 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1768042032 110 )
		(1953067639 1869881445 1818846752 8293 )
		(543516756 1970037110 1718558821 661202720 544434464 )
		(1432107587 1936876915 1936283996 1550282351 1969450820 1953391981 1632459891 1650551924 1852793692 1970040694 1852795252 1702194524 1701340014 875978606 909342768 1752588080 1647209572 28265 )
	)
	(_model . behavior 6 -1
	)
)
