
f103c8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dc4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001ed0  08001ed0  00011ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ef4  08001ef4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001ef4  08001ef4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ef4  08001ef4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ef4  08001ef4  00011ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ef8  08001ef8  00011ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001efc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  08001f08  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08001f08  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d080  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b0d  00000000  00000000  0002d0b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000910  00000000  00000000  0002ebc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000858  00000000  00000000  0002f4d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014e85  00000000  00000000  0002fd30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007a59  00000000  00000000  00044bb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006faa4  00000000  00000000  0004c60e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bc0b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024e0  00000000  00000000  000bc130  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001eb8 	.word	0x08001eb8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001eb8 	.word	0x08001eb8

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f941 	bl	80003e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fd3e 	bl	8001be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f959 	bl	800044e <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f921 	bl	80003fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000254:	b480      	push	{r7}
 8000256:	b085      	sub	sp, #20
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026a:	68ba      	ldr	r2, [r7, #8]
 800026c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000270:	4013      	ands	r3, r2
 8000272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800027c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000286:	4a04      	ldr	r2, [pc, #16]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <NVIC_GetPriorityGrouping+0x18>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	0a1b      	lsrs	r3, r3, #8
 80002a6:	f003 0307 	and.w	r3, r3, #7
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	f003 021f 	and.w	r2, r3, #31
 80002c8:	4906      	ldr	r1, [pc, #24]	; (80002e4 <NVIC_EnableIRQ+0x2c>)
 80002ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ce:	095b      	lsrs	r3, r3, #5
 80002d0:	2001      	movs	r0, #1
 80002d2:	fa00 f202 	lsl.w	r2, r0, r2
 80002d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002da:	bf00      	nop
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	e000e100 	.word	0xe000e100

080002e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	6039      	str	r1, [r7, #0]
 80002f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	da0b      	bge.n	8000314 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	b2da      	uxtb	r2, r3
 8000300:	490c      	ldr	r1, [pc, #48]	; (8000334 <NVIC_SetPriority+0x4c>)
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	f003 030f 	and.w	r3, r3, #15
 8000308:	3b04      	subs	r3, #4
 800030a:	0112      	lsls	r2, r2, #4
 800030c:	b2d2      	uxtb	r2, r2
 800030e:	440b      	add	r3, r1
 8000310:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000312:	e009      	b.n	8000328 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	b2da      	uxtb	r2, r3
 8000318:	4907      	ldr	r1, [pc, #28]	; (8000338 <NVIC_SetPriority+0x50>)
 800031a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031e:	0112      	lsls	r2, r2, #4
 8000320:	b2d2      	uxtb	r2, r2
 8000322:	440b      	add	r3, r1
 8000324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000328:	bf00      	nop
 800032a:	370c      	adds	r7, #12
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	e000ed00 	.word	0xe000ed00
 8000338:	e000e100 	.word	0xe000e100

0800033c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033c:	b480      	push	{r7}
 800033e:	b089      	sub	sp, #36	; 0x24
 8000340:	af00      	add	r7, sp, #0
 8000342:	60f8      	str	r0, [r7, #12]
 8000344:	60b9      	str	r1, [r7, #8]
 8000346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	f003 0307 	and.w	r3, r3, #7
 800034e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000350:	69fb      	ldr	r3, [r7, #28]
 8000352:	f1c3 0307 	rsb	r3, r3, #7
 8000356:	2b04      	cmp	r3, #4
 8000358:	bf28      	it	cs
 800035a:	2304      	movcs	r3, #4
 800035c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800035e:	69fb      	ldr	r3, [r7, #28]
 8000360:	3304      	adds	r3, #4
 8000362:	2b06      	cmp	r3, #6
 8000364:	d902      	bls.n	800036c <NVIC_EncodePriority+0x30>
 8000366:	69fb      	ldr	r3, [r7, #28]
 8000368:	3b03      	subs	r3, #3
 800036a:	e000      	b.n	800036e <NVIC_EncodePriority+0x32>
 800036c:	2300      	movs	r3, #0
 800036e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000370:	f04f 32ff 	mov.w	r2, #4294967295
 8000374:	69bb      	ldr	r3, [r7, #24]
 8000376:	fa02 f303 	lsl.w	r3, r2, r3
 800037a:	43da      	mvns	r2, r3
 800037c:	68bb      	ldr	r3, [r7, #8]
 800037e:	401a      	ands	r2, r3
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000384:	f04f 31ff 	mov.w	r1, #4294967295
 8000388:	697b      	ldr	r3, [r7, #20]
 800038a:	fa01 f303 	lsl.w	r3, r1, r3
 800038e:	43d9      	mvns	r1, r3
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000394:	4313      	orrs	r3, r2
         );
}
 8000396:	4618      	mov	r0, r3
 8000398:	3724      	adds	r7, #36	; 0x24
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr

080003a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	3b01      	subs	r3, #1
 80003ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003b0:	d301      	bcc.n	80003b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003b2:	2301      	movs	r3, #1
 80003b4:	e00f      	b.n	80003d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003b6:	4a0a      	ldr	r2, [pc, #40]	; (80003e0 <SysTick_Config+0x40>)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3b01      	subs	r3, #1
 80003bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003be:	210f      	movs	r1, #15
 80003c0:	f04f 30ff 	mov.w	r0, #4294967295
 80003c4:	f7ff ff90 	bl	80002e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003c8:	4b05      	ldr	r3, [pc, #20]	; (80003e0 <SysTick_Config+0x40>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ce:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <SysTick_Config+0x40>)
 80003d0:	2207      	movs	r2, #7
 80003d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003d4:	2300      	movs	r3, #0
}
 80003d6:	4618      	mov	r0, r3
 80003d8:	3708      	adds	r7, #8
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	e000e010 	.word	0xe000e010

080003e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003ec:	6878      	ldr	r0, [r7, #4]
 80003ee:	f7ff ff31 	bl	8000254 <NVIC_SetPriorityGrouping>
}
 80003f2:	bf00      	nop
 80003f4:	3708      	adds	r7, #8
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}

080003fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003fa:	b580      	push	{r7, lr}
 80003fc:	b086      	sub	sp, #24
 80003fe:	af00      	add	r7, sp, #0
 8000400:	4603      	mov	r3, r0
 8000402:	60b9      	str	r1, [r7, #8]
 8000404:	607a      	str	r2, [r7, #4]
 8000406:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000408:	2300      	movs	r3, #0
 800040a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800040c:	f7ff ff46 	bl	800029c <NVIC_GetPriorityGrouping>
 8000410:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000412:	687a      	ldr	r2, [r7, #4]
 8000414:	68b9      	ldr	r1, [r7, #8]
 8000416:	6978      	ldr	r0, [r7, #20]
 8000418:	f7ff ff90 	bl	800033c <NVIC_EncodePriority>
 800041c:	4602      	mov	r2, r0
 800041e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000422:	4611      	mov	r1, r2
 8000424:	4618      	mov	r0, r3
 8000426:	f7ff ff5f 	bl	80002e8 <NVIC_SetPriority>
}
 800042a:	bf00      	nop
 800042c:	3718      	adds	r7, #24
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}

08000432 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000432:	b580      	push	{r7, lr}
 8000434:	b082      	sub	sp, #8
 8000436:	af00      	add	r7, sp, #0
 8000438:	4603      	mov	r3, r0
 800043a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800043c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000440:	4618      	mov	r0, r3
 8000442:	f7ff ff39 	bl	80002b8 <NVIC_EnableIRQ>
}
 8000446:	bf00      	nop
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}

0800044e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	b082      	sub	sp, #8
 8000452:	af00      	add	r7, sp, #0
 8000454:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f7ff ffa2 	bl	80003a0 <SysTick_Config>
 800045c:	4603      	mov	r3, r0
}
 800045e:	4618      	mov	r0, r3
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
	...

08000468 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000468:	b480      	push	{r7}
 800046a:	b085      	sub	sp, #20
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000470:	2300      	movs	r3, #0
 8000472:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d101      	bne.n	800047e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800047a:	2301      	movs	r3, #1
 800047c:	e043      	b.n	8000506 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	461a      	mov	r2, r3
 8000484:	4b22      	ldr	r3, [pc, #136]	; (8000510 <HAL_DMA_Init+0xa8>)
 8000486:	4413      	add	r3, r2
 8000488:	4a22      	ldr	r2, [pc, #136]	; (8000514 <HAL_DMA_Init+0xac>)
 800048a:	fba2 2303 	umull	r2, r3, r2, r3
 800048e:	091b      	lsrs	r3, r3, #4
 8000490:	009a      	lsls	r2, r3, #2
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	4a1f      	ldr	r2, [pc, #124]	; (8000518 <HAL_DMA_Init+0xb0>)
 800049a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2202      	movs	r2, #2
 80004a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80004b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80004b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80004c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	68db      	ldr	r3, [r3, #12]
 80004c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80004cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80004d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	4313      	orrs	r3, r2
 80004e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	68fa      	ldr	r2, [r7, #12]
 80004ec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2201      	movs	r2, #1
 80004f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2200      	movs	r2, #0
 8000500:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000504:	2300      	movs	r3, #0
}
 8000506:	4618      	mov	r0, r3
 8000508:	3714      	adds	r7, #20
 800050a:	46bd      	mov	sp, r7
 800050c:	bc80      	pop	{r7}
 800050e:	4770      	bx	lr
 8000510:	bffdfff8 	.word	0xbffdfff8
 8000514:	cccccccd 	.word	0xcccccccd
 8000518:	40020000 	.word	0x40020000

0800051c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b084      	sub	sp, #16
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000538:	2204      	movs	r2, #4
 800053a:	409a      	lsls	r2, r3
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	4013      	ands	r3, r2
 8000540:	2b00      	cmp	r3, #0
 8000542:	d04f      	beq.n	80005e4 <HAL_DMA_IRQHandler+0xc8>
 8000544:	68bb      	ldr	r3, [r7, #8]
 8000546:	f003 0304 	and.w	r3, r3, #4
 800054a:	2b00      	cmp	r3, #0
 800054c:	d04a      	beq.n	80005e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f003 0320 	and.w	r3, r3, #32
 8000558:	2b00      	cmp	r3, #0
 800055a:	d107      	bne.n	800056c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	681a      	ldr	r2, [r3, #0]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	f022 0204 	bic.w	r2, r2, #4
 800056a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a66      	ldr	r2, [pc, #408]	; (800070c <HAL_DMA_IRQHandler+0x1f0>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d029      	beq.n	80005ca <HAL_DMA_IRQHandler+0xae>
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4a65      	ldr	r2, [pc, #404]	; (8000710 <HAL_DMA_IRQHandler+0x1f4>)
 800057c:	4293      	cmp	r3, r2
 800057e:	d022      	beq.n	80005c6 <HAL_DMA_IRQHandler+0xaa>
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a63      	ldr	r2, [pc, #396]	; (8000714 <HAL_DMA_IRQHandler+0x1f8>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d01a      	beq.n	80005c0 <HAL_DMA_IRQHandler+0xa4>
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a62      	ldr	r2, [pc, #392]	; (8000718 <HAL_DMA_IRQHandler+0x1fc>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d012      	beq.n	80005ba <HAL_DMA_IRQHandler+0x9e>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a60      	ldr	r2, [pc, #384]	; (800071c <HAL_DMA_IRQHandler+0x200>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d00a      	beq.n	80005b4 <HAL_DMA_IRQHandler+0x98>
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a5f      	ldr	r2, [pc, #380]	; (8000720 <HAL_DMA_IRQHandler+0x204>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d102      	bne.n	80005ae <HAL_DMA_IRQHandler+0x92>
 80005a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005ac:	e00e      	b.n	80005cc <HAL_DMA_IRQHandler+0xb0>
 80005ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80005b2:	e00b      	b.n	80005cc <HAL_DMA_IRQHandler+0xb0>
 80005b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80005b8:	e008      	b.n	80005cc <HAL_DMA_IRQHandler+0xb0>
 80005ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80005be:	e005      	b.n	80005cc <HAL_DMA_IRQHandler+0xb0>
 80005c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005c4:	e002      	b.n	80005cc <HAL_DMA_IRQHandler+0xb0>
 80005c6:	2340      	movs	r3, #64	; 0x40
 80005c8:	e000      	b.n	80005cc <HAL_DMA_IRQHandler+0xb0>
 80005ca:	2304      	movs	r3, #4
 80005cc:	4a55      	ldr	r2, [pc, #340]	; (8000724 <HAL_DMA_IRQHandler+0x208>)
 80005ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	f000 8094 	beq.w	8000702 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80005e2:	e08e      	b.n	8000702 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e8:	2202      	movs	r2, #2
 80005ea:	409a      	lsls	r2, r3
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	4013      	ands	r3, r2
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d056      	beq.n	80006a2 <HAL_DMA_IRQHandler+0x186>
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d051      	beq.n	80006a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f003 0320 	and.w	r3, r3, #32
 8000608:	2b00      	cmp	r3, #0
 800060a:	d10b      	bne.n	8000624 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	f022 020a 	bic.w	r2, r2, #10
 800061a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2201      	movs	r2, #1
 8000620:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a38      	ldr	r2, [pc, #224]	; (800070c <HAL_DMA_IRQHandler+0x1f0>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d029      	beq.n	8000682 <HAL_DMA_IRQHandler+0x166>
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a37      	ldr	r2, [pc, #220]	; (8000710 <HAL_DMA_IRQHandler+0x1f4>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d022      	beq.n	800067e <HAL_DMA_IRQHandler+0x162>
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a35      	ldr	r2, [pc, #212]	; (8000714 <HAL_DMA_IRQHandler+0x1f8>)
 800063e:	4293      	cmp	r3, r2
 8000640:	d01a      	beq.n	8000678 <HAL_DMA_IRQHandler+0x15c>
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4a34      	ldr	r2, [pc, #208]	; (8000718 <HAL_DMA_IRQHandler+0x1fc>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d012      	beq.n	8000672 <HAL_DMA_IRQHandler+0x156>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a32      	ldr	r2, [pc, #200]	; (800071c <HAL_DMA_IRQHandler+0x200>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d00a      	beq.n	800066c <HAL_DMA_IRQHandler+0x150>
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a31      	ldr	r2, [pc, #196]	; (8000720 <HAL_DMA_IRQHandler+0x204>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d102      	bne.n	8000666 <HAL_DMA_IRQHandler+0x14a>
 8000660:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000664:	e00e      	b.n	8000684 <HAL_DMA_IRQHandler+0x168>
 8000666:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800066a:	e00b      	b.n	8000684 <HAL_DMA_IRQHandler+0x168>
 800066c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000670:	e008      	b.n	8000684 <HAL_DMA_IRQHandler+0x168>
 8000672:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000676:	e005      	b.n	8000684 <HAL_DMA_IRQHandler+0x168>
 8000678:	f44f 7300 	mov.w	r3, #512	; 0x200
 800067c:	e002      	b.n	8000684 <HAL_DMA_IRQHandler+0x168>
 800067e:	2320      	movs	r3, #32
 8000680:	e000      	b.n	8000684 <HAL_DMA_IRQHandler+0x168>
 8000682:	2302      	movs	r3, #2
 8000684:	4a27      	ldr	r2, [pc, #156]	; (8000724 <HAL_DMA_IRQHandler+0x208>)
 8000686:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2200      	movs	r2, #0
 800068c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000694:	2b00      	cmp	r3, #0
 8000696:	d034      	beq.n	8000702 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80006a0:	e02f      	b.n	8000702 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a6:	2208      	movs	r2, #8
 80006a8:	409a      	lsls	r2, r3
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	4013      	ands	r3, r2
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d028      	beq.n	8000704 <HAL_DMA_IRQHandler+0x1e8>
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	f003 0308 	and.w	r3, r3, #8
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d023      	beq.n	8000704 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	f022 020e 	bic.w	r2, r2, #14
 80006ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006d4:	2101      	movs	r1, #1
 80006d6:	fa01 f202 	lsl.w	r2, r1, r2
 80006da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2201      	movs	r2, #1
 80006e0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2201      	movs	r2, #1
 80006e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2200      	movs	r2, #0
 80006ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d004      	beq.n	8000704 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	4798      	blx	r3
    }
  }
  return;
 8000702:	bf00      	nop
 8000704:	bf00      	nop
}
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	40020008 	.word	0x40020008
 8000710:	4002001c 	.word	0x4002001c
 8000714:	40020030 	.word	0x40020030
 8000718:	40020044 	.word	0x40020044
 800071c:	40020058 	.word	0x40020058
 8000720:	4002006c 	.word	0x4002006c
 8000724:	40020000 	.word	0x40020000

08000728 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000728:	b480      	push	{r7}
 800072a:	b08b      	sub	sp, #44	; 0x2c
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8000736:	2300      	movs	r3, #0
 8000738:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800073a:	2300      	movs	r3, #0
 800073c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800073e:	2300      	movs	r3, #0
 8000740:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	; 0x24
 800074a:	e127      	b.n	800099c <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800074c:	2201      	movs	r2, #1
 800074e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000750:	fa02 f303 	lsl.w	r3, r2, r3
 8000754:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	69fa      	ldr	r2, [r7, #28]
 800075c:	4013      	ands	r3, r2
 800075e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000760:	69ba      	ldr	r2, [r7, #24]
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	429a      	cmp	r2, r3
 8000766:	f040 8116 	bne.w	8000996 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	2b12      	cmp	r3, #18
 8000770:	d034      	beq.n	80007dc <HAL_GPIO_Init+0xb4>
 8000772:	2b12      	cmp	r3, #18
 8000774:	d80d      	bhi.n	8000792 <HAL_GPIO_Init+0x6a>
 8000776:	2b02      	cmp	r3, #2
 8000778:	d02b      	beq.n	80007d2 <HAL_GPIO_Init+0xaa>
 800077a:	2b02      	cmp	r3, #2
 800077c:	d804      	bhi.n	8000788 <HAL_GPIO_Init+0x60>
 800077e:	2b00      	cmp	r3, #0
 8000780:	d031      	beq.n	80007e6 <HAL_GPIO_Init+0xbe>
 8000782:	2b01      	cmp	r3, #1
 8000784:	d01c      	beq.n	80007c0 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000786:	e048      	b.n	800081a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000788:	2b03      	cmp	r3, #3
 800078a:	d043      	beq.n	8000814 <HAL_GPIO_Init+0xec>
 800078c:	2b11      	cmp	r3, #17
 800078e:	d01b      	beq.n	80007c8 <HAL_GPIO_Init+0xa0>
          break;
 8000790:	e043      	b.n	800081a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8000792:	4a87      	ldr	r2, [pc, #540]	; (80009b0 <HAL_GPIO_Init+0x288>)
 8000794:	4293      	cmp	r3, r2
 8000796:	d026      	beq.n	80007e6 <HAL_GPIO_Init+0xbe>
 8000798:	4a85      	ldr	r2, [pc, #532]	; (80009b0 <HAL_GPIO_Init+0x288>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d806      	bhi.n	80007ac <HAL_GPIO_Init+0x84>
 800079e:	4a85      	ldr	r2, [pc, #532]	; (80009b4 <HAL_GPIO_Init+0x28c>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d020      	beq.n	80007e6 <HAL_GPIO_Init+0xbe>
 80007a4:	4a84      	ldr	r2, [pc, #528]	; (80009b8 <HAL_GPIO_Init+0x290>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d01d      	beq.n	80007e6 <HAL_GPIO_Init+0xbe>
          break;
 80007aa:	e036      	b.n	800081a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80007ac:	4a83      	ldr	r2, [pc, #524]	; (80009bc <HAL_GPIO_Init+0x294>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d019      	beq.n	80007e6 <HAL_GPIO_Init+0xbe>
 80007b2:	4a83      	ldr	r2, [pc, #524]	; (80009c0 <HAL_GPIO_Init+0x298>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d016      	beq.n	80007e6 <HAL_GPIO_Init+0xbe>
 80007b8:	4a82      	ldr	r2, [pc, #520]	; (80009c4 <HAL_GPIO_Init+0x29c>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d013      	beq.n	80007e6 <HAL_GPIO_Init+0xbe>
          break;
 80007be:	e02c      	b.n	800081a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	68db      	ldr	r3, [r3, #12]
 80007c4:	623b      	str	r3, [r7, #32]
          break;
 80007c6:	e028      	b.n	800081a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	3304      	adds	r3, #4
 80007ce:	623b      	str	r3, [r7, #32]
          break;
 80007d0:	e023      	b.n	800081a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	68db      	ldr	r3, [r3, #12]
 80007d6:	3308      	adds	r3, #8
 80007d8:	623b      	str	r3, [r7, #32]
          break;
 80007da:	e01e      	b.n	800081a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	68db      	ldr	r3, [r3, #12]
 80007e0:	330c      	adds	r3, #12
 80007e2:	623b      	str	r3, [r7, #32]
          break;
 80007e4:	e019      	b.n	800081a <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	689b      	ldr	r3, [r3, #8]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d102      	bne.n	80007f4 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80007ee:	2304      	movs	r3, #4
 80007f0:	623b      	str	r3, [r7, #32]
          break;
 80007f2:	e012      	b.n	800081a <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	689b      	ldr	r3, [r3, #8]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d105      	bne.n	8000808 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007fc:	2308      	movs	r3, #8
 80007fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	69fa      	ldr	r2, [r7, #28]
 8000804:	611a      	str	r2, [r3, #16]
          break;
 8000806:	e008      	b.n	800081a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000808:	2308      	movs	r3, #8
 800080a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	69fa      	ldr	r2, [r7, #28]
 8000810:	615a      	str	r2, [r3, #20]
          break;
 8000812:	e002      	b.n	800081a <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000814:	2300      	movs	r3, #0
 8000816:	623b      	str	r3, [r7, #32]
          break;
 8000818:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800081a:	69bb      	ldr	r3, [r7, #24]
 800081c:	2bff      	cmp	r3, #255	; 0xff
 800081e:	d801      	bhi.n	8000824 <HAL_GPIO_Init+0xfc>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	e001      	b.n	8000828 <HAL_GPIO_Init+0x100>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3304      	adds	r3, #4
 8000828:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800082a:	69bb      	ldr	r3, [r7, #24]
 800082c:	2bff      	cmp	r3, #255	; 0xff
 800082e:	d802      	bhi.n	8000836 <HAL_GPIO_Init+0x10e>
 8000830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	e002      	b.n	800083c <HAL_GPIO_Init+0x114>
 8000836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000838:	3b08      	subs	r3, #8
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	210f      	movs	r1, #15
 8000844:	693b      	ldr	r3, [r7, #16]
 8000846:	fa01 f303 	lsl.w	r3, r1, r3
 800084a:	43db      	mvns	r3, r3
 800084c:	401a      	ands	r2, r3
 800084e:	6a39      	ldr	r1, [r7, #32]
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	fa01 f303 	lsl.w	r3, r1, r3
 8000856:	431a      	orrs	r2, r3
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000864:	2b00      	cmp	r3, #0
 8000866:	f000 8096 	beq.w	8000996 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800086a:	4b57      	ldr	r3, [pc, #348]	; (80009c8 <HAL_GPIO_Init+0x2a0>)
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	4a56      	ldr	r2, [pc, #344]	; (80009c8 <HAL_GPIO_Init+0x2a0>)
 8000870:	f043 0301 	orr.w	r3, r3, #1
 8000874:	6193      	str	r3, [r2, #24]
 8000876:	4b54      	ldr	r3, [pc, #336]	; (80009c8 <HAL_GPIO_Init+0x2a0>)
 8000878:	699b      	ldr	r3, [r3, #24]
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8000882:	4a52      	ldr	r2, [pc, #328]	; (80009cc <HAL_GPIO_Init+0x2a4>)
 8000884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000886:	089b      	lsrs	r3, r3, #2
 8000888:	3302      	adds	r3, #2
 800088a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800088e:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000892:	f003 0303 	and.w	r3, r3, #3
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	220f      	movs	r2, #15
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	43db      	mvns	r3, r3
 80008a0:	697a      	ldr	r2, [r7, #20]
 80008a2:	4013      	ands	r3, r2
 80008a4:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a49      	ldr	r2, [pc, #292]	; (80009d0 <HAL_GPIO_Init+0x2a8>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d013      	beq.n	80008d6 <HAL_GPIO_Init+0x1ae>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a48      	ldr	r2, [pc, #288]	; (80009d4 <HAL_GPIO_Init+0x2ac>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d00d      	beq.n	80008d2 <HAL_GPIO_Init+0x1aa>
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	4a47      	ldr	r2, [pc, #284]	; (80009d8 <HAL_GPIO_Init+0x2b0>)
 80008ba:	4293      	cmp	r3, r2
 80008bc:	d007      	beq.n	80008ce <HAL_GPIO_Init+0x1a6>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4a46      	ldr	r2, [pc, #280]	; (80009dc <HAL_GPIO_Init+0x2b4>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d101      	bne.n	80008ca <HAL_GPIO_Init+0x1a2>
 80008c6:	2303      	movs	r3, #3
 80008c8:	e006      	b.n	80008d8 <HAL_GPIO_Init+0x1b0>
 80008ca:	2304      	movs	r3, #4
 80008cc:	e004      	b.n	80008d8 <HAL_GPIO_Init+0x1b0>
 80008ce:	2302      	movs	r3, #2
 80008d0:	e002      	b.n	80008d8 <HAL_GPIO_Init+0x1b0>
 80008d2:	2301      	movs	r3, #1
 80008d4:	e000      	b.n	80008d8 <HAL_GPIO_Init+0x1b0>
 80008d6:	2300      	movs	r3, #0
 80008d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008da:	f002 0203 	and.w	r2, r2, #3
 80008de:	0092      	lsls	r2, r2, #2
 80008e0:	4093      	lsls	r3, r2
 80008e2:	697a      	ldr	r2, [r7, #20]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80008e8:	4938      	ldr	r1, [pc, #224]	; (80009cc <HAL_GPIO_Init+0x2a4>)
 80008ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ec:	089b      	lsrs	r3, r3, #2
 80008ee:	3302      	adds	r3, #2
 80008f0:	697a      	ldr	r2, [r7, #20]
 80008f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d006      	beq.n	8000910 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000902:	4b37      	ldr	r3, [pc, #220]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	4936      	ldr	r1, [pc, #216]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000908:	69bb      	ldr	r3, [r7, #24]
 800090a:	4313      	orrs	r3, r2
 800090c:	600b      	str	r3, [r1, #0]
 800090e:	e006      	b.n	800091e <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000910:	4b33      	ldr	r3, [pc, #204]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	69bb      	ldr	r3, [r7, #24]
 8000916:	43db      	mvns	r3, r3
 8000918:	4931      	ldr	r1, [pc, #196]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 800091a:	4013      	ands	r3, r2
 800091c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000926:	2b00      	cmp	r3, #0
 8000928:	d006      	beq.n	8000938 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800092a:	4b2d      	ldr	r3, [pc, #180]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 800092c:	685a      	ldr	r2, [r3, #4]
 800092e:	492c      	ldr	r1, [pc, #176]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000930:	69bb      	ldr	r3, [r7, #24]
 8000932:	4313      	orrs	r3, r2
 8000934:	604b      	str	r3, [r1, #4]
 8000936:	e006      	b.n	8000946 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000938:	4b29      	ldr	r3, [pc, #164]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 800093a:	685a      	ldr	r2, [r3, #4]
 800093c:	69bb      	ldr	r3, [r7, #24]
 800093e:	43db      	mvns	r3, r3
 8000940:	4927      	ldr	r1, [pc, #156]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000942:	4013      	ands	r3, r2
 8000944:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800094e:	2b00      	cmp	r3, #0
 8000950:	d006      	beq.n	8000960 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000952:	4b23      	ldr	r3, [pc, #140]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000954:	689a      	ldr	r2, [r3, #8]
 8000956:	4922      	ldr	r1, [pc, #136]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	4313      	orrs	r3, r2
 800095c:	608b      	str	r3, [r1, #8]
 800095e:	e006      	b.n	800096e <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000960:	4b1f      	ldr	r3, [pc, #124]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000962:	689a      	ldr	r2, [r3, #8]
 8000964:	69bb      	ldr	r3, [r7, #24]
 8000966:	43db      	mvns	r3, r3
 8000968:	491d      	ldr	r1, [pc, #116]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 800096a:	4013      	ands	r3, r2
 800096c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000976:	2b00      	cmp	r3, #0
 8000978:	d006      	beq.n	8000988 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800097a:	4b19      	ldr	r3, [pc, #100]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 800097c:	68da      	ldr	r2, [r3, #12]
 800097e:	4918      	ldr	r1, [pc, #96]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000980:	69bb      	ldr	r3, [r7, #24]
 8000982:	4313      	orrs	r3, r2
 8000984:	60cb      	str	r3, [r1, #12]
 8000986:	e006      	b.n	8000996 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000988:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 800098a:	68da      	ldr	r2, [r3, #12]
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	43db      	mvns	r3, r3
 8000990:	4913      	ldr	r1, [pc, #76]	; (80009e0 <HAL_GPIO_Init+0x2b8>)
 8000992:	4013      	ands	r3, r2
 8000994:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000998:	3301      	adds	r3, #1
 800099a:	627b      	str	r3, [r7, #36]	; 0x24
 800099c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800099e:	2b0f      	cmp	r3, #15
 80009a0:	f67f aed4 	bls.w	800074c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80009a4:	bf00      	nop
 80009a6:	372c      	adds	r7, #44	; 0x2c
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	10210000 	.word	0x10210000
 80009b4:	10110000 	.word	0x10110000
 80009b8:	10120000 	.word	0x10120000
 80009bc:	10310000 	.word	0x10310000
 80009c0:	10320000 	.word	0x10320000
 80009c4:	10220000 	.word	0x10220000
 80009c8:	40021000 	.word	0x40021000
 80009cc:	40010000 	.word	0x40010000
 80009d0:	40010800 	.word	0x40010800
 80009d4:	40010c00 	.word	0x40010c00
 80009d8:	40011000 	.word	0x40011000
 80009dc:	40011400 	.word	0x40011400
 80009e0:	40010400 	.word	0x40010400

080009e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	460b      	mov	r3, r1
 80009ee:	807b      	strh	r3, [r7, #2]
 80009f0:	4613      	mov	r3, r2
 80009f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80009f4:	787b      	ldrb	r3, [r7, #1]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d003      	beq.n	8000a02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80009fa:	887a      	ldrh	r2, [r7, #2]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000a00:	e003      	b.n	8000a0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000a02:	887b      	ldrh	r3, [r7, #2]
 8000a04:	041a      	lsls	r2, r3, #16
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	611a      	str	r2, [r3, #16]
}
 8000a0a:	bf00      	nop
 8000a0c:	370c      	adds	r7, #12
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bc80      	pop	{r7}
 8000a12:	4770      	bx	lr

08000a14 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	460b      	mov	r3, r1
 8000a1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	68da      	ldr	r2, [r3, #12]
 8000a24:	887b      	ldrh	r3, [r7, #2]
 8000a26:	405a      	eors	r2, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	60da      	str	r2, [r3, #12]
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr
	...

08000a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000a40:	2300      	movs	r3, #0
 8000a42:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f003 0301 	and.w	r3, r3, #1
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	f000 8087 	beq.w	8000b60 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a52:	4b92      	ldr	r3, [pc, #584]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f003 030c 	and.w	r3, r3, #12
 8000a5a:	2b04      	cmp	r3, #4
 8000a5c:	d00c      	beq.n	8000a78 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a5e:	4b8f      	ldr	r3, [pc, #572]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	f003 030c 	and.w	r3, r3, #12
 8000a66:	2b08      	cmp	r3, #8
 8000a68:	d112      	bne.n	8000a90 <HAL_RCC_OscConfig+0x58>
 8000a6a:	4b8c      	ldr	r3, [pc, #560]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a76:	d10b      	bne.n	8000a90 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a78:	4b88      	ldr	r3, [pc, #544]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d06c      	beq.n	8000b5e <HAL_RCC_OscConfig+0x126>
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d168      	bne.n	8000b5e <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	e22d      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a98:	d106      	bne.n	8000aa8 <HAL_RCC_OscConfig+0x70>
 8000a9a:	4b80      	ldr	r3, [pc, #512]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a7f      	ldr	r2, [pc, #508]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aa4:	6013      	str	r3, [r2, #0]
 8000aa6:	e02e      	b.n	8000b06 <HAL_RCC_OscConfig+0xce>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d10c      	bne.n	8000aca <HAL_RCC_OscConfig+0x92>
 8000ab0:	4b7a      	ldr	r3, [pc, #488]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a79      	ldr	r2, [pc, #484]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000aba:	6013      	str	r3, [r2, #0]
 8000abc:	4b77      	ldr	r3, [pc, #476]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a76      	ldr	r2, [pc, #472]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000ac2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ac6:	6013      	str	r3, [r2, #0]
 8000ac8:	e01d      	b.n	8000b06 <HAL_RCC_OscConfig+0xce>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ad2:	d10c      	bne.n	8000aee <HAL_RCC_OscConfig+0xb6>
 8000ad4:	4b71      	ldr	r3, [pc, #452]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a70      	ldr	r2, [pc, #448]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000ada:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ade:	6013      	str	r3, [r2, #0]
 8000ae0:	4b6e      	ldr	r3, [pc, #440]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a6d      	ldr	r2, [pc, #436]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000ae6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aea:	6013      	str	r3, [r2, #0]
 8000aec:	e00b      	b.n	8000b06 <HAL_RCC_OscConfig+0xce>
 8000aee:	4b6b      	ldr	r3, [pc, #428]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a6a      	ldr	r2, [pc, #424]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000af4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000af8:	6013      	str	r3, [r2, #0]
 8000afa:	4b68      	ldr	r3, [pc, #416]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a67      	ldr	r2, [pc, #412]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000b00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b04:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d013      	beq.n	8000b36 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b0e:	f7ff fb75 	bl	80001fc <HAL_GetTick>
 8000b12:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b14:	e008      	b.n	8000b28 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b16:	f7ff fb71 	bl	80001fc <HAL_GetTick>
 8000b1a:	4602      	mov	r2, r0
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	1ad3      	subs	r3, r2, r3
 8000b20:	2b64      	cmp	r3, #100	; 0x64
 8000b22:	d901      	bls.n	8000b28 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000b24:	2303      	movs	r3, #3
 8000b26:	e1e1      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b28:	4b5c      	ldr	r3, [pc, #368]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d0f0      	beq.n	8000b16 <HAL_RCC_OscConfig+0xde>
 8000b34:	e014      	b.n	8000b60 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b36:	f7ff fb61 	bl	80001fc <HAL_GetTick>
 8000b3a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b3c:	e008      	b.n	8000b50 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b3e:	f7ff fb5d 	bl	80001fc <HAL_GetTick>
 8000b42:	4602      	mov	r2, r0
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	2b64      	cmp	r3, #100	; 0x64
 8000b4a:	d901      	bls.n	8000b50 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	e1cd      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b50:	4b52      	ldr	r3, [pc, #328]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d1f0      	bne.n	8000b3e <HAL_RCC_OscConfig+0x106>
 8000b5c:	e000      	b.n	8000b60 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b5e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f003 0302 	and.w	r3, r3, #2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d063      	beq.n	8000c34 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b6c:	4b4b      	ldr	r3, [pc, #300]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f003 030c 	and.w	r3, r3, #12
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d00b      	beq.n	8000b90 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b78:	4b48      	ldr	r3, [pc, #288]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f003 030c 	and.w	r3, r3, #12
 8000b80:	2b08      	cmp	r3, #8
 8000b82:	d11c      	bne.n	8000bbe <HAL_RCC_OscConfig+0x186>
 8000b84:	4b45      	ldr	r3, [pc, #276]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d116      	bne.n	8000bbe <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b90:	4b42      	ldr	r3, [pc, #264]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f003 0302 	and.w	r3, r3, #2
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d005      	beq.n	8000ba8 <HAL_RCC_OscConfig+0x170>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	691b      	ldr	r3, [r3, #16]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d001      	beq.n	8000ba8 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	e1a1      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ba8:	4b3c      	ldr	r3, [pc, #240]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	695b      	ldr	r3, [r3, #20]
 8000bb4:	00db      	lsls	r3, r3, #3
 8000bb6:	4939      	ldr	r1, [pc, #228]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bbc:	e03a      	b.n	8000c34 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	691b      	ldr	r3, [r3, #16]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d020      	beq.n	8000c08 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bc6:	4b36      	ldr	r3, [pc, #216]	; (8000ca0 <HAL_RCC_OscConfig+0x268>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bcc:	f7ff fb16 	bl	80001fc <HAL_GetTick>
 8000bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bd2:	e008      	b.n	8000be6 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bd4:	f7ff fb12 	bl	80001fc <HAL_GetTick>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d901      	bls.n	8000be6 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000be2:	2303      	movs	r3, #3
 8000be4:	e182      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000be6:	4b2d      	ldr	r3, [pc, #180]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f003 0302 	and.w	r3, r3, #2
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d0f0      	beq.n	8000bd4 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bf2:	4b2a      	ldr	r3, [pc, #168]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	695b      	ldr	r3, [r3, #20]
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	4926      	ldr	r1, [pc, #152]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000c02:	4313      	orrs	r3, r2
 8000c04:	600b      	str	r3, [r1, #0]
 8000c06:	e015      	b.n	8000c34 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c08:	4b25      	ldr	r3, [pc, #148]	; (8000ca0 <HAL_RCC_OscConfig+0x268>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c0e:	f7ff faf5 	bl	80001fc <HAL_GetTick>
 8000c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c14:	e008      	b.n	8000c28 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c16:	f7ff faf1 	bl	80001fc <HAL_GetTick>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	1ad3      	subs	r3, r2, r3
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d901      	bls.n	8000c28 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000c24:	2303      	movs	r3, #3
 8000c26:	e161      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c28:	4b1c      	ldr	r3, [pc, #112]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1f0      	bne.n	8000c16 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f003 0308 	and.w	r3, r3, #8
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d039      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d019      	beq.n	8000c7c <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c48:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <HAL_RCC_OscConfig+0x26c>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c4e:	f7ff fad5 	bl	80001fc <HAL_GetTick>
 8000c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c54:	e008      	b.n	8000c68 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c56:	f7ff fad1 	bl	80001fc <HAL_GetTick>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	d901      	bls.n	8000c68 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000c64:	2303      	movs	r3, #3
 8000c66:	e141      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c68:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <HAL_RCC_OscConfig+0x264>)
 8000c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c6c:	f003 0302 	and.w	r3, r3, #2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d0f0      	beq.n	8000c56 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000c74:	2001      	movs	r0, #1
 8000c76:	f000 fab1 	bl	80011dc <RCC_Delay>
 8000c7a:	e01b      	b.n	8000cb4 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c7c:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <HAL_RCC_OscConfig+0x26c>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c82:	f7ff fabb 	bl	80001fc <HAL_GetTick>
 8000c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c88:	e00e      	b.n	8000ca8 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c8a:	f7ff fab7 	bl	80001fc <HAL_GetTick>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	d907      	bls.n	8000ca8 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e127      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	42420000 	.word	0x42420000
 8000ca4:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ca8:	4b92      	ldr	r3, [pc, #584]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cac:	f003 0302 	and.w	r3, r3, #2
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d1ea      	bne.n	8000c8a <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f003 0304 	and.w	r3, r3, #4
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f000 80a6 	beq.w	8000e0e <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cc6:	4b8b      	ldr	r3, [pc, #556]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000cc8:	69db      	ldr	r3, [r3, #28]
 8000cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d10d      	bne.n	8000cee <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cd2:	4b88      	ldr	r3, [pc, #544]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	4a87      	ldr	r2, [pc, #540]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cdc:	61d3      	str	r3, [r2, #28]
 8000cde:	4b85      	ldr	r3, [pc, #532]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000cea:	2301      	movs	r3, #1
 8000cec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cee:	4b82      	ldr	r3, [pc, #520]	; (8000ef8 <HAL_RCC_OscConfig+0x4c0>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d118      	bne.n	8000d2c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cfa:	4b7f      	ldr	r3, [pc, #508]	; (8000ef8 <HAL_RCC_OscConfig+0x4c0>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a7e      	ldr	r2, [pc, #504]	; (8000ef8 <HAL_RCC_OscConfig+0x4c0>)
 8000d00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d06:	f7ff fa79 	bl	80001fc <HAL_GetTick>
 8000d0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d0c:	e008      	b.n	8000d20 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d0e:	f7ff fa75 	bl	80001fc <HAL_GetTick>
 8000d12:	4602      	mov	r2, r0
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	2b64      	cmp	r3, #100	; 0x64
 8000d1a:	d901      	bls.n	8000d20 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	e0e5      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d20:	4b75      	ldr	r3, [pc, #468]	; (8000ef8 <HAL_RCC_OscConfig+0x4c0>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d0f0      	beq.n	8000d0e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d106      	bne.n	8000d42 <HAL_RCC_OscConfig+0x30a>
 8000d34:	4b6f      	ldr	r3, [pc, #444]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d36:	6a1b      	ldr	r3, [r3, #32]
 8000d38:	4a6e      	ldr	r2, [pc, #440]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d3a:	f043 0301 	orr.w	r3, r3, #1
 8000d3e:	6213      	str	r3, [r2, #32]
 8000d40:	e02d      	b.n	8000d9e <HAL_RCC_OscConfig+0x366>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d10c      	bne.n	8000d64 <HAL_RCC_OscConfig+0x32c>
 8000d4a:	4b6a      	ldr	r3, [pc, #424]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d4c:	6a1b      	ldr	r3, [r3, #32]
 8000d4e:	4a69      	ldr	r2, [pc, #420]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d50:	f023 0301 	bic.w	r3, r3, #1
 8000d54:	6213      	str	r3, [r2, #32]
 8000d56:	4b67      	ldr	r3, [pc, #412]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d58:	6a1b      	ldr	r3, [r3, #32]
 8000d5a:	4a66      	ldr	r2, [pc, #408]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d5c:	f023 0304 	bic.w	r3, r3, #4
 8000d60:	6213      	str	r3, [r2, #32]
 8000d62:	e01c      	b.n	8000d9e <HAL_RCC_OscConfig+0x366>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	2b05      	cmp	r3, #5
 8000d6a:	d10c      	bne.n	8000d86 <HAL_RCC_OscConfig+0x34e>
 8000d6c:	4b61      	ldr	r3, [pc, #388]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d6e:	6a1b      	ldr	r3, [r3, #32]
 8000d70:	4a60      	ldr	r2, [pc, #384]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d72:	f043 0304 	orr.w	r3, r3, #4
 8000d76:	6213      	str	r3, [r2, #32]
 8000d78:	4b5e      	ldr	r3, [pc, #376]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d7a:	6a1b      	ldr	r3, [r3, #32]
 8000d7c:	4a5d      	ldr	r2, [pc, #372]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d7e:	f043 0301 	orr.w	r3, r3, #1
 8000d82:	6213      	str	r3, [r2, #32]
 8000d84:	e00b      	b.n	8000d9e <HAL_RCC_OscConfig+0x366>
 8000d86:	4b5b      	ldr	r3, [pc, #364]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d88:	6a1b      	ldr	r3, [r3, #32]
 8000d8a:	4a5a      	ldr	r2, [pc, #360]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d8c:	f023 0301 	bic.w	r3, r3, #1
 8000d90:	6213      	str	r3, [r2, #32]
 8000d92:	4b58      	ldr	r3, [pc, #352]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d94:	6a1b      	ldr	r3, [r3, #32]
 8000d96:	4a57      	ldr	r2, [pc, #348]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000d98:	f023 0304 	bic.w	r3, r3, #4
 8000d9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d015      	beq.n	8000dd2 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000da6:	f7ff fa29 	bl	80001fc <HAL_GetTick>
 8000daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dac:	e00a      	b.n	8000dc4 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dae:	f7ff fa25 	bl	80001fc <HAL_GetTick>
 8000db2:	4602      	mov	r2, r0
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d901      	bls.n	8000dc4 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e093      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dc4:	4b4b      	ldr	r3, [pc, #300]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000dc6:	6a1b      	ldr	r3, [r3, #32]
 8000dc8:	f003 0302 	and.w	r3, r3, #2
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d0ee      	beq.n	8000dae <HAL_RCC_OscConfig+0x376>
 8000dd0:	e014      	b.n	8000dfc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd2:	f7ff fa13 	bl	80001fc <HAL_GetTick>
 8000dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd8:	e00a      	b.n	8000df0 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dda:	f7ff fa0f 	bl	80001fc <HAL_GetTick>
 8000dde:	4602      	mov	r2, r0
 8000de0:	693b      	ldr	r3, [r7, #16]
 8000de2:	1ad3      	subs	r3, r2, r3
 8000de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d901      	bls.n	8000df0 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000dec:	2303      	movs	r3, #3
 8000dee:	e07d      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000df0:	4b40      	ldr	r3, [pc, #256]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	f003 0302 	and.w	r3, r3, #2
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d1ee      	bne.n	8000dda <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000dfc:	7dfb      	ldrb	r3, [r7, #23]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d105      	bne.n	8000e0e <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e02:	4b3c      	ldr	r3, [pc, #240]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e04:	69db      	ldr	r3, [r3, #28]
 8000e06:	4a3b      	ldr	r2, [pc, #236]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d069      	beq.n	8000eea <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e16:	4b37      	ldr	r3, [pc, #220]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 030c 	and.w	r3, r3, #12
 8000e1e:	2b08      	cmp	r3, #8
 8000e20:	d061      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d146      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e2a:	4b34      	ldr	r3, [pc, #208]	; (8000efc <HAL_RCC_OscConfig+0x4c4>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e30:	f7ff f9e4 	bl	80001fc <HAL_GetTick>
 8000e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e36:	e008      	b.n	8000e4a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e38:	f7ff f9e0 	bl	80001fc <HAL_GetTick>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d901      	bls.n	8000e4a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e050      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e4a:	4b2a      	ldr	r3, [pc, #168]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1f0      	bne.n	8000e38 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e5e:	d108      	bne.n	8000e72 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e60:	4b24      	ldr	r3, [pc, #144]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	4921      	ldr	r1, [pc, #132]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e72:	4b20      	ldr	r3, [pc, #128]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6a19      	ldr	r1, [r3, #32]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e82:	430b      	orrs	r3, r1
 8000e84:	491b      	ldr	r1, [pc, #108]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000e86:	4313      	orrs	r3, r2
 8000e88:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e8a:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <HAL_RCC_OscConfig+0x4c4>)
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e90:	f7ff f9b4 	bl	80001fc <HAL_GetTick>
 8000e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e98:	f7ff f9b0 	bl	80001fc <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e020      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000eaa:	4b12      	ldr	r3, [pc, #72]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d0f0      	beq.n	8000e98 <HAL_RCC_OscConfig+0x460>
 8000eb6:	e018      	b.n	8000eea <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eb8:	4b10      	ldr	r3, [pc, #64]	; (8000efc <HAL_RCC_OscConfig+0x4c4>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ebe:	f7ff f99d 	bl	80001fc <HAL_GetTick>
 8000ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ec4:	e008      	b.n	8000ed8 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ec6:	f7ff f999 	bl	80001fc <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d901      	bls.n	8000ed8 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	e009      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ed8:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <HAL_RCC_OscConfig+0x4bc>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d1f0      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x48e>
 8000ee4:	e001      	b.n	8000eea <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e000      	b.n	8000eec <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000eea:	2300      	movs	r3, #0
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3718      	adds	r7, #24
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	40007000 	.word	0x40007000
 8000efc:	42420060 	.word	0x42420060

08000f00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f0e:	4b7e      	ldr	r3, [pc, #504]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0307 	and.w	r3, r3, #7
 8000f16:	683a      	ldr	r2, [r7, #0]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d910      	bls.n	8000f3e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f1c:	4b7a      	ldr	r3, [pc, #488]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f023 0207 	bic.w	r2, r3, #7
 8000f24:	4978      	ldr	r1, [pc, #480]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f2c:	4b76      	ldr	r3, [pc, #472]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 0307 	and.w	r3, r3, #7
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d001      	beq.n	8000f3e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e0e0      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d020      	beq.n	8000f8c <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f003 0304 	and.w	r3, r3, #4
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d005      	beq.n	8000f62 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f56:	4b6d      	ldr	r3, [pc, #436]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	4a6c      	ldr	r2, [pc, #432]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000f5c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f60:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 0308 	and.w	r3, r3, #8
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d005      	beq.n	8000f7a <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f6e:	4b67      	ldr	r3, [pc, #412]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	4a66      	ldr	r2, [pc, #408]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000f74:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000f78:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f7a:	4b64      	ldr	r3, [pc, #400]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	4961      	ldr	r1, [pc, #388]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d06a      	beq.n	800106e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d107      	bne.n	8000fb0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa0:	4b5a      	ldr	r3, [pc, #360]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d115      	bne.n	8000fd8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e0a7      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	2b02      	cmp	r3, #2
 8000fb6:	d107      	bne.n	8000fc8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fb8:	4b54      	ldr	r3, [pc, #336]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d109      	bne.n	8000fd8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e09b      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc8:	4b50      	ldr	r3, [pc, #320]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0302 	and.w	r3, r3, #2
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d101      	bne.n	8000fd8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e093      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fd8:	4b4c      	ldr	r3, [pc, #304]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f023 0203 	bic.w	r2, r3, #3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	4949      	ldr	r1, [pc, #292]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000fea:	f7ff f907 	bl	80001fc <HAL_GetTick>
 8000fee:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d112      	bne.n	800101e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ff8:	e00a      	b.n	8001010 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ffa:	f7ff f8ff 	bl	80001fc <HAL_GetTick>
 8000ffe:	4602      	mov	r2, r0
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	1ad3      	subs	r3, r2, r3
 8001004:	f241 3288 	movw	r2, #5000	; 0x1388
 8001008:	4293      	cmp	r3, r2
 800100a:	d901      	bls.n	8001010 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e077      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001010:	4b3e      	ldr	r3, [pc, #248]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 030c 	and.w	r3, r3, #12
 8001018:	2b04      	cmp	r3, #4
 800101a:	d1ee      	bne.n	8000ffa <HAL_RCC_ClockConfig+0xfa>
 800101c:	e027      	b.n	800106e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	2b02      	cmp	r3, #2
 8001024:	d11d      	bne.n	8001062 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001026:	e00a      	b.n	800103e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001028:	f7ff f8e8 	bl	80001fc <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	f241 3288 	movw	r2, #5000	; 0x1388
 8001036:	4293      	cmp	r3, r2
 8001038:	d901      	bls.n	800103e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800103a:	2303      	movs	r3, #3
 800103c:	e060      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800103e:	4b33      	ldr	r3, [pc, #204]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f003 030c 	and.w	r3, r3, #12
 8001046:	2b08      	cmp	r3, #8
 8001048:	d1ee      	bne.n	8001028 <HAL_RCC_ClockConfig+0x128>
 800104a:	e010      	b.n	800106e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800104c:	f7ff f8d6 	bl	80001fc <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	f241 3288 	movw	r2, #5000	; 0x1388
 800105a:	4293      	cmp	r3, r2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e04e      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001062:	4b2a      	ldr	r3, [pc, #168]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 030c 	and.w	r3, r3, #12
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1ee      	bne.n	800104c <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800106e:	4b26      	ldr	r3, [pc, #152]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	429a      	cmp	r2, r3
 800107a:	d210      	bcs.n	800109e <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800107c:	4b22      	ldr	r3, [pc, #136]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f023 0207 	bic.w	r2, r3, #7
 8001084:	4920      	ldr	r1, [pc, #128]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	4313      	orrs	r3, r2
 800108a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800108c:	4b1e      	ldr	r3, [pc, #120]	; (8001108 <HAL_RCC_ClockConfig+0x208>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0307 	and.w	r3, r3, #7
 8001094:	683a      	ldr	r2, [r7, #0]
 8001096:	429a      	cmp	r2, r3
 8001098:	d001      	beq.n	800109e <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e030      	b.n	8001100 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0304 	and.w	r3, r3, #4
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d008      	beq.n	80010bc <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010aa:	4b18      	ldr	r3, [pc, #96]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	4915      	ldr	r1, [pc, #84]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 80010b8:	4313      	orrs	r3, r2
 80010ba:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 0308 	and.w	r3, r3, #8
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d009      	beq.n	80010dc <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010c8:	4b10      	ldr	r3, [pc, #64]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	00db      	lsls	r3, r3, #3
 80010d6:	490d      	ldr	r1, [pc, #52]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 80010d8:	4313      	orrs	r3, r2
 80010da:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010dc:	f000 f81c 	bl	8001118 <HAL_RCC_GetSysClockFreq>
 80010e0:	4601      	mov	r1, r0
 80010e2:	4b0a      	ldr	r3, [pc, #40]	; (800110c <HAL_RCC_ClockConfig+0x20c>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	091b      	lsrs	r3, r3, #4
 80010e8:	f003 030f 	and.w	r3, r3, #15
 80010ec:	4a08      	ldr	r2, [pc, #32]	; (8001110 <HAL_RCC_ClockConfig+0x210>)
 80010ee:	5cd3      	ldrb	r3, [r2, r3]
 80010f0:	fa21 f303 	lsr.w	r3, r1, r3
 80010f4:	4a07      	ldr	r2, [pc, #28]	; (8001114 <HAL_RCC_ClockConfig+0x214>)
 80010f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff f83d 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40022000 	.word	0x40022000
 800110c:	40021000 	.word	0x40021000
 8001110:	08001ee4 	.word	0x08001ee4
 8001114:	20000008 	.word	0x20000008

08001118 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001118:	b490      	push	{r4, r7}
 800111a:	b08a      	sub	sp, #40	; 0x28
 800111c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800111e:	4b2a      	ldr	r3, [pc, #168]	; (80011c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001120:	1d3c      	adds	r4, r7, #4
 8001122:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001124:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001128:	4b28      	ldr	r3, [pc, #160]	; (80011cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800113e:	2300      	movs	r3, #0
 8001140:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001142:	4b23      	ldr	r3, [pc, #140]	; (80011d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f003 030c 	and.w	r3, r3, #12
 800114e:	2b04      	cmp	r3, #4
 8001150:	d002      	beq.n	8001158 <HAL_RCC_GetSysClockFreq+0x40>
 8001152:	2b08      	cmp	r3, #8
 8001154:	d003      	beq.n	800115e <HAL_RCC_GetSysClockFreq+0x46>
 8001156:	e02d      	b.n	80011b4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001158:	4b1e      	ldr	r3, [pc, #120]	; (80011d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800115a:	623b      	str	r3, [r7, #32]
      break;
 800115c:	e02d      	b.n	80011ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	0c9b      	lsrs	r3, r3, #18
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800116a:	4413      	add	r3, r2
 800116c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001170:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d013      	beq.n	80011a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800117c:	4b14      	ldr	r3, [pc, #80]	; (80011d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	0c5b      	lsrs	r3, r3, #17
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800118a:	4413      	add	r3, r2
 800118c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001190:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	4a0f      	ldr	r2, [pc, #60]	; (80011d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001196:	fb02 f203 	mul.w	r2, r2, r3
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
 80011a2:	e004      	b.n	80011ae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	4a0c      	ldr	r2, [pc, #48]	; (80011d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80011a8:	fb02 f303 	mul.w	r3, r2, r3
 80011ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80011ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b0:	623b      	str	r3, [r7, #32]
      break;
 80011b2:	e002      	b.n	80011ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011b4:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011b6:	623b      	str	r3, [r7, #32]
      break;
 80011b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011ba:	6a3b      	ldr	r3, [r7, #32]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3728      	adds	r7, #40	; 0x28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc90      	pop	{r4, r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	08001ed0 	.word	0x08001ed0
 80011cc:	08001ee0 	.word	0x08001ee0
 80011d0:	40021000 	.word	0x40021000
 80011d4:	007a1200 	.word	0x007a1200
 80011d8:	003d0900 	.word	0x003d0900

080011dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <RCC_Delay+0x34>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <RCC_Delay+0x38>)
 80011ea:	fba2 2303 	umull	r2, r3, r2, r3
 80011ee:	0a5b      	lsrs	r3, r3, #9
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	fb02 f303 	mul.w	r3, r2, r3
 80011f6:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80011f8:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	1e5a      	subs	r2, r3, #1
 80011fe:	60fa      	str	r2, [r7, #12]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1f9      	bne.n	80011f8 <RCC_Delay+0x1c>
}
 8001204:	bf00      	nop
 8001206:	3714      	adds	r7, #20
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000008 	.word	0x20000008
 8001214:	10624dd3 	.word	0x10624dd3

08001218 <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e01d      	b.n	8001266 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001230:	b2db      	uxtb	r3, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	d106      	bne.n	8001244 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f000 fd04 	bl	8001c4c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2202      	movs	r2, #2
 8001248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3304      	adds	r3, #4
 8001254:	4619      	mov	r1, r3
 8001256:	4610      	mov	r0, r2
 8001258:	f000 f8d0 	bl	80013fc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2201      	movs	r2, #1
 8001260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001286:	2302      	movs	r3, #2
 8001288:	e0b4      	b.n	80013f4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2201      	movs	r2, #1
 800128e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2202      	movs	r2, #2
 8001296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2b0c      	cmp	r3, #12
 800129e:	f200 809f 	bhi.w	80013e0 <HAL_TIM_PWM_ConfigChannel+0x170>
 80012a2:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80012a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a8:	080012dd 	.word	0x080012dd
 80012ac:	080013e1 	.word	0x080013e1
 80012b0:	080013e1 	.word	0x080013e1
 80012b4:	080013e1 	.word	0x080013e1
 80012b8:	0800131d 	.word	0x0800131d
 80012bc:	080013e1 	.word	0x080013e1
 80012c0:	080013e1 	.word	0x080013e1
 80012c4:	080013e1 	.word	0x080013e1
 80012c8:	0800135f 	.word	0x0800135f
 80012cc:	080013e1 	.word	0x080013e1
 80012d0:	080013e1 	.word	0x080013e1
 80012d4:	080013e1 	.word	0x080013e1
 80012d8:	0800139f 	.word	0x0800139f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	68b9      	ldr	r1, [r7, #8]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f8f0 	bl	80014c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	699a      	ldr	r2, [r3, #24]
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0208 	orr.w	r2, r2, #8
 80012f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	699a      	ldr	r2, [r3, #24]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f022 0204 	bic.w	r2, r2, #4
 8001306:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	6999      	ldr	r1, [r3, #24]
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	691a      	ldr	r2, [r3, #16]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	430a      	orrs	r2, r1
 8001318:	619a      	str	r2, [r3, #24]
    }
    break;
 800131a:	e062      	b.n	80013e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68b9      	ldr	r1, [r7, #8]
 8001322:	4618      	mov	r0, r3
 8001324:	f000 f93c 	bl	80015a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	699a      	ldr	r2, [r3, #24]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001336:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	699a      	ldr	r2, [r3, #24]
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001346:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6999      	ldr	r1, [r3, #24]
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	021a      	lsls	r2, r3, #8
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	430a      	orrs	r2, r1
 800135a:	619a      	str	r2, [r3, #24]
    }
    break;
 800135c:	e041      	b.n	80013e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68b9      	ldr	r1, [r7, #8]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f98b 	bl	8001680 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	69da      	ldr	r2, [r3, #28]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f042 0208 	orr.w	r2, r2, #8
 8001378:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	69da      	ldr	r2, [r3, #28]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f022 0204 	bic.w	r2, r2, #4
 8001388:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	69d9      	ldr	r1, [r3, #28]
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	691a      	ldr	r2, [r3, #16]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	430a      	orrs	r2, r1
 800139a:	61da      	str	r2, [r3, #28]
    }
    break;
 800139c:	e021      	b.n	80013e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	68b9      	ldr	r1, [r7, #8]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 f9db 	bl	8001760 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	69da      	ldr	r2, [r3, #28]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013b8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	69da      	ldr	r2, [r3, #28]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	69d9      	ldr	r1, [r3, #28]
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	021a      	lsls	r2, r3, #8
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	430a      	orrs	r2, r1
 80013dc:	61da      	str	r2, [r3, #28]
    }
    break;
 80013de:	e000      	b.n	80013e2 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 80013e0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	2201      	movs	r2, #1
 80013e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}

080013fc <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a2a      	ldr	r2, [pc, #168]	; (80014bc <TIM_Base_SetConfig+0xc0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d00b      	beq.n	8001430 <TIM_Base_SetConfig+0x34>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800141e:	d007      	beq.n	8001430 <TIM_Base_SetConfig+0x34>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a27      	ldr	r2, [pc, #156]	; (80014c0 <TIM_Base_SetConfig+0xc4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d003      	beq.n	8001430 <TIM_Base_SetConfig+0x34>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a26      	ldr	r2, [pc, #152]	; (80014c4 <TIM_Base_SetConfig+0xc8>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d108      	bne.n	8001442 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001436:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	68fa      	ldr	r2, [r7, #12]
 800143e:	4313      	orrs	r3, r2
 8001440:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a1d      	ldr	r2, [pc, #116]	; (80014bc <TIM_Base_SetConfig+0xc0>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00b      	beq.n	8001462 <TIM_Base_SetConfig+0x66>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001450:	d007      	beq.n	8001462 <TIM_Base_SetConfig+0x66>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a1a      	ldr	r2, [pc, #104]	; (80014c0 <TIM_Base_SetConfig+0xc4>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d003      	beq.n	8001462 <TIM_Base_SetConfig+0x66>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a19      	ldr	r2, [pc, #100]	; (80014c4 <TIM_Base_SetConfig+0xc8>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d108      	bne.n	8001474 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	4313      	orrs	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800147a:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	695b      	ldr	r3, [r3, #20]
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	4313      	orrs	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	4a07      	ldr	r2, [pc, #28]	; (80014bc <TIM_Base_SetConfig+0xc0>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d103      	bne.n	80014ac <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	691a      	ldr	r2, [r3, #16]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2201      	movs	r2, #1
 80014b0:	615a      	str	r2, [r3, #20]
}
 80014b2:	bf00      	nop
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	40012c00 	.word	0x40012c00
 80014c0:	40000400 	.word	0x40000400
 80014c4:	40000800 	.word	0x40000800

080014c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b087      	sub	sp, #28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	f023 0201 	bic.w	r2, r3, #1
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f023 0303 	bic.w	r3, r3, #3
 800150a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	4313      	orrs	r3, r2
 8001514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	f023 0302 	bic.w	r3, r3, #2
 800151c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	697a      	ldr	r2, [r7, #20]
 8001524:	4313      	orrs	r3, r2
 8001526:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4a1c      	ldr	r2, [pc, #112]	; (800159c <TIM_OC1_SetConfig+0xd4>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d10c      	bne.n	800154a <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	f023 0308 	bic.w	r3, r3, #8
 8001536:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	697a      	ldr	r2, [r7, #20]
 800153e:	4313      	orrs	r3, r2
 8001540:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	f023 0304 	bic.w	r3, r3, #4
 8001548:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a13      	ldr	r2, [pc, #76]	; (800159c <TIM_OC1_SetConfig+0xd4>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d111      	bne.n	8001576 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	4313      	orrs	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	4313      	orrs	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	621a      	str	r2, [r3, #32]
}
 8001590:	bf00      	nop
 8001592:	371c      	adds	r7, #28
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40012c00 	.word	0x40012c00

080015a0 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b087      	sub	sp, #28
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	f023 0210 	bic.w	r2, r3, #16
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a1b      	ldr	r3, [r3, #32]
 80015c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80015da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	021b      	lsls	r3, r3, #8
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	f023 0320 	bic.w	r3, r3, #32
 80015f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	011b      	lsls	r3, r3, #4
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	4313      	orrs	r3, r2
 8001602:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4a1d      	ldr	r2, [pc, #116]	; (800167c <TIM_OC2_SetConfig+0xdc>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d10d      	bne.n	8001628 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001612:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	011b      	lsls	r3, r3, #4
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	4313      	orrs	r3, r2
 800161e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001626:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	4a14      	ldr	r2, [pc, #80]	; (800167c <TIM_OC2_SetConfig+0xdc>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d113      	bne.n	8001658 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001636:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800163e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685a      	ldr	r2, [r3, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	697a      	ldr	r2, [r7, #20]
 8001670:	621a      	str	r2, [r3, #32]
}
 8001672:	bf00      	nop
 8001674:	371c      	adds	r7, #28
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	40012c00 	.word	0x40012c00

08001680 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001680:	b480      	push	{r7}
 8001682:	b087      	sub	sp, #28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6a1b      	ldr	r3, [r3, #32]
 800169a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a1b      	ldr	r3, [r3, #32]
 80016a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f023 0303 	bic.w	r3, r3, #3
 80016c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68fa      	ldr	r2, [r7, #12]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80016d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	4313      	orrs	r3, r2
 80016e0:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a1d      	ldr	r2, [pc, #116]	; (800175c <TIM_OC3_SetConfig+0xdc>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d10d      	bne.n	8001706 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001704:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a14      	ldr	r2, [pc, #80]	; (800175c <TIM_OC3_SetConfig+0xdc>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d113      	bne.n	8001736 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800171c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	011b      	lsls	r3, r3, #4
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	4313      	orrs	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4313      	orrs	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685a      	ldr	r2, [r3, #4]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	621a      	str	r2, [r3, #32]
}
 8001750:	bf00      	nop
 8001752:	371c      	adds	r7, #28
 8001754:	46bd      	mov	sp, r7
 8001756:	bc80      	pop	{r7}
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40012c00 	.word	0x40012c00

08001760 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001760:	b480      	push	{r7}
 8001762:	b087      	sub	sp, #28
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800176a:	2300      	movs	r3, #0
 800176c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8001772:	2300      	movs	r3, #0
 8001774:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800179a:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017a2:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	021b      	lsls	r3, r3, #8
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017b6:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	031b      	lsls	r3, r3, #12
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a0f      	ldr	r2, [pc, #60]	; (8001804 <TIM_OC4_SetConfig+0xa4>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d109      	bne.n	80017e0 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017d2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	695b      	ldr	r3, [r3, #20]
 80017d8:	019b      	lsls	r3, r3, #6
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	4313      	orrs	r3, r2
 80017de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	693a      	ldr	r2, [r7, #16]
 80017ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	621a      	str	r2, [r3, #32]
}
 80017fa:	bf00      	nop
 80017fc:	371c      	adds	r7, #28
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	40012c00 	.word	0x40012c00

08001808 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800181c:	2b01      	cmp	r3, #1
 800181e:	d101      	bne.n	8001824 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8001820:	2302      	movs	r3, #2
 8001822:	e044      	b.n	80018ae <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	4313      	orrs	r3, r2
 8001838:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	4313      	orrs	r3, r2
 8001846:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	4313      	orrs	r3, r2
 8001854:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4313      	orrs	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	4313      	orrs	r3, r2
 8001870:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	4313      	orrs	r3, r2
 800187e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	4313      	orrs	r3, r2
 800188c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	4313      	orrs	r3, r2
 800189a:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3714      	adds	r7, #20
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr

080018b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d101      	bne.n	80018d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80018cc:	2302      	movs	r3, #2
 80018ce:	e032      	b.n	8001936 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2202      	movs	r2, #2
 80018dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018ee:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6859      	ldr	r1, [r3, #4]
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	430a      	orrs	r2, r1
 8001900:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001910:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	6899      	ldr	r1, [r3, #8]
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	430a      	orrs	r2, r1
 8001922:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr

08001940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001944:	f7fe fc02 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001948:	f000 f812 	bl	8001970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194c:	f000 f8fa 	bl	8001b44 <MX_GPIO_Init>
  MX_DMA_Init();
 8001950:	f000 f8da 	bl	8001b08 <MX_DMA_Init>
  MX_TIM1_Init();
 8001954:	f000 f852 	bl	80019fc <MX_TIM1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8001958:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800195c:	4803      	ldr	r0, [pc, #12]	; (800196c <main+0x2c>)
 800195e:	f7ff f859 	bl	8000a14 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8001962:	2064      	movs	r0, #100	; 0x64
 8001964:	f7fe fc54 	bl	8000210 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8001968:	e7f6      	b.n	8001958 <main+0x18>
 800196a:	bf00      	nop
 800196c:	40010c00 	.word	0x40010c00

08001970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b090      	sub	sp, #64	; 0x40
 8001974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001976:	f107 0318 	add.w	r3, r7, #24
 800197a:	2228      	movs	r2, #40	; 0x28
 800197c:	2100      	movs	r1, #0
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fa92 	bl	8001ea8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
 8001990:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001992:	2301      	movs	r3, #1
 8001994:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001996:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800199a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800199c:	2300      	movs	r3, #0
 800199e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a0:	2301      	movs	r3, #1
 80019a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a4:	2302      	movs	r3, #2
 80019a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80019ae:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80019b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b4:	f107 0318 	add.w	r3, r7, #24
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff f83d 	bl	8000a38 <HAL_RCC_OscConfig>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80019c4:	f000 f90a 	bl	8001bdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c8:	230f      	movs	r3, #15
 80019ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019cc:	2302      	movs	r3, #2
 80019ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019de:	1d3b      	adds	r3, r7, #4
 80019e0:	2102      	movs	r1, #2
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff fa8c 	bl	8000f00 <HAL_RCC_ClockConfig>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80019ee:	f000 f8f5 	bl	8001bdc <Error_Handler>
  }
}
 80019f2:	bf00      	nop
 80019f4:	3740      	adds	r7, #64	; 0x40
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b090      	sub	sp, #64	; 0x40
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a02:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a0c:	f107 031c 	add.w	r3, r7, #28
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
 8001a1c:	615a      	str	r2, [r3, #20]
 8001a1e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a20:	463b      	mov	r3, r7
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]
 8001a2c:	611a      	str	r2, [r3, #16]
 8001a2e:	615a      	str	r2, [r3, #20]
 8001a30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a32:	4b33      	ldr	r3, [pc, #204]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a34:	4a33      	ldr	r2, [pc, #204]	; (8001b04 <MX_TIM1_Init+0x108>)
 8001a36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a38:	4b31      	ldr	r3, [pc, #196]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a3e:	4b30      	ldr	r3, [pc, #192]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8001a44:	4b2e      	ldr	r3, [pc, #184]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a4a:	4b2d      	ldr	r3, [pc, #180]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a50:	4b2b      	ldr	r3, [pc, #172]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a56:	4b2a      	ldr	r3, [pc, #168]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a5c:	4828      	ldr	r0, [pc, #160]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a5e:	f7ff fbdb 	bl	8001218 <HAL_TIM_PWM_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8001a68:	f000 f8b8 	bl	8001bdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a74:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4821      	ldr	r0, [pc, #132]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001a7c:	f7ff ff1c 	bl	80018b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001a86:	f000 f8a9 	bl	8001bdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a8a:	2360      	movs	r3, #96	; 0x60
 8001a8c:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a92:	2300      	movs	r3, #0
 8001a94:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a96:	2300      	movs	r3, #0
 8001a98:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa6:	f107 031c 	add.w	r3, r7, #28
 8001aaa:	2200      	movs	r2, #0
 8001aac:	4619      	mov	r1, r3
 8001aae:	4814      	ldr	r0, [pc, #80]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001ab0:	f7ff fbde 	bl	8001270 <HAL_TIM_PWM_ConfigChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001aba:	f000 f88f 	bl	8001bdc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ad2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ad6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001adc:	463b      	mov	r3, r7
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4807      	ldr	r0, [pc, #28]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001ae2:	f7ff fe91 	bl	8001808 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001aec:	f000 f876 	bl	8001bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001af0:	4803      	ldr	r0, [pc, #12]	; (8001b00 <MX_TIM1_Init+0x104>)
 8001af2:	f000 f8f3 	bl	8001cdc <HAL_TIM_MspPostInit>

}
 8001af6:	bf00      	nop
 8001af8:	3740      	adds	r7, #64	; 0x40
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000070 	.word	0x20000070
 8001b04:	40012c00 	.word	0x40012c00

08001b08 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <MX_DMA_Init+0x38>)
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	4a0b      	ldr	r2, [pc, #44]	; (8001b40 <MX_DMA_Init+0x38>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6153      	str	r3, [r2, #20]
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_DMA_Init+0x38>)
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2100      	movs	r1, #0
 8001b2a:	200c      	movs	r0, #12
 8001b2c:	f7fe fc65 	bl	80003fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b30:	200c      	movs	r0, #12
 8001b32:	f7fe fc7e 	bl	8000432 <HAL_NVIC_EnableIRQ>

}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40021000 	.word	0x40021000

08001b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4a:	f107 0310 	add.w	r3, r7, #16
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b58:	4b1e      	ldr	r3, [pc, #120]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	4a1d      	ldr	r2, [pc, #116]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b5e:	f043 0320 	orr.w	r3, r3, #32
 8001b62:	6193      	str	r3, [r2, #24]
 8001b64:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0320 	and.w	r3, r3, #32
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b70:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b76:	f043 0308 	orr.w	r3, r3, #8
 8001b7a:	6193      	str	r3, [r2, #24]
 8001b7c:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f003 0308 	and.w	r3, r3, #8
 8001b84:	60bb      	str	r3, [r7, #8]
 8001b86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	4a11      	ldr	r2, [pc, #68]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	6193      	str	r3, [r2, #24]
 8001b94:	4b0f      	ldr	r3, [pc, #60]	; (8001bd4 <MX_GPIO_Init+0x90>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ba6:	480c      	ldr	r0, [pc, #48]	; (8001bd8 <MX_GPIO_Init+0x94>)
 8001ba8:	f7fe ff1c 	bl	80009e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001bac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bbe:	f107 0310 	add.w	r3, r7, #16
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4804      	ldr	r0, [pc, #16]	; (8001bd8 <MX_GPIO_Init+0x94>)
 8001bc6:	f7fe fdaf 	bl	8000728 <HAL_GPIO_Init>

}
 8001bca:	bf00      	nop
 8001bcc:	3720      	adds	r7, #32
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40010c00 	.word	0x40010c00

08001bdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr

08001be8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <HAL_MspInit+0x5c>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	4a14      	ldr	r2, [pc, #80]	; (8001c44 <HAL_MspInit+0x5c>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6193      	str	r3, [r2, #24]
 8001bfa:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <HAL_MspInit+0x5c>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c06:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <HAL_MspInit+0x5c>)
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	4a0e      	ldr	r2, [pc, #56]	; (8001c44 <HAL_MspInit+0x5c>)
 8001c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c10:	61d3      	str	r3, [r2, #28]
 8001c12:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <HAL_MspInit+0x5c>)
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c1e:	4b0a      	ldr	r3, [pc, #40]	; (8001c48 <HAL_MspInit+0x60>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	4a04      	ldr	r2, [pc, #16]	; (8001c48 <HAL_MspInit+0x60>)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40010000 	.word	0x40010000

08001c4c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a1c      	ldr	r2, [pc, #112]	; (8001ccc <HAL_TIM_PWM_MspInit+0x80>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d132      	bne.n	8001cc4 <HAL_TIM_PWM_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c5e:	4b1c      	ldr	r3, [pc, #112]	; (8001cd0 <HAL_TIM_PWM_MspInit+0x84>)
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	4a1b      	ldr	r2, [pc, #108]	; (8001cd0 <HAL_TIM_PWM_MspInit+0x84>)
 8001c64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c68:	6193      	str	r3, [r2, #24]
 8001c6a:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <HAL_TIM_PWM_MspInit+0x84>)
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001c76:	4b17      	ldr	r3, [pc, #92]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001c78:	4a17      	ldr	r2, [pc, #92]	; (8001cd8 <HAL_TIM_PWM_MspInit+0x8c>)
 8001c7a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c7c:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001c7e:	2210      	movs	r2, #16
 8001c80:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c82:	4b14      	ldr	r3, [pc, #80]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001c8a:	2280      	movs	r2, #128	; 0x80
 8001c8c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001c90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c94:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c96:	4b0f      	ldr	r3, [pc, #60]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001c9c:	4b0d      	ldr	r3, [pc, #52]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001ca2:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001ca8:	480a      	ldr	r0, [pc, #40]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001caa:	f7fe fbdd 	bl	8000468 <HAL_DMA_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_TIM_PWM_MspInit+0x6c>
    {
      Error_Handler();
 8001cb4:	f7ff ff92 	bl	8001bdc <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a06      	ldr	r2, [pc, #24]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001cbc:	625a      	str	r2, [r3, #36]	; 0x24
 8001cbe:	4a05      	ldr	r2, [pc, #20]	; (8001cd4 <HAL_TIM_PWM_MspInit+0x88>)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001cc4:	bf00      	nop
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40012c00 	.word	0x40012c00
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	2000002c 	.word	0x2000002c
 8001cd8:	4002001c 	.word	0x4002001c

08001cdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b088      	sub	sp, #32
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 0310 	add.w	r3, r7, #16
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a10      	ldr	r2, [pc, #64]	; (8001d38 <HAL_TIM_MspPostInit+0x5c>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d118      	bne.n	8001d2e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <HAL_TIM_MspPostInit+0x60>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4a0e      	ldr	r2, [pc, #56]	; (8001d3c <HAL_TIM_MspPostInit+0x60>)
 8001d02:	f043 0304 	orr.w	r3, r3, #4
 8001d06:	6193      	str	r3, [r2, #24]
 8001d08:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <HAL_TIM_MspPostInit+0x60>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	60fb      	str	r3, [r7, #12]
 8001d12:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2302      	movs	r3, #2
 8001d20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d22:	f107 0310 	add.w	r3, r7, #16
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	; (8001d40 <HAL_TIM_MspPostInit+0x64>)
 8001d2a:	f7fe fcfd 	bl	8000728 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d2e:	bf00      	nop
 8001d30:	3720      	adds	r7, #32
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40012c00 	.word	0x40012c00
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	40010800 	.word	0x40010800

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr

08001d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <HardFault_Handler+0x4>

08001d56 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <MemManage_Handler+0x4>

08001d5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <BusFault_Handler+0x4>

08001d62 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d66:	e7fe      	b.n	8001d66 <UsageFault_Handler+0x4>

08001d68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr

08001d80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr

08001d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d90:	f7fe fa22 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <DMA1_Channel2_IRQHandler+0x10>)
 8001d9e:	f7fe fbbd 	bl	800051c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2000002c 	.word	0x2000002c

08001dac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001db0:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <SystemInit+0x5c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a14      	ldr	r2, [pc, #80]	; (8001e08 <SystemInit+0x5c>)
 8001db6:	f043 0301 	orr.w	r3, r3, #1
 8001dba:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <SystemInit+0x5c>)
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	4911      	ldr	r1, [pc, #68]	; (8001e08 <SystemInit+0x5c>)
 8001dc2:	4b12      	ldr	r3, [pc, #72]	; (8001e0c <SystemInit+0x60>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <SystemInit+0x5c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a0e      	ldr	r2, [pc, #56]	; (8001e08 <SystemInit+0x5c>)
 8001dce:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dd6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	; (8001e08 <SystemInit+0x5c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a0a      	ldr	r2, [pc, #40]	; (8001e08 <SystemInit+0x5c>)
 8001dde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001de2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001de4:	4b08      	ldr	r3, [pc, #32]	; (8001e08 <SystemInit+0x5c>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	4a07      	ldr	r2, [pc, #28]	; (8001e08 <SystemInit+0x5c>)
 8001dea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001dee:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001df0:	4b05      	ldr	r3, [pc, #20]	; (8001e08 <SystemInit+0x5c>)
 8001df2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001df6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001df8:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <SystemInit+0x64>)
 8001dfa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dfe:	609a      	str	r2, [r3, #8]
#endif 
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	f8ff0000 	.word	0xf8ff0000
 8001e10:	e000ed00 	.word	0xe000ed00

08001e14 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e14:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e16:	e003      	b.n	8001e20 <LoopCopyDataInit>

08001e18 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e18:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e1a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e1c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e1e:	3104      	adds	r1, #4

08001e20 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e20:	480a      	ldr	r0, [pc, #40]	; (8001e4c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e22:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e24:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e26:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e28:	d3f6      	bcc.n	8001e18 <CopyDataInit>
  ldr r2, =_sbss
 8001e2a:	4a0a      	ldr	r2, [pc, #40]	; (8001e54 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e2c:	e002      	b.n	8001e34 <LoopFillZerobss>

08001e2e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e2e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e30:	f842 3b04 	str.w	r3, [r2], #4

08001e34 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e36:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e38:	d3f9      	bcc.n	8001e2e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e3a:	f7ff ffb7 	bl	8001dac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e3e:	f000 f80f 	bl	8001e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e42:	f7ff fd7d 	bl	8001940 <main>
  bx lr
 8001e46:	4770      	bx	lr
  ldr r3, =_sidata
 8001e48:	08001efc 	.word	0x08001efc
  ldr r0, =_sdata
 8001e4c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e50:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001e54:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001e58:	200000b0 	.word	0x200000b0

08001e5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e5c:	e7fe      	b.n	8001e5c <ADC1_2_IRQHandler>
	...

08001e60 <__libc_init_array>:
 8001e60:	b570      	push	{r4, r5, r6, lr}
 8001e62:	2500      	movs	r5, #0
 8001e64:	4e0c      	ldr	r6, [pc, #48]	; (8001e98 <__libc_init_array+0x38>)
 8001e66:	4c0d      	ldr	r4, [pc, #52]	; (8001e9c <__libc_init_array+0x3c>)
 8001e68:	1ba4      	subs	r4, r4, r6
 8001e6a:	10a4      	asrs	r4, r4, #2
 8001e6c:	42a5      	cmp	r5, r4
 8001e6e:	d109      	bne.n	8001e84 <__libc_init_array+0x24>
 8001e70:	f000 f822 	bl	8001eb8 <_init>
 8001e74:	2500      	movs	r5, #0
 8001e76:	4e0a      	ldr	r6, [pc, #40]	; (8001ea0 <__libc_init_array+0x40>)
 8001e78:	4c0a      	ldr	r4, [pc, #40]	; (8001ea4 <__libc_init_array+0x44>)
 8001e7a:	1ba4      	subs	r4, r4, r6
 8001e7c:	10a4      	asrs	r4, r4, #2
 8001e7e:	42a5      	cmp	r5, r4
 8001e80:	d105      	bne.n	8001e8e <__libc_init_array+0x2e>
 8001e82:	bd70      	pop	{r4, r5, r6, pc}
 8001e84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e88:	4798      	blx	r3
 8001e8a:	3501      	adds	r5, #1
 8001e8c:	e7ee      	b.n	8001e6c <__libc_init_array+0xc>
 8001e8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e92:	4798      	blx	r3
 8001e94:	3501      	adds	r5, #1
 8001e96:	e7f2      	b.n	8001e7e <__libc_init_array+0x1e>
 8001e98:	08001ef4 	.word	0x08001ef4
 8001e9c:	08001ef4 	.word	0x08001ef4
 8001ea0:	08001ef4 	.word	0x08001ef4
 8001ea4:	08001ef8 	.word	0x08001ef8

08001ea8 <memset>:
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	4402      	add	r2, r0
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d100      	bne.n	8001eb2 <memset+0xa>
 8001eb0:	4770      	bx	lr
 8001eb2:	f803 1b01 	strb.w	r1, [r3], #1
 8001eb6:	e7f9      	b.n	8001eac <memset+0x4>

08001eb8 <_init>:
 8001eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eba:	bf00      	nop
 8001ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ebe:	bc08      	pop	{r3}
 8001ec0:	469e      	mov	lr, r3
 8001ec2:	4770      	bx	lr

08001ec4 <_fini>:
 8001ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ec6:	bf00      	nop
 8001ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eca:	bc08      	pop	{r3}
 8001ecc:	469e      	mov	lr, r3
 8001ece:	4770      	bx	lr
