==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'hls_fastCorner/src/fast_detector.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 103.672 ; gain = 45.313
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 103.711 ; gain = 45.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 157.789 ; gain = 99.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 163.184 ; gain = 104.824
INFO: [XFORM 203-102] Partitioning array 'circle4_' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'circle3_' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'feedback' into 'feedbackWrapperAndOutputResult' (hls_fastCorner/src/fast_detector.cpp:1454) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop parseEventsLoop (hls_fastCorner/src/fast_detector.cpp:1519)  of function 'parseEvents'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_parseEventsLoop', detected/extracted 3 process function(s): 
	 'getXandY'
	 'fastCorner'
	 'feedbackWrapperAndOutputResult'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 202.969 ; gain = 144.609
WARNING: [XFORM 203-631] Renaming function 'feedbackWrapperAndOutputResult' to 'feedbackWrapperAndOu' (hls_fastCorner/src/fast_detector.cpp:1373:5)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (hls_fastCorner/src/fast_detector.cpp:1518:56)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_parseEventsLoop' to 'dataflow_in_loop_par' (hls_fastCorner/src/fast_detector.cpp:1480:4)
WARNING: [XFORM 203-631] Renaming function 'FastDetectorisFeature' to 'FastDetectorisFeatur' (hls_fastCorner/src/fast_detector.cpp:41:68)
WARNING: [XFORM 203-562] Loop 'FastDetectorisFeature_label0' (hls_fastCorner/src/fast_detector.cpp:79) in function 'FastDetectorisFeatur' has unknown bound because it has multiple exiting blocks.
WARNING: [XFORM 203-562] Loop 'FastDetectorisFeature_label3' (hls_fastCorner/src/fast_detector.cpp:128) in function 'FastDetectorisFeatur' has unknown bound because it has multiple exiting blocks.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 260.383 ; gain = 202.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (hls_fastCorner/src/fast_detector.cpp:1525): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (hls_fastCorner/src/fast_detector.cpp:1527): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.167 seconds; current allocated memory: 210.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 210.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FastDetectorisFeatur'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'pix_x' (0 ns)
	'mul' operation ('tmp_s', hls_fastCorner/src/fast_detector.cpp:41) (3.36 ns)
	'add' operation ('tmp_6', hls_fastCorner/src/fast_detector.cpp:41) (3.02 ns)
	'getelementptr' operation ('sae_V_addr', hls_fastCorner/src/fast_detector.cpp:41) (0 ns)
	'store' operation (hls_fastCorner/src/fast_detector.cpp:41) of variable 'tmp', hls_fastCorner/src/fast_detector.cpp:41 on array 'sae_V' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 212.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 214.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 214.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 214.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 214.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 214.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 214.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 215.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 215.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 215.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 215.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 215.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getXandY'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 216.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FastDetectorisFeatur'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_sae_V' to 'FastDetectorisFeabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle3_1' to 'FastDetectorisFeacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle3_0' to 'FastDetectorisFeadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle4_1' to 'FastDetectorisFeaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_circle4_0' to 'FastDetectorisFeafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_dcmp_64ns_64ns_1_1_1' to 'parseEvents_dcmp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_uitodp_32ns_64_6_1' to 'parseEvents_uitodhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_srem_32ns_6ns_32_36_seq_1' to 'parseEvents_srem_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_9ns_8ns_8ns_16_1_1' to 'parseEvents_mac_mjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_3s_8ns_9ns_10s_17_1_1' to 'parseEvents_ama_akbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_8ns_4s_9ns_10s_17_1_1' to 'parseEvents_ama_albW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_4s_8ns_9ns_10s_17_1_1' to 'parseEvents_ama_amb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_akbM': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_albW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_amb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_dcmp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_srem_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_uitodhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FastDetectorisFeatur'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 219.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fastCorner'.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 220.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedbackWrapperAndOu_OFRetRegs' to 'feedbackWrapperAnncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackWrapperAndOu'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 220.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fastCorner_U0' to 'start_for_fastCorocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_feedbackWrapperAndOu_U0' to 'start_for_feedbacpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_par'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 220.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 221.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/outLed_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'sae_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'areaEventThrBak' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'parseEvents/outLed_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 221.601 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_srem_ibs_div'
INFO: [RTMG 210-278] Implementing memory 'FastDetectorisFeabkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeacud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeadEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeaeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeafYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedbackWrapperAnncg_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w15_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w6_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fastCorocq' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feedbacpcA' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 288.098 ; gain = 229.738
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 30.633 seconds; peak allocated memory: 221.601 MB.
