;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 19/11/2021 19:56:31
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF38  	GOTO        112
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF23  	GOTO        70
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xF000EF28  	GOTO        80
_ligaMotor1:
;aula9.c,43 :: 		void ligaMotor1()
;aula9.c,45 :: 		if(B0 == 1)
0x001C	0xB081      	BTFSC       RB0_bit, BitPos(RB0_bit+0) 
;aula9.c,47 :: 		Motor1 = 1;
0x001E	0x8083      	BSF         RD0_bit, BitPos(RD0_bit+0) 
;aula9.c,48 :: 		}
L_ligaMotor12:
;aula9.c,49 :: 		}
L_end_ligaMotor1:
0x0020	0x0012      	RETURN      0
; end of _ligaMotor1
_ConfigPIC:
;aula9.c,22 :: 		void ConfigPIC()
;aula9.c,24 :: 		TRISD0_bit = 0;// rd0 saida (motor1)
0x0022	0x9095      	BCF         TRISD0_bit, BitPos(TRISD0_bit+0) 
;aula9.c,25 :: 		TRISB0_bit = 1;// rb0 entrada (b0)
0x0024	0x8093      	BSF         TRISB0_bit, BitPos(TRISB0_bit+0) 
;aula9.c,26 :: 		ADCON1 = 0x0F;// configura os pinos do PORTB como digitais
0x0026	0x0E0F      	MOVLW       15
0x0028	0x6EC1      	MOVWF       ADCON1 
;aula9.c,27 :: 		TRISB1_bit = 1;// rb1 entrada (int1)
0x002A	0x8293      	BSF         TRISB1_bit, BitPos(TRISB1_bit+0) 
;aula9.c,28 :: 		Motor1 = 0;
0x002C	0x9083      	BCF         RD0_bit, BitPos(RD0_bit+0) 
;aula9.c,29 :: 		GIEH_bit = 1;// chave geral e alta prioridade
0x002E	0x8EF2      	BSF         GIEH_bit, BitPos(GIEH_bit+0) 
;aula9.c,30 :: 		PEIE_bit = 1;// Periféricos e baixa prioridade
0x0030	0x8CF2      	BSF         PEIE_bit, BitPos(PEIE_bit+0) 
;aula9.c,31 :: 		IPEN_bit = 1;// familia PIC18
0x0032	0x8ED0      	BSF         IPEN_bit, BitPos(IPEN_bit+0) 
;aula9.c,32 :: 		INT1IE_bit = 1;// habilita interrupção int1
0x0034	0x86F0      	BSF         INT1IE_bit, BitPos(INT1IE_bit+0) 
;aula9.c,33 :: 		INT1IP_bit = 1;// alta prioridade
0x0036	0x8CF0      	BSF         INT1IP_bit, BitPos(INT1IP_bit+0) 
;aula9.c,34 :: 		INTEDG1_bit = 1;// borda de subida
0x0038	0x8AF1      	BSF         INTEDG1_bit, BitPos(INTEDG1_bit+0) 
;aula9.c,35 :: 		INT1IF_bit = 0;// reset flag interrupção
0x003A	0x90F0      	BCF         INT1IF_bit, BitPos(INT1IF_bit+0) 
;aula9.c,37 :: 		INT2IE_bit = 1;// habilita interrupção B2 INTCON3.INT2IE
0x003C	0x88F0      	BSF         INT2IE_bit, BitPos(INT2IE_bit+0) 
;aula9.c,38 :: 		INT2IP_bit = 0;// baixa prioridade
0x003E	0x9EF0      	BCF         INT2IP_bit, BitPos(INT2IP_bit+0) 
;aula9.c,39 :: 		INTEDG2_bit = 1;// borda de subida
0x0040	0x88F1      	BSF         INTEDG2_bit, BitPos(INTEDG2_bit+0) 
;aula9.c,40 :: 		INT2IF_bit = 0;// reset flag interrupção
0x0042	0x92F0      	BCF         INT2IF_bit, BitPos(INT2IF_bit+0) 
;aula9.c,42 :: 		}
L_end_ConfigPIC:
0x0044	0x0012      	RETURN      0
; end of _ConfigPIC
_interrupt:
;aula9.c,4 :: 		void interrupt() //0008h
;aula9.c,6 :: 		if(INT1IF_bit == 1)
0x0046	0xA0F0      	BTFSS       INT1IF_bit, BitPos(INT1IF_bit+0) 
0x0048	0xD002      	BRA         L_interrupt0
;aula9.c,8 :: 		Motor1 = 0;
0x004A	0x9083      	BCF         RD0_bit, BitPos(RD0_bit+0) 
;aula9.c,9 :: 		INT1IF_bit = 0;
0x004C	0x90F0      	BCF         INT1IF_bit, BitPos(INT1IF_bit+0) 
;aula9.c,10 :: 		}
L_interrupt0:
;aula9.c,11 :: 		}
L_end_interrupt:
L__interrupt6:
0x004E	0x0011      	RETFIE      1
; end of _interrupt
_interrupt_low:
0x0050	0x6E15      	MOVWF       ___Low_saveWREG 
0x0052	0xF016CFD8  	MOVFF       STATUS, ___Low_saveSTATUS
0x0056	0xF017CFE0  	MOVFF       BSR, ___Low_saveBSR
;aula9.c,13 :: 		void interrupt_low() //0018h  vetor baixa
;aula9.c,15 :: 		if(INT2IF_bit == 1)
0x005A	0xA2F0      	BTFSS       INT2IF_bit, BitPos(INT2IF_bit+0) 
0x005C	0xD002      	BRA         L_interrupt_low1
;aula9.c,17 :: 		Motor1 = 1;
0x005E	0x8083      	BSF         RD0_bit, BitPos(RD0_bit+0) 
;aula9.c,18 :: 		INT2IF_bit = 0;
0x0060	0x92F0      	BCF         INT2IF_bit, BitPos(INT2IF_bit+0) 
;aula9.c,19 :: 		}
L_interrupt_low1:
;aula9.c,20 :: 		}
L_end_interrupt_low:
L__interrupt_low8:
0x0062	0x5017      	MOVF        ___Low_saveBSR, 0 
0x0064	0x6EE0      	MOVWF       BSR 
0x0066	0x5016      	MOVF        ___Low_saveSTATUS, 0 
0x0068	0x6ED8      	MOVWF       STATUS 
0x006A	0x3A15      	SWAPF       ___Low_saveWREG, 1 
0x006C	0x3815      	SWAPF       ___Low_saveWREG, 0 
0x006E	0x0010      	RETFIE      0
; end of _interrupt_low
_main:
;aula9.c,50 :: 		void main()
;aula9.c,52 :: 		ConfigPIC();
0x0070	0xDFD8      	RCALL       _ConfigPIC
;aula9.c,53 :: 		while(1)
L_main3:
;aula9.c,55 :: 		ligaMotor1();
0x0072	0xDFD4      	RCALL       _ligaMotor1
;aula9.c,56 :: 		}
0x0074	0xD7FE      	BRA         L_main3
;aula9.c,57 :: 		}
L_end_main:
0x0076	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C       [6]    _ligaMotor1
0x0022      [36]    _ConfigPIC
0x0046      [10]    _interrupt
0x0050      [32]    _interrupt_low
0x0070       [8]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    ___Low_saveWREG
0x0016       [1]    ___Low_saveSTATUS
0x0017       [1]    ___Low_saveBSR
0x0F81       [0]    RB0_bit
0x0F83       [0]    RD0_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [0]    TRISB0_bit
0x0F95       [0]    TRISD0_bit
0x0FC1       [1]    ADCON1
0x0FD0       [0]    IPEN_bit
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT1IF_bit
0x0FF0       [0]    INT1IE_bit
0x0FF0       [0]    INT2IF_bit
0x0FF1       [0]    INTEDG2_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    PEIE_bit
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
