Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 02:14:59 2022
| Host         : DESKTOP-DRQ6LGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.171        0.000                      0                  407        0.169        0.000                      0                  407        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.171        0.000                      0                  407        0.169        0.000                      0                  407        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.627%)  route 3.676ns (86.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.789     9.397    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y37         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.448    14.853    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[12]/C
                         clock pessimism              0.179    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X53Y37         FDRE (Setup_fdre_C_R)       -0.429    14.568    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.580ns (14.085%)  route 3.538ns (85.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.259    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.447    14.852    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[10]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X53Y36         FDRE (Setup_fdre_C_R)       -0.429    14.567    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.580ns (14.085%)  route 3.538ns (85.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.259    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.447    14.852    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[11]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X53Y36         FDRE (Setup_fdre_C_R)       -0.429    14.567    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.580ns (14.085%)  route 3.538ns (85.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.259    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.447    14.852    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[8]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X53Y36         FDRE (Setup_fdre_C_R)       -0.429    14.567    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.580ns (14.085%)  route 3.538ns (85.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.651     9.259    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.447    14.852    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y36         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[9]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X53Y36         FDRE (Setup_fdre_C_R)       -0.429    14.567    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.152ns (28.017%)  route 2.960ns (71.983%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.568     5.152    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  betaCPU/matrix_decoder8/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.882     6.553    betaCPU/matrix_decoder8/matrix_writer/M_ctr_q[2]
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.153     6.706 f  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[4]_i_5__2/O
                         net (fo=1, routed)           0.501     7.207    betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[4]_i_5__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I3_O)        0.331     7.538 r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[4]_i_4__2/O
                         net (fo=10, routed)          0.993     8.531    betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[4]_i_4__2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.150     8.681 r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[4]_i_1__2/O
                         net (fo=8, routed)           0.583     9.264    betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[4]_i_1__2_n_0
    SLICE_X51Y44         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.452    14.857    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[1]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X51Y44         FDRE (Setup_fdre_C_CE)      -0.413    14.668    betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.580ns (14.473%)  route 3.428ns (85.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.540     9.149    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[0]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X53Y34         FDRE (Setup_fdre_C_R)       -0.429    14.566    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.580ns (14.473%)  route 3.428ns (85.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.540     9.149    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[1]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X53Y34         FDRE (Setup_fdre_C_R)       -0.429    14.566    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.580ns (14.473%)  route 3.428ns (85.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.540     9.149    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[2]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X53Y34         FDRE (Setup_fdre_C_R)       -0.429    14.566    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.580ns (14.473%)  route 3.428ns (85.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=88, routed)          2.887     8.484    betaCPU/matrix_decoder5/matrix_writer/Q[0]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.540     9.149    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.446    14.851    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[3]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X53Y34         FDRE (Setup_fdre_C_R)       -0.429    14.566    betaCPU/matrix_decoder5/matrix_writer/M_rst_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.446%)  route 0.124ns (39.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.506    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.124     1.770    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X54Y89         LUT5 (Prop_lut5_I1_O)        0.048     1.818 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.818    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X54Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     2.022    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.131     1.650    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.506    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.124     1.770    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.045     1.815 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.815    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[2]_i_1__1_n_0
    SLICE_X54Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     2.022    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.120     1.639    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.296%)  route 0.128ns (40.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.562     1.506    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.128     1.774    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X54Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.819 r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q[3]_i_1__0_n_0
    SLICE_X54Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     2.022    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121     1.640    betaCPU/matrix_decoder6/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.510    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y44         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[1]/Q
                         net (fo=147, routed)         0.138     1.788    betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[4]_0[1]
    SLICE_X50Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[0]_rep__1_i_1__2/O
                         net (fo=1, routed)           0.000     1.833    betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q[0]_rep__1_i_1__2_n_0
    SLICE_X50Y44         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.837     2.027    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/C
                         clock pessimism             -0.504     1.523    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.121     1.644    betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.555     1.499    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.131     1.771    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X48Y79         LUT5 (Prop_lut5_I1_O)        0.048     1.819 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.819    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X48Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.822     2.012    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.107     1.619    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.392ns (68.009%)  route 0.184ns (31.991%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.567     1.511    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.184     1.835    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]
    SLICE_X48Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q[0]_i_5__2/O
                         net (fo=1, routed)           0.000     1.880    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q[0]_i_5__2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.032 r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     2.033    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.087 r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.087    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]_i_1__2_n_7
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.834     2.024    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.555     1.499    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.131     1.771    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[2]_i_1__0_n_0
    SLICE_X48Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.822     2.012    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.091     1.603    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.555     1.499    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=17, routed)          0.132     1.772    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[2]_0[0]
    SLICE_X48Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.817 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.817    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[3]_i_1__1_n_0
    SLICE_X48Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.822     2.012    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.092     1.604    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.403ns (68.608%)  route 0.184ns (31.392%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.567     1.511    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.184     1.835    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]
    SLICE_X48Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q[0]_i_5__2/O
                         net (fo=1, routed)           0.000     1.880    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q[0]_i_5__2_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.032 r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     2.033    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.098 r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.098    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[4]_i_1__2_n_5
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.834     2.024    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    betaCPU/matrix_decoder8/matrix_writer/M_rst_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.563     1.507    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y90         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[1]/Q
                         net (fo=147, routed)         0.128     1.798    betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[4]_0[1]
    SLICE_X51Y90         LUT3 (Prop_lut3_I1_O)        0.048     1.846 r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.846    betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q[2]_i_1__1_n_0
    SLICE_X51Y90         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.833     2.023    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.107     1.627    betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y29   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   betaCPU/matrix_decoder5/matrix_writer/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y29   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y29   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y29   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y29   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y31   betaCPU/matrix_decoder5/matrix_writer/M_bit_ctr_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.931ns  (logic 5.487ns (34.445%)  route 10.443ns (65.555%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.558     5.142    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  betaCPU/matrix_decoder5/matrix_writer/M_pixel_ctr_q_reg[1]/Q
                         net (fo=147, routed)         3.693     9.255    betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_18_0[1]
    SLICE_X37Y26         MUXF8 (Prop_muxf8_S_O)       0.448     9.703 r  betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_128/O
                         net (fo=1, routed)           0.773    10.475    betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_128_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I5_O)        0.316    10.791 r  betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_47/O
                         net (fo=1, routed)           0.971    11.762    betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_47_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.886 r  betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_18/O
                         net (fo=1, routed)           0.665    12.551    betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_18_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  betaCPU/matrix_decoder5/white_letters/bot_display_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.675    betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_1_0
    SLICE_X47Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    12.892 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.042    13.934    betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_3_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I1_O)        0.299    14.233 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.300    17.533    bot_display_OBUF[0]
    F5                   OBUF (Prop_obuf_I_O)         3.540    21.073 r  bot_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.073    bot_display[0]
    F5                                                                r  bot_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.834ns  (logic 5.491ns (34.677%)  route 10.343ns (65.323%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.570     5.154    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  betaCPU/matrix_decoder8/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=91, routed)          3.228     8.839    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_271_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.963 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.811     9.774    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_600_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.898 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_336/O
                         net (fo=1, routed)           1.022    10.920    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_336_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.044 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.000    11.044    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_122_n_0
    SLICE_X46Y37         MUXF7 (Prop_muxf7_I1_O)      0.214    11.258 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.258    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_45_n_0
    SLICE_X46Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    11.346 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           1.046    12.392    betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_17_n_0
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.319    12.711 r  betaCPU/matrix_decoder8/white_letters/bot_display_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.711    betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_1_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    12.928 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.664    13.592    betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.299    13.891 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.572    17.463    bot_display_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         3.526    20.989 r  bot_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.989    bot_display[3]
    D5                                                                r  bot_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.403ns  (logic 5.678ns (36.863%)  route 9.725ns (63.137%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.557     5.141    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  betaCPU/matrix_decoder6/matrix_writer/M_pixel_ctr_q_reg[0]_rep__1/Q
                         net (fo=91, routed)          3.060     8.719    betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_40_0
    SLICE_X58Y99         LUT5 (Prop_lut5_I1_O)        0.152     8.871 r  betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_254/O
                         net (fo=1, routed)           0.799     9.670    betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_254_n_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I0_O)        0.326     9.996 r  betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_91/O
                         net (fo=1, routed)           0.000     9.996    betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_91_n_0
    SLICE_X57Y99         MUXF7 (Prop_muxf7_I0_O)      0.212    10.208 r  betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_35/O
                         net (fo=1, routed)           1.162    11.370    betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_35_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.299    11.669 r  betaCPU/matrix_decoder6/white_letters/bot_display_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.028    12.697    betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_3_1
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.821 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.821    betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_6_n_0
    SLICE_X54Y94         MUXF7 (Prop_muxf7_I0_O)      0.209    13.030 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.168    14.198    betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_3_n_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.297    14.495 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.508    17.003    bot_display_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.541    20.544 r  bot_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.544    bot_display[1]
    E5                                                                r  bot_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder7/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.656ns  (logic 4.729ns (32.263%)  route 9.928ns (67.737%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.546     5.130    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y80         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  betaCPU/matrix_decoder7/matrix_writer/M_pixel_ctr_q_reg[0]_rep/Q
                         net (fo=91, routed)          3.084     8.670    betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_271_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.794 r  betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_160/O
                         net (fo=1, routed)           0.689     9.483    betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_160_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.607 r  betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_57/O
                         net (fo=1, routed)           1.218    10.825    betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_57_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.949 r  betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_22/O
                         net (fo=1, routed)           0.813    11.762    betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_22_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.886 r  betaCPU/matrix_decoder7/white_letters/bot_display_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.815    12.701    betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_1_1
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.825 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.947    13.772    betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_4_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.896 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.362    16.258    bot_display_OBUF[2]
    D6                   OBUF (Prop_obuf_I_O)         3.529    19.786 r  bot_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.786    bot_display[2]
    D6                                                                r  bot_display[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.456ns (62.054%)  route 0.891ns (37.946%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.555     1.499    betaCPU/matrix_decoder7/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.213     1.840    betaCPU/matrix_decoder7/matrix_writer/M_bit_ctr_q[4]
    SLICE_X49Y79         LUT6 (Prop_lut6_I2_O)        0.099     1.939 r  betaCPU/matrix_decoder7/matrix_writer/bot_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.616    bot_display_OBUF[2]
    D6                   OBUF (Prop_obuf_I_O)         1.229     3.846 r  bot_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.846    bot_display[2]
    D6                                                                r  bot_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.428ns (59.210%)  route 0.984ns (40.790%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.561     1.505    betaCPU/matrix_decoder6/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y87         FDSE                                         r  betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  betaCPU/matrix_decoder6/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.241     1.887    betaCPU/matrix_decoder6/matrix_writer/M_state_d
    SLICE_X56Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  betaCPU/matrix_decoder6/matrix_writer/bot_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.743     2.674    bot_display_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.242     3.916 r  bot_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.916    bot_display[1]
    E5                                                                r  bot_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder5/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.427ns (53.578%)  route 1.236ns (46.422%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.503    betaCPU/matrix_decoder5/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y31         FDSE                                         r  betaCPU/matrix_decoder5/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  betaCPU/matrix_decoder5/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.182     1.826    betaCPU/matrix_decoder5/matrix_writer/M_state_d
    SLICE_X52Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.871 r  betaCPU/matrix_decoder5/matrix_writer/bot_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.925    bot_display_OBUF[0]
    F5                   OBUF (Prop_obuf_I_O)         1.241     4.166 r  bot_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.166    bot_display[0]
    F5                                                                r  bot_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bot_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.454ns (50.252%)  route 1.439ns (49.748%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.566     1.510    betaCPU/matrix_decoder8/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.223     1.861    betaCPU/matrix_decoder8/matrix_writer/M_bit_ctr_q[4]
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.099     1.960 r  betaCPU/matrix_decoder8/matrix_writer/bot_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.216     3.176    bot_display_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         1.227     4.403 r  bot_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.403    bot_display[3]
    D5                                                                r  bot_display[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.610ns  (logic 1.634ns (24.719%)  route 4.976ns (75.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.966 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.644     6.610    reset_cond/M_reset_cond_in
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.440     4.844    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.507ns  (logic 1.634ns (25.110%)  route 4.873ns (74.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.966 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     6.507    reset_cond/M_reset_cond_in
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.437     4.841    reset_cond/clk
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.507ns  (logic 1.634ns (25.110%)  route 4.873ns (74.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.966 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     6.507    reset_cond/M_reset_cond_in
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.437     4.841    reset_cond/clk
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.507ns  (logic 1.634ns (25.110%)  route 4.873ns (74.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.332     5.842    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.966 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     6.507    reset_cond/M_reset_cond_in
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.437     4.841    reset_cond/clk
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.322ns (13.115%)  route 2.136ns (86.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.950     2.227    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.272 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.458    reset_cond/M_reset_cond_in
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.829     2.019    reset_cond/clk
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.322ns (13.115%)  route 2.136ns (86.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.950     2.227    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.272 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.458    reset_cond/M_reset_cond_in
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.829     2.019    reset_cond/clk
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.322ns (13.115%)  route 2.136ns (86.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.950     2.227    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.272 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.458    reset_cond/M_reset_cond_in
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.829     2.019    reset_cond/clk
    SLICE_X50Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.322ns (12.839%)  route 2.189ns (87.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.950     2.227    reset_cond/rst_n_IBUF
    SLICE_X50Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.272 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.511    reset_cond/M_reset_cond_in
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     2.022    reset_cond/clk
    SLICE_X51Y60         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





