module test_bench;
    reg clk, reset;
	reg [31:0] a;
	reg [31:0] b;

	// Outputs
	wire [31:0] out;

	// Instantiate the Design Under Test (DUT)
	fp_mac dut ( 
		.a(a), 
		.b(b),
		.clk(clk),
		.reset(reset), 
		.out(out)
	);

	initial begin
 reset = 1;
		clk = 0;
		a = 0;
		b = 0;
		
#10;
		reset = 0;
                clk = 0;
                a = 32'h40DD0000;//-4.6;
		b = 32'h00DD0000;//-4.6
		
#20;
end	
     always #1 clk=(~clk);  
initial begin
#100 $finish
end
endmodule
