I 000045 55 1535          1461226645227 BEHV
(_unit VHDL (adder 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461226645227 2016.04.21 11:17:25)
  (_source (\./src/ADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 3589          1461226692212 BEHV
(_unit VHDL (addsub 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461226692211 2016.04.21 11:18:12)
  (_source (\./src/ADDSUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226692150)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 14 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 15 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 18 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 19 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 25 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 26 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 22 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 23 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 7323          1461226728556 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1461226728555 2016.04.21 11:18:48)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226728509)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(3)(1)(17)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(3)(1)(17)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(3)(1)(17)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(3)(0)(1)(17)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(3)(1)(17)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(3)(1)(17)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(3)(1)(17)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(3)(1)(17)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(3)(1)(17)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(3)(1)(17)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(3)(2)(0)(1)(14)(15)(16)(17)(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 7323          1461226733259 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1461226733258 2016.04.21 11:18:53)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226728509)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(3)(1)(17)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(3)(1)(17)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(3)(1)(17)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(3)(0)(1)(17)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(3)(1)(17)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(3)(1)(17)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(3)(1)(17)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(3)(1)(17)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(3)(1)(17)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(3)(1)(17)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(3)(2)(0)(1)(14)(15)(16)(17)(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 2092          1461226776103 BEHV
(_unit VHDL (counter 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461226776102 2016.04.21 11:19:36)
  (_source (\./src/COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226776041)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
      )
    )
  )
  (_instantiation TFF1 0 22 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
  )
  (_instantiation TFF2 0 23 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
  )
  (_object
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3(0)))(_sensitivity(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
I 000045 55 1553          1461226808791 BEHV
(_unit VHDL (decoder_3_8 0 4 (behv 0 9 ))
  (_version v35)
  (_time 1461226808805 2016.04.21 11:20:08)
  (_source (\./src/DECODER_3_8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 2955          1461226864821 TB
(_unit VHDL (demonstration 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461226864821 2016.04.21 11:21:04)
  (_source (\./src/DEMONSTRATION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 11 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 14 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 25 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 1367          1461226919009 BEHV
(_unit VHDL (ir 0 5 (behv 0 12 ))
  (_version v35)
  (_time 1461226919008 2016.04.21 11:21:59)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226918962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 6 (_entity (_in ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 4305          1461226959494 behv
(_unit VHDL (mux10to1 0 4 (behv 0 24 ))
  (_version v35)
  (_time 1461226959493 2016.04.21 11:22:39)
  (_source (\./src/MUX10TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226959416)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1212 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1214 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~1216 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~1218 0 17 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(7)(6)(5)(2)(1)(0)(3)(4)(8)(9)(12)(11)(10)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(13))(_sensitivity(7)(6)(5)(14)(2)(1)(3)(4)(8)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 15588         1461226985369 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1461226985368 2016.04.21 11:23:05)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226985306)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(0)(1))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1375          1461227015743 BEHV
(_unit VHDL (register_9 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461227015743 2016.04.21 11:23:35)
  (_source (\./src/REGISTER_9.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1407          1461227044634 BEHV
(_unit VHDL (register_16 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461227044633 2016.04.21 11:24:04)
  (_source (\./src/REGISTER_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1531          1461227102025 BEHV
(_unit VHDL (sub 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461227102024 2016.04.21 11:25:02)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1545          1461227139666 BEHV
(_unit VHDL (subtractor 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461227139665 2016.04.21 11:25:39)
  (_source (\./src/SUBTRACTOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 958           1461227167681 BEHV
(_unit VHDL (t_ff 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461227167680 2016.04.21 11:26:07)
  (_source (\./src/T_FF.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227167619)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ((i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 6796          1461227199166 TB
(_unit VHDL (test_control 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461227199165 2016.04.21 11:26:39)
  (_source (\./src/TEST_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 11 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 0 41 (_component CONTROL )
    (_port
      ((RUN)(T_RUN))
      ((RESETN)(T_RESET))
      ((INS)(T_INS))
      ((CNT)(T_CNT))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DONE)(T_DONE))
      ((DIN_OUT)(T_DIN_OUT))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
      ((ADDSUB)(T_ADDSUB))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~134 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~136 0 28 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~138 0 36 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)(6)(7)(8)(9)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 6796          1461227210087 TB
(_unit VHDL (test_control 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461227210086 2016.04.21 11:26:50)
  (_source (\./src/TEST_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 11 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 0 41 (_component CONTROL )
    (_port
      ((RUN)(T_RUN))
      ((RESETN)(T_RESET))
      ((INS)(T_INS))
      ((CNT)(T_CNT))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DONE)(T_DONE))
      ((DIN_OUT)(T_DIN_OUT))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
      ((ADDSUB)(T_ADDSUB))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~134 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~136 0 28 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~138 0 36 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)(6)(7)(8)(9)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 2524          1461227239650 TB
(_unit VHDL (test_counter 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461227239649 2016.04.21 11:27:19)
  (_source (\./src/TEST_COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 12 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 0 19 (_component COUNTER )
    (_port
      ((CLR)(T_CLR))
      ((CLK)(T_CLK))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~132 0 16 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 21 (_process 0 ((i 0)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 3587          1461227268837 TB
(_unit VHDL (test_processor 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461227268836 2016.04.21 11:27:48)
  (_source (\./src/TEST_PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 10 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 13 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 24 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 8358          1461227303821 TB
(_unit VHDL (testmux 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461227303821 2016.04.21 11:28:23)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 0 13 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~132 0 15 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~134 0 16 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~136 0 17 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~138 0 18 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1312 0 20 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1316 0 22 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1318 0 23 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation TESTMUX 0 47 (_component MUX10TO1 )
    (_port
      ((RN)(T_RN))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((D)(T_D))
      ((GOUT)(T_GOUT))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1322 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1324 0 32 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1324 0 34 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1324 0 35 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1324 0 37 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1324 0 38 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1324 0 39 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1324 0 40 (_architecture (_uni ))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1324 0 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 244 0 cfg_tb
(_configuration VHDL (cfg_tb 0 192 (TESTMUX))
  (_version v35)
  (_time 1461227303852 2016.04.21 11:28:23)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
I 000045 55 1535          1461227309822 BEHV
(_unit VHDL (adder 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461227309821 2016.04.21 11:28:29)
  (_source (\./src/ADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 3630          1461227360009 BEHV
(_unit VHDL (addsub 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461227360008 2016.04.21 11:29:20)
  (_source (\./src/ADDSUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226692150)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 14 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 15 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 18 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 19 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 25 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 26 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 22 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 23 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 7407          1461227364322 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1461227364321 2016.04.21 11:29:24)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226728509)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(3)(1)(17)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(3)(1)(17)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(3)(1)(17)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(3)(1)(0)(17)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(3)(1)(17)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(3)(1)(17)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(3)(1)(17)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(3)(1)(17)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(3)(1)(17)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(3)(1)(17)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(3)(2)(1)(0)(14)(15)(16)(17)(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 2162          1461227367759 BEHV
(_unit VHDL (counter 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461227367758 2016.04.21 11:29:27)
  (_source (\./src/COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226776041)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
      )
    )
  )
  (_instantiation TFF1 0 22 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 23 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3(0)))(_sensitivity(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
I 000043 55 3160          1461227372103 TB
(_unit VHDL (demonstration 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461227372102 2016.04.21 11:29:32)
  (_source (\./src/DEMONSTRATION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 11 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 14 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 25 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 1367          1461227375228 BEHV
(_unit VHDL (ir 0 5 (behv 0 12 ))
  (_version v35)
  (_time 1461227375227 2016.04.21 11:29:35)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226918962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 6 (_entity (_in ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 16049         1461227378181 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1461227378180 2016.04.21 11:29:38)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226985306)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(1)(0))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1375          1461227381494 BEHV
(_unit VHDL (register_9 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461227381493 2016.04.21 11:29:41)
  (_source (\./src/REGISTER_9.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1407          1461227385384 BEHV
(_unit VHDL (register_16 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461227385383 2016.04.21 11:29:45)
  (_source (\./src/REGISTER_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 16049         1461230256428 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1461230256427 2016.04.21 12:17:36)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226985306)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(1)(0))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1535          1461924798756 BEHV
(_unit VHDL (adder 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924798756 2016.04.29 13:13:18)
  (_source (\./src/ADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 3630          1461924799101 BEHV
(_unit VHDL (addsub 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924799100 2016.04.29 13:13:19)
  (_source (\./src/ADDSUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226692150)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 14 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 15 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 18 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 19 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 25 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 26 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 22 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 23 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(4)(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 7407          1461924799335 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1461924799334 2016.04.29 13:13:19)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226728509)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(1)(3)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(17)(1)(3)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(17)(1)(3)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(17)(1)(3)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(17)(0)(1)(3)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(17)(1)(3)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(17)(1)(3)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(17)(1)(3)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(17)(1)(3)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(17)(1)(3)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(17)(1)(3)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(14)(15)(16)(17)(18)(19)(20)(21)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 2162          1461924799617 BEHV
(_unit VHDL (counter 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924799616 2016.04.29 13:13:19)
  (_source (\./src/COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226776041)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
      )
    )
  )
  (_instantiation TFF1 0 22 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 23 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3(0)))(_sensitivity(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
I 000045 55 1553          1461924799820 BEHV
(_unit VHDL (decoder_3_8 0 4 (behv 0 9 ))
  (_version v35)
  (_time 1461924799819 2016.04.29 13:13:19)
  (_source (\./src/DECODER_3_8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 3160          1461924799992 TB
(_unit VHDL (demonstration 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924799991 2016.04.29 13:13:19)
  (_source (\./src/DEMONSTRATION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 11 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 14 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 25 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 1367          1461924800194 BEHV
(_unit VHDL (ir 0 5 (behv 0 12 ))
  (_version v35)
  (_time 1461924800194 2016.04.29 13:13:20)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226918962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 6 (_entity (_in ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 4305          1461924800398 behv
(_unit VHDL (mux10to1 0 4 (behv 0 24 ))
  (_version v35)
  (_time 1461924800397 2016.04.29 13:13:20)
  (_source (\./src/MUX10TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226959416)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1212 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1214 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~1216 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~1218 0 17 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(7)(8)(9)(12)(11)(10)(4)(5)(6)(3)(2)(1)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(13))(_sensitivity(7)(8)(9)(10)(4)(14)(5)(6)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 16049         1461924802773 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1461924802772 2016.04.29 13:13:22)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226985306)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(1)(0))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1375          1461924802960 BEHV
(_unit VHDL (register_9 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924802959 2016.04.29 13:13:22)
  (_source (\./src/REGISTER_9.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1407          1461924803148 BEHV
(_unit VHDL (register_16 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924803147 2016.04.29 13:13:23)
  (_source (\./src/REGISTER_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1531          1461924803335 BEHV
(_unit VHDL (sub 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924803334 2016.04.29 13:13:23)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1545          1461924803507 BEHV
(_unit VHDL (subtractor 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924803506 2016.04.29 13:13:23)
  (_source (\./src/SUBTRACTOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 958           1461924803695 BEHV
(_unit VHDL (t_ff 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924803694 2016.04.29 13:13:23)
  (_source (\./src/T_FF.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227167619)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ((i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 6796          1461924803882 TB
(_unit VHDL (test_control 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461924803881 2016.04.29 13:13:23)
  (_source (\./src/TEST_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 11 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 0 41 (_component CONTROL )
    (_port
      ((RUN)(T_RUN))
      ((RESETN)(T_RESET))
      ((INS)(T_INS))
      ((CNT)(T_CNT))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DONE)(T_DONE))
      ((DIN_OUT)(T_DIN_OUT))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
      ((ADDSUB)(T_ADDSUB))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~134 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~136 0 28 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~138 0 36 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)(6)(7)(8)(9)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 2524          1461924804147 TB
(_unit VHDL (test_counter 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924804147 2016.04.29 13:13:24)
  (_source (\./src/TEST_COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 12 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 0 19 (_component COUNTER )
    (_port
      ((CLR)(T_CLR))
      ((CLK)(T_CLK))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~132 0 16 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 21 (_process 0 ((i 0)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 3587          1461924804320 TB
(_unit VHDL (test_processor 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461924804319 2016.04.29 13:13:24)
  (_source (\./src/TEST_PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 10 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 13 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 24 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 8358          1461924804570 TB
(_unit VHDL (testmux 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924804569 2016.04.29 13:13:24)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 0 13 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~132 0 15 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~134 0 16 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~136 0 17 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~138 0 18 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1312 0 20 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1316 0 22 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1318 0 23 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation TESTMUX 0 47 (_component MUX10TO1 )
    (_port
      ((RN)(T_RN))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((D)(T_D))
      ((GOUT)(T_GOUT))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1322 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1324 0 32 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1324 0 34 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1324 0 35 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1324 0 37 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1324 0 38 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1324 0 39 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1324 0 40 (_architecture (_uni ))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1324 0 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 244 0 cfg_tb
(_configuration VHDL (cfg_tb 0 192 (TESTMUX))
  (_version v35)
  (_time 1461924804772 2016.04.29 13:13:24)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
I 000045 55 1535          1461924903414 BEHV
(_unit VHDL (adder 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924903413 2016.04.29 13:15:03)
  (_source (\./src/ADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 3630          1461924903585 BEHV
(_unit VHDL (addsub 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924903584 2016.04.29 13:15:03)
  (_source (\./src/ADDSUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226692150)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 14 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 15 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 18 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 19 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 25 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 26 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 22 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 23 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(4)(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 7407          1461924903773 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1461924903772 2016.04.29 13:15:03)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226728509)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(17)(3)(1)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(17)(3)(1)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(17)(3)(1)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(17)(3)(0)(1)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(17)(3)(1)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(17)(3)(1)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(17)(3)(1)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(17)(3)(1)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(17)(3)(1)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(17)(3)(1)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(14)(15)(16)(17)(18)(19)(20)(21)(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 2162          1461924903976 BEHV
(_unit VHDL (counter 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924903975 2016.04.29 13:15:03)
  (_source (\./src/COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226776041)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
      )
    )
  )
  (_instantiation TFF1 0 22 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 23 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3(0)))(_sensitivity(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
I 000045 55 1553          1461924906273 BEHV
(_unit VHDL (decoder_3_8 0 4 (behv 0 9 ))
  (_version v35)
  (_time 1461924906272 2016.04.29 13:15:06)
  (_source (\./src/DECODER_3_8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 3160          1461924908632 TB
(_unit VHDL (demonstration 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924908631 2016.04.29 13:15:08)
  (_source (\./src/DEMONSTRATION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 11 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 14 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 25 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 1367          1461924910929 BEHV
(_unit VHDL (ir 0 5 (behv 0 12 ))
  (_version v35)
  (_time 1461924910928 2016.04.29 13:15:10)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226918962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 6 (_entity (_in ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 4305          1461924913257 behv
(_unit VHDL (mux10to1 0 4 (behv 0 24 ))
  (_version v35)
  (_time 1461924913256 2016.04.29 13:15:13)
  (_source (\./src/MUX10TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226959416)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1212 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1214 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~1216 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~1218 0 17 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(5)(7)(8)(9)(12)(11)(10)(4)(6)(3)(2)(1)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(13))(_sensitivity(5)(7)(8)(9)(10)(4)(6)(3)(2)(1)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 16049         1461924913445 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1461924913444 2016.04.29 13:15:13)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226985306)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(1)(0))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1375          1461924913632 BEHV
(_unit VHDL (register_9 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924913631 2016.04.29 13:15:13)
  (_source (\./src/REGISTER_9.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1407          1461924913820 BEHV
(_unit VHDL (register_16 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924913819 2016.04.29 13:15:13)
  (_source (\./src/REGISTER_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1531          1461924914007 BEHV
(_unit VHDL (sub 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924914006 2016.04.29 13:15:14)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1545          1461924914226 BEHV
(_unit VHDL (subtractor 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924914225 2016.04.29 13:15:14)
  (_source (\./src/SUBTRACTOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 958           1461924914445 BEHV
(_unit VHDL (t_ff 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924914444 2016.04.29 13:15:14)
  (_source (\./src/T_FF.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227167619)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ((i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 6796          1461924914663 TB
(_unit VHDL (test_control 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461924914663 2016.04.29 13:15:14)
  (_source (\./src/TEST_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 11 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 0 41 (_component CONTROL )
    (_port
      ((RUN)(T_RUN))
      ((RESETN)(T_RESET))
      ((INS)(T_INS))
      ((CNT)(T_CNT))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DONE)(T_DONE))
      ((DIN_OUT)(T_DIN_OUT))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
      ((ADDSUB)(T_ADDSUB))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~134 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~136 0 28 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~138 0 36 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)(6)(7)(8)(9)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 2524          1461924914914 TB
(_unit VHDL (test_counter 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924914913 2016.04.29 13:15:14)
  (_source (\./src/TEST_COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 12 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 0 19 (_component COUNTER )
    (_port
      ((CLR)(T_CLR))
      ((CLK)(T_CLK))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~132 0 16 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 21 (_process 0 ((i 0)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 3587          1461924915101 TB
(_unit VHDL (test_processor 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461924915100 2016.04.29 13:15:15)
  (_source (\./src/TEST_PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 10 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 13 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 24 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 8358          1461924915289 TB
(_unit VHDL (testmux 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924915288 2016.04.29 13:15:15)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 0 13 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~132 0 15 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~134 0 16 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~136 0 17 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~138 0 18 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1312 0 20 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1316 0 22 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1318 0 23 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation TESTMUX 0 47 (_component MUX10TO1 )
    (_port
      ((RN)(T_RN))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((D)(T_D))
      ((GOUT)(T_GOUT))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1322 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1324 0 32 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1324 0 34 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1324 0 35 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1324 0 37 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1324 0 38 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1324 0 39 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1324 0 40 (_architecture (_uni ))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1324 0 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 244 0 cfg_tb
(_configuration VHDL (cfg_tb 0 192 (TESTMUX))
  (_version v35)
  (_time 1461924915475 2016.04.29 13:15:15)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
V 000045 55 1535          1461924929023 BEHV
(_unit VHDL (adder 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924929022 2016.04.29 13:15:29)
  (_source (\./src/ADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 3630          1461924929242 BEHV
(_unit VHDL (addsub 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924929241 2016.04.29 13:15:29)
  (_source (\./src/ADDSUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226692150)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 14 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 15 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 18 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 19 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 25 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 26 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 22 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 23 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(4)(5)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 7407          1461924929444 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1461924929444 2016.04.29 13:15:29)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226728509)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(3)(1)(17)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(3)(1)(17)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(3)(1)(17)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(3)(0)(1)(17)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(3)(1)(17)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(3)(1)(17)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(3)(1)(17)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(3)(1)(17)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(3)(1)(17)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(3)(1)(17)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(2)(3)(0)(1)(14)(15)(16)(17)(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
V 000045 55 2162          1461924929648 BEHV
(_unit VHDL (counter 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924929647 2016.04.29 13:15:29)
  (_source (\./src/COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226776041)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
      )
    )
  )
  (_instantiation TFF1 0 22 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 23 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3(0)))(_sensitivity(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
V 000045 55 1553          1461924929851 BEHV
(_unit VHDL (decoder_3_8 0 4 (behv 0 9 ))
  (_version v35)
  (_time 1461924929850 2016.04.29 13:15:29)
  (_source (\./src/DECODER_3_8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
V 000043 55 3160          1461924932164 TB
(_unit VHDL (demonstration 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924932163 2016.04.29 13:15:32)
  (_source (\./src/DEMONSTRATION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 11 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 14 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 25 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
V 000045 55 1367          1461924932367 BEHV
(_unit VHDL (ir 0 5 (behv 0 12 ))
  (_version v35)
  (_time 1461924932366 2016.04.29 13:15:32)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226918962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 6 (_entity (_in ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 4305          1461924932601 behv
(_unit VHDL (mux10to1 0 4 (behv 0 24 ))
  (_version v35)
  (_time 1461924932600 2016.04.29 13:15:32)
  (_source (\./src/MUX10TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226959416)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1212 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1214 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~1216 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~1218 0 17 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(4)(5)(7)(8)(9)(12)(11)(10)(6)(3)(2)(1)(0)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(13))(_sensitivity(14)(4)(5)(7)(8)(9)(10)(6)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
V 000045 55 16049         1461924932789 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1461924932788 2016.04.29 13:15:32)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226985306)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(1)(0))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1375          1461924932992 BEHV
(_unit VHDL (register_9 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924932991 2016.04.29 13:15:32)
  (_source (\./src/REGISTER_9.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1407          1461924933179 BEHV
(_unit VHDL (register_16 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1461924933178 2016.04.29 13:15:33)
  (_source (\./src/REGISTER_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1531          1461924933367 BEHV
(_unit VHDL (sub 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924933366 2016.04.29 13:15:33)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1545          1461924933570 BEHV
(_unit VHDL (subtractor 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924933569 2016.04.29 13:15:33)
  (_source (\./src/SUBTRACTOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 958           1461924933757 BEHV
(_unit VHDL (t_ff 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1461924933756 2016.04.29 13:15:33)
  (_source (\./src/T_FF.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227167619)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ((i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . BEHV 1 -1
  )
)
V 000043 55 6796          1461924933945 TB
(_unit VHDL (test_control 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461924933944 2016.04.29 13:15:33)
  (_source (\./src/TEST_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 11 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 0 41 (_component CONTROL )
    (_port
      ((RUN)(T_RUN))
      ((RESETN)(T_RESET))
      ((INS)(T_INS))
      ((CNT)(T_CNT))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DONE)(T_DONE))
      ((DIN_OUT)(T_DIN_OUT))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
      ((ADDSUB)(T_ADDSUB))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~134 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~136 0 28 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~138 0 36 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)(6)(7)(8)(9)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
V 000043 55 2524          1461924934210 TB
(_unit VHDL (test_counter 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924934209 2016.04.29 13:15:34)
  (_source (\./src/TEST_COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 12 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 0 19 (_component COUNTER )
    (_port
      ((CLR)(T_CLR))
      ((CLK)(T_CLK))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~132 0 16 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 21 (_process 0 ((i 0)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
V 000043 55 3587          1461924934444 TB
(_unit VHDL (test_processor 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1461924934444 2016.04.29 13:15:34)
  (_source (\./src/TEST_PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 10 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 13 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 24 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
V 000043 55 8358          1461924934632 TB
(_unit VHDL (testmux 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1461924934631 2016.04.29 13:15:34)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 0 13 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~132 0 15 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~134 0 16 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~136 0 17 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~138 0 18 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1312 0 20 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1316 0 22 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1318 0 23 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation TESTMUX 0 47 (_component MUX10TO1 )
    (_port
      ((RN)(T_RN))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((D)(T_D))
      ((GOUT)(T_GOUT))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1322 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1324 0 32 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1324 0 34 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1324 0 35 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1324 0 37 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1324 0 38 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1324 0 39 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1324 0 40 (_architecture (_uni ))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1324 0 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 244 0 cfg_tb
(_configuration VHDL (cfg_tb 0 192 (TESTMUX))
  (_version v35)
  (_time 1461924934834 2016.04.29 13:15:34)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
I 000045 55 1535          1464817021724 BEHV
(_unit VHDL (adder 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464817021723 2016.06.02 00:37:01)
  (_source (\./src/ADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 3630          1464817021781 BEHV
(_unit VHDL (addsub 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1464817021781 2016.06.02 00:37:01)
  (_source (\./src/ADDSUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226692150)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 14 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 15 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 18 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 19 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 25 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 26 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 22 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 23 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 7407          1464817021832 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1464817021832 2016.06.02 00:37:01)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226728509)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(1)(3)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(1)(3)(17)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(1)(3)(17)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(1)(3)(17)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(3)(17)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(1)(3)(17)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(1)(3)(17)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(1)(3)(17)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(1)(3)(17)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(1)(3)(17)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(1)(3)(17)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(0)(1)(2)(3)(14)(15)(16)(17)(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 2162          1464817021885 BEHV
(_unit VHDL (counter 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464817021884 2016.06.02 00:37:01)
  (_source (\./src/COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226776041)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
      )
    )
  )
  (_instantiation TFF1 0 22 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 23 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3(0)))(_sensitivity(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
I 000045 55 1553          1464817021940 BEHV
(_unit VHDL (decoder_3_8 0 4 (behv 0 9 ))
  (_version v35)
  (_time 1464817021939 2016.06.02 00:37:01)
  (_source (\./src/DECODER_3_8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 3160          1464817021990 TB
(_unit VHDL (demonstration 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1464817021989 2016.06.02 00:37:01)
  (_source (\./src/DEMONSTRATION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 11 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 14 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 25 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 1367          1464817022039 BEHV
(_unit VHDL (ir 0 5 (behv 0 12 ))
  (_version v35)
  (_time 1464817022039 2016.06.02 00:37:02)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226918962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 6 (_entity (_in ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 4305          1464817022099 behv
(_unit VHDL (mux10to1 0 4 (behv 0 24 ))
  (_version v35)
  (_time 1464817022098 2016.06.02 00:37:02)
  (_source (\./src/MUX10TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226959416)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1212 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1214 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~1216 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~1218 0 17 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(0)(1)(3)(2)(4)(5)(7)(6)(8)(10)(12)(11)(9)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(13))(_sensitivity(14)(1)(3)(2)(4)(5)(7)(6)(8)(10)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 16049         1464817022141 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1464817022140 2016.06.02 00:37:02)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226985306)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(0)(1))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1375          1464817022189 BEHV
(_unit VHDL (register_9 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1464817022188 2016.06.02 00:37:02)
  (_source (\./src/REGISTER_9.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1407          1464817022287 BEHV
(_unit VHDL (register_16 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1464817022286 2016.06.02 00:37:02)
  (_source (\./src/REGISTER_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1531          1464817022356 BEHV
(_unit VHDL (sub 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464817022355 2016.06.02 00:37:02)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1545          1464817022415 BEHV
(_unit VHDL (subtractor 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464817022414 2016.06.02 00:37:02)
  (_source (\./src/SUBTRACTOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 958           1464817022457 BEHV
(_unit VHDL (t_ff 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464817022456 2016.06.02 00:37:02)
  (_source (\./src/T_FF.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227167619)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ((i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 6796          1464817022498 TB
(_unit VHDL (test_control 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1464817022498 2016.06.02 00:37:02)
  (_source (\./src/TEST_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 11 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 0 41 (_component CONTROL )
    (_port
      ((RUN)(T_RUN))
      ((RESETN)(T_RESET))
      ((INS)(T_INS))
      ((CNT)(T_CNT))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DONE)(T_DONE))
      ((DIN_OUT)(T_DIN_OUT))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
      ((ADDSUB)(T_ADDSUB))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~134 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~136 0 28 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~138 0 36 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)(6)(7)(8)(9)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 2524          1464817022550 TB
(_unit VHDL (test_counter 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1464817022549 2016.06.02 00:37:02)
  (_source (\./src/TEST_COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 12 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 0 19 (_component COUNTER )
    (_port
      ((CLR)(T_CLR))
      ((CLK)(T_CLK))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~132 0 16 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 21 (_process 0 ((i 0)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 3587          1464817022606 TB
(_unit VHDL (test_processor 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1464817022605 2016.06.02 00:37:02)
  (_source (\./src/TEST_PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 10 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 13 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 24 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 8358          1464817022650 TB
(_unit VHDL (testmux 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1464817022650 2016.06.02 00:37:02)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 0 13 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~132 0 15 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~134 0 16 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~136 0 17 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~138 0 18 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1312 0 20 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1316 0 22 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1318 0 23 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation TESTMUX 0 47 (_component MUX10TO1 )
    (_port
      ((RN)(T_RN))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((D)(T_D))
      ((GOUT)(T_GOUT))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1322 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1324 0 32 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1324 0 34 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1324 0 35 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1324 0 37 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1324 0 38 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1324 0 39 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1324 0 40 (_architecture (_uni ))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1324 0 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
I 000025 55 244 0 cfg_tb
(_configuration VHDL (cfg_tb 0 192 (TESTMUX))
  (_version v35)
  (_time 1464817022680 2016.06.02 00:37:02)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
I 000043 55 6803          1464817022707 TB
(_unit VHDL (test_control 1 4 (tb 1 27 ))
  (_version v35)
  (_time 1464817022706 2016.06.02 00:37:02)
  (_source (\./src/TEST_CONTROL.vhd\(\./compile/test_control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 1 33 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 1 34 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 1 38 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 1 39 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 1 40 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 1 41 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 1 42 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 1 43 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 1 44 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 1 45 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~132 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 1 245 (_component CONTROL )
    (_port
      ((CNT)(T_CNT))
      ((INS)(T_INS))
      ((RESETN)(T_RESET))
      ((RUN)(T_RUN))
      ((ADDSUB)(T_ADDSUB))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DIN_OUT)(T_DIN_OUT))
      ((DONE)(T_DONE))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~132 1 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 1 55 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 1 56 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 1 57 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 1 58 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 1 59 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 1 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~134 1 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~136 1 63 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~136 1 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~13 1 64 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~13 1 65 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 72 (_process 0 ((i 0)))))
    (_process
      (line__71(_architecture 0 1 71 (_process (_wait_for)(_target(8)(9)(10)(11))(_read(0)(1)(2)(3)(4)(5)(6)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 3635          1464817022756 TB
(_unit VHDL (test_processor 1 4 (tb 1 27 ))
  (_version v35)
  (_time 1464817022756 2016.06.02 00:37:02)
  (_source (\./src/TEST_PROCESSOR.vhd\(\./compile/test_processor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 1 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
        (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~13 1 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 1 136 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RESET)(T_RESET))
      ((RUN)(T_RUN))
      ((DONE)(T_DONE))
      ((U_BUS)(T_BUS))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 1 46 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 1 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~132 1 48 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~132 1 49 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 56 (_process 0 ((i 0)))))
    (_process
      (line__55(_architecture 0 1 55 (_process (_wait_for)(_target(0)(2)(3)(5))(_read(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 18127         1464817022808 BEHV
(_unit VHDL (processor 0 24 (behv 0 35 ))
  (_version v35)
  (_time 1464817022808 2016.06.02 00:37:02)
  (_source (\./compile/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464817022787)
    (_use )
  )
  (_component
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~1334 0 93 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~1336 0 95 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~132 0 43 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~134 0 44 (_entity (_out ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 50 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 61 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~136 0 62 (_entity (_out ))))
      )
    )
    (COUNTER
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~138 0 69 (_entity (_inout (_string \"00"\)))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~1338 0 101 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~1340 0 103 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1310 0 75 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1312 0 76 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1314 0 78 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1316 0 79 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1318 0 80 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1322 0 82 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1324 0 83 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1326 0 84 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1328 0 85 (_entity (_in ))))
        (_port (_internal RN ~std_logic_vector{0~to~7}~1330 0 86 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1332 0 87 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_A 0 167 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(A_IN))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_ADDSUB 0 175 (_component ADDSUB )
    (_port
      ((SUB)(EN_ADDSUB))
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
      (_port
        ((X)(X))
        ((Y)(Y))
        ((SUB)(SUB))
        ((F)(F))
      )
    )
  )
  (_instantiation U_CONTROL 0 183 (_component CONTROL )
    (_port
      ((CNT)(T))
      ((INS)(INS))
      ((RESETN)(RESET))
      ((RUN)(RUN))
      ((ADDSUB)(EN_ADDSUB))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DIN_OUT)(DIN_OUT))
      ((DONE)(DONE))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_instantiation U_COUNTER 0 201 (_component COUNTER )
    (_port
      ((CLK)(CLK))
      ((CLR)(CLR))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_G 0 208 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(ADDSUB_OUT))
      ((EN)(G_IN))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_IR 0 216 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((D)(INS))
      ((EN)(IR_IN))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_MUX 0 224 (_component MUX10TO1 )
    (_port
      ((D)(DIN_OUT))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((GOUT)(G_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((RN)(R_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
      (_port
        ((RN)(RN))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((I5)(I5))
        ((I6)(I6))
        ((I7)(I7))
        ((DIN)(DIN))
        ((G)(G))
        ((D)(D))
        ((GOUT)(GOUT))
        ((O)(O))
      )
    )
  )
  (_instantiation U_R0 0 242 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(0)))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R1 0 250 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(1)))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R2 0 258 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(2)))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R3 0 266 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(3)))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R4 0 274 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(4)))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R5 0 282 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(5)))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R6 0 290 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(6)))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R7 0 298 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(7)))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 29 (_entity (_in ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 31 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1330 0 86 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1338 0 101 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1340 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1346 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1354 0 129 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1354 0 130 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1354 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1356 0 132 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1356 0 132 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1356 0 133 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1354 0 134 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1354 0 135 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1354 0 136 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1354 0 137 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1354 0 138 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1354 0 139 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1354 0 140 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1358 0 142 (_architecture (_uni ))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1358 0 143 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~13 0 144 (_architecture (_uni ))))
    (_process
      (line__150(_architecture 0 0 150 (_process (_simple)(_target(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0)))(_sensitivity(0)(3))(_read(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1558          1464817022856 BEHV
(_unit VHDL (adder 1 4 (behv 1 32 ))
  (_version v35)
  (_time 1464817022855 2016.06.02 00:37:02)
  (_source (\./src/ADDER.vhd\(\./compile/adder.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 1 39 (_process 0 )))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 3642          1464817022907 BEHV
(_unit VHDL (addsub 0 24 (behv 0 33 ))
  (_version v35)
  (_time 1464817022906 2016.06.02 00:37:02)
  (_source (\./compile/addsub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464817022885)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 41 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 72 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 79 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 54 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 55 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1552          1464817022950 BEHV
(_unit VHDL (sub 1 4 (behv 1 32 ))
  (_version v35)
  (_time 1464817022950 2016.06.02 00:37:02)
  (_source (\./src/SUB.vhd\(\./compile/sub.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 1 39 (_process 0 )))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 7431          1464817022999 BEHV
(_unit VHDL (control 0 24 (behv 0 43 ))
  (_version v35)
  (_time 1464817022999 2016.06.02 00:37:02)
  (_source (\./compile/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464817022980)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 50 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 92 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 98 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 29 (_entity (_in ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 61 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 62 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 63 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(12)(13))(_sensitivity(1)(0)(2)(3)(14)(15)(16)(17)(18)(19)(20)(21)))))
      (line__78(_architecture 1 0 78 (_assignment (_simple)(_target(7))(_sensitivity(0)(2)(17)))))
      (line__79(_architecture 2 0 79 (_assignment (_simple)(_target(8))(_sensitivity(0)(2)(17)))))
      (line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11))(_sensitivity(0)(2)))))
      (line__81(_architecture 4 0 81 (_assignment (_simple)(_target(16))(_sensitivity(0)(2)(17)))))
      (line__82(_architecture 5 0 82 (_assignment (_simple)(_target(15))(_sensitivity(0)(2)(17)))))
      (line__83(_architecture 6 0 83 (_assignment (_simple)(_target(14))(_sensitivity(0)(2)(17)))))
      (line__84(_architecture 7 0 84 (_assignment (_simple)(_target(6))(_sensitivity(1)(0)(2)(17)))))
      (line__85(_architecture 8 0 85 (_assignment (_simple)(_target(10))(_sensitivity(0)(2)(17)))))
      (line__86(_architecture 9 0 86 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(17)))))
      (line__87(_architecture 10 0 87 (_assignment (_simple)(_target(5))(_sensitivity(0)(2)(17)))))
      (line__88(_architecture 11 0 88 (_assignment (_simple)(_target(9))(_sensitivity(0)(2)(17)))))
      (line__104(_architecture 12 0 104 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(3(0))))))
      (line__106(_architecture 13 0 106 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(3(1))))))
      (line__108(_architecture 14 0 108 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(3(2))))))
      (line__110(_architecture 15 0 110 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(3(3))))))
      (line__112(_architecture 16 0 112 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(3(4))))))
      (line__114(_architecture 17 0 114 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(3(5))))))
      (line__116(_architecture 18 0 116 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(20(2)))(_sensitivity(3(6))))))
      (line__118(_architecture 19 0 118 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(20(1)))(_sensitivity(3(7))))))
      (line__120(_architecture 20 0 120 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(20(0)))(_sensitivity(3(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (13)(12)
  )
  (_static
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 2178          1464817023048 BEHV
(_unit VHDL (counter 0 24 (behv 0 32 ))
  (_version v35)
  (_time 1464817023047 2016.06.02 00:37:03)
  (_source (\./compile/counter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464817023032)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ((i 2))))))
      )
    )
  )
  (_instantiation TFF1 0 52 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 59 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 28 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 46 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3(0)))(_sensitivity(1)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3(1)))(_sensitivity(1)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
I 000045 55 1583          1464817023097 BEHV
(_unit VHDL (decoder_3_8 1 4 (behv 1 31 ))
  (_version v35)
  (_time 1464817023096 2016.06.02 00:37:03)
  (_source (\./src/DECODER_3_8.vhd\(\./compile/decoder_3_8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 1 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 3206          1464817023156 TB
(_unit VHDL (demonstration 1 5 (tb 1 27 ))
  (_version v35)
  (_time 1464817023155 2016.06.02 00:37:03)
  (_source (\./src/DEMONSTRATION.vhd\(\./compile/demonstration.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 1 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
        (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~13 1 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 1 115 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RESET)(T_RESET))
      ((RUN)(T_RUN))
      ((DONE)(T_DONE))
      ((U_BUS)(T_BUS))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((RUN)(RUN))
        ((DIN)(DIN))
        ((DONE)(DONE))
        ((U_BUS)(U_BUS))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 1 46 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 1 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~132 1 48 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~132 1 49 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 56 (_process 0 ((i 0)))))
    (_process
      (line__55(_architecture 0 1 55 (_process (_wait_for)(_target(0)(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 1378          1464817023223 BEHV
(_unit VHDL (ir 0 24 (behv 0 33 ))
  (_version v35)
  (_time 1464817023223 2016.06.02 00:37:03)
  (_source (\./compile/ir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464817023201)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 29 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 4317          1464817023285 behv
(_unit VHDL (mux10to1 0 24 (behv 0 43 ))
  (_version v35)
  (_time 1464817023284 2016.06.02 00:37:03)
  (_source (\./compile/mux10to1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464817023257)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~126 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~128 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~1210 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~1212 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1214 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1216 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1218 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(1)(2)(0)(3)(6)(4)(5)(9)(10)(7)(8)(11)(12)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(13))(_sensitivity(2)(3)(6)(4)(5)(9)(10)(7)(8)(11)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 1436          1464817023339 BEHV
(_unit VHDL (register_16 1 4 (behv 1 33 ))
  (_version v35)
  (_time 1464817023339 2016.06.02 00:37:03)
  (_source (\./src/REGISTER_16.vhd\(\./compile/register_16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 1 39 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1403          1464817023382 BEHV
(_unit VHDL (register_9 1 4 (behv 1 33 ))
  (_version v35)
  (_time 1464817023381 2016.06.02 00:37:03)
  (_source (\./src/REGISTER_9.vhd\(\./compile/register_9.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 1 39 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1573          1464817023431 BEHV
(_unit VHDL (subtractor 1 4 (behv 1 32 ))
  (_version v35)
  (_time 1464817023430 2016.06.02 00:37:03)
  (_source (\./src/SUBTRACTOR.vhd\(\./compile/subtractor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 1 39 (_process 0 )))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 8688          1464817023477 TB
(_unit VHDL (testmux 1 5 (tb 1 27 ))
  (_version v35)
  (_time 1464817023477 2016.06.02 00:37:03)
  (_source (\./src/TESTMUX.vhd\(\./compile/testmux.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~13 1 34 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~132 1 35 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~134 1 37 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~136 1 38 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~138 1 39 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1310 1 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1312 1 41 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1314 1 42 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1316 1 43 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1318 1 44 (_entity (_in ))))
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 1 45 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation testmux 1 186 (_component MUX10TO1 )
    (_port
      ((D)(T_D))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((GOUT)(T_GOUT))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((RN)(T_RN))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
      (_port
        ((D)(D))
        ((GOUT)(GOUT))
        ((DIN)(DIN))
        ((G)(G))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((I5)(I5))
        ((I6)(I6))
        ((I7)(I7))
        ((RN)(RN))
        ((O)(O))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 1 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 1 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1322 1 54 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1322 1 55 (_architecture (_uni ))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1322 1 56 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1322 1 57 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1322 1 58 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1322 1 59 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1322 1 60 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1322 1 61 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1322 1 62 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1322 1 63 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1322 1 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1324 1 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1324 1 65 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 72 (_process 0 ((i 0)))))
    (_process
      (line__71(_architecture 0 1 71 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(13))(_read(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 2480          1464817023635 TB
(_unit VHDL (test_counter 1 5 (tb 1 27 ))
  (_version v35)
  (_time 1464817023635 2016.06.02 00:37:03)
  (_source (\./src/TEST_COUNTER.vhd\(\./compile/test_counter.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 1 34 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 1 35 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 1 95 (_component COUNTER )
    (_port
      ((CLK)(T_CLK))
      ((CLR)(T_CLR))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 1 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~13 1 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 50 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 1 49 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
V 000045 55 18127         1464819726103 BEHV
(_unit VHDL (processor 0 24 (behv 0 35 ))
  (_version v35)
  (_time 1464819726103 2016.06.02 01:22:06)
  (_source (\./compile/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819726067)
    (_use )
  )
  (_component
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~1334 0 93 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~1336 0 95 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~132 0 43 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~134 0 44 (_entity (_out ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 50 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 61 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~136 0 62 (_entity (_out ))))
      )
    )
    (COUNTER
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~138 0 69 (_entity (_inout (_string \"00"\)))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~1338 0 101 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~1340 0 103 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1310 0 75 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1312 0 76 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1314 0 78 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1316 0 79 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1318 0 80 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1322 0 82 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1324 0 83 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1326 0 84 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1328 0 85 (_entity (_in ))))
        (_port (_internal RN ~std_logic_vector{0~to~7}~1330 0 86 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1332 0 87 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_A 0 167 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(A_IN))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_ADDSUB 0 175 (_component ADDSUB )
    (_port
      ((SUB)(EN_ADDSUB))
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
      (_port
        ((X)(X))
        ((Y)(Y))
        ((SUB)(SUB))
        ((F)(F))
      )
    )
  )
  (_instantiation U_CONTROL 0 183 (_component CONTROL )
    (_port
      ((CNT)(T))
      ((INS)(INS))
      ((RESETN)(RESET))
      ((RUN)(RUN))
      ((ADDSUB)(EN_ADDSUB))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DIN_OUT)(DIN_OUT))
      ((DONE)(DONE))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_instantiation U_COUNTER 0 201 (_component COUNTER )
    (_port
      ((CLK)(CLK))
      ((CLR)(CLR))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_G 0 208 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(ADDSUB_OUT))
      ((EN)(G_IN))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_IR 0 216 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((D)(INS))
      ((EN)(IR_IN))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_MUX 0 224 (_component MUX10TO1 )
    (_port
      ((D)(DIN_OUT))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((GOUT)(G_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((RN)(R_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
      (_port
        ((RN)(RN))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((I5)(I5))
        ((I6)(I6))
        ((I7)(I7))
        ((DIN)(DIN))
        ((G)(G))
        ((D)(D))
        ((GOUT)(GOUT))
        ((O)(O))
      )
    )
  )
  (_instantiation U_R0 0 242 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(0)))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R1 0 250 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(1)))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R2 0 258 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(2)))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R3 0 266 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(3)))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R4 0 274 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(4)))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R5 0 282 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(5)))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R6 0 290 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(6)))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R7 0 298 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(7)))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 29 (_entity (_in ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 31 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1330 0 86 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1338 0 101 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1340 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1346 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1354 0 129 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1354 0 130 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1354 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1356 0 132 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1356 0 132 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1356 0 133 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1354 0 134 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1354 0 135 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1354 0 136 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1354 0 137 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1354 0 138 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1354 0 139 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1354 0 140 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1358 0 142 (_architecture (_uni ))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1358 0 143 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~13 0 144 (_architecture (_uni ))))
    (_process
      (line__150(_architecture 0 0 150 (_process (_simple)(_target(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0)))(_sensitivity(3)(0))(_read(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1535          1464819866184 BEHV
(_unit VHDL (adder 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464819866184 2016.06.02 01:24:26)
  (_source (\./src/ADDER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 3630          1464819866249 BEHV
(_unit VHDL (addsub 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1464819866248 2016.06.02 01:24:26)
  (_source (\./src/ADDSUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819719781)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 13 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 14 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 15 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 18 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 19 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 20 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 25 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 26 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 22 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 23 (_architecture (_uni ))))
    (_process
      (line__28(_architecture 0 0 28 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 7407          1464819866308 BEHV
(_unit VHDL (control 0 4 (behv 0 21 ))
  (_version v35)
  (_time 1464819866307 2016.06.02 01:24:26)
  (_source (\./src/CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819719819)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 53 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 54 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 17 (_entity (_out ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 27 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 31 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 32 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 35 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 36 (_architecture (_uni ))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(2(0))))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(2(1))))))
      (line__40(_architecture 2 0 40 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(2(2))))))
      (line__41(_architecture 3 0 41 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(2(3))))))
      (line__42(_architecture 4 0 42 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(2(4))))))
      (line__43(_architecture 5 0 43 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(2(5))))))
      (line__44(_architecture 6 0 44 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(19(2)))(_sensitivity(2(6))))))
      (line__45(_architecture 7 0 45 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(19(1)))(_sensitivity(2(7))))))
      (line__46(_architecture 8 0 46 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(19(0)))(_sensitivity(2(8))))))
      (line__60(_architecture 9 0 60 (_assignment (_simple)(_target(10))(_sensitivity(3)(1)))))
      (line__63(_architecture 10 0 63 (_assignment (_simple)(_target(15))(_sensitivity(3)(1)(17)))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_target(14))(_sensitivity(3)(1)(17)))))
      (line__72(_architecture 12 0 72 (_assignment (_simple)(_target(16))(_sensitivity(3)(1)(17)))))
      (line__78(_architecture 13 0 78 (_assignment (_simple)(_target(5))(_sensitivity(3)(0)(1)(17)))))
      (line__85(_architecture 14 0 85 (_assignment (_simple)(_target(9))(_sensitivity(3)(1)(17)))))
      (line__89(_architecture 15 0 89 (_assignment (_simple)(_target(13))(_sensitivity(3)(1)(17)))))
      (line__92(_architecture 16 0 92 (_assignment (_simple)(_target(4))(_sensitivity(3)(1)(17)))))
      (line__96(_architecture 17 0 96 (_assignment (_simple)(_target(8))(_sensitivity(3)(1)(17)))))
      (line__100(_architecture 18 0 100 (_assignment (_simple)(_target(7))(_sensitivity(3)(1)(17)))))
      (line__103(_architecture 19 0 103 (_assignment (_simple)(_target(6))(_sensitivity(3)(1)(17)))))
      (line__110(_architecture 20 0 110 (_process (_simple)(_target(11)(12))(_sensitivity(3)(2)(0)(1)(14)(15)(16)(17)(18)(19)(20)(21)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (12)(11)
  )
  (_static
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
I 000045 55 2162          1464819866364 BEHV
(_unit VHDL (counter 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464819866363 2016.06.02 01:24:26)
  (_source (\./src/COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819719855)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 14 (_entity (_inout ))))
      )
    )
  )
  (_instantiation TFF1 0 22 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 23 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 7 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_target(3(0)))(_sensitivity(0)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3(1)))(_sensitivity(0)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
I 000045 55 1553          1464819866424 BEHV
(_unit VHDL (decoder_3_8 0 4 (behv 0 9 ))
  (_version v35)
  (_time 1464819866424 2016.06.02 01:24:26)
  (_source (\./src/DECODER_3_8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 3160          1464819866498 TB
(_unit VHDL (demonstration 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1464819866497 2016.06.02 01:24:26)
  (_source (\./src/DEMONSTRATION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 11 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 14 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 25 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((RUN)(RUN))
        ((DIN)(DIN))
        ((DONE)(DONE))
        ((U_BUS)(U_BUS))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 20 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 22 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 27 (_process 0 ((i 0)))))
    (_process
      (line__26(_architecture 0 0 26 (_process (_wait_for)(_target(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
I 000045 55 1367          1464819866557 BEHV
(_unit VHDL (ir 0 5 (behv 0 12 ))
  (_version v35)
  (_time 1464819866556 2016.06.02 01:24:26)
  (_source (\./src/IR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819719941)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 6 (_entity (_in ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 4305          1464819866617 behv
(_unit VHDL (mux10to1 0 4 (behv 0 24 ))
  (_version v35)
  (_time 1464819866616 2016.06.02 01:24:26)
  (_source (\./src/MUX10TO1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819719970)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~124 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~126 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~128 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1210 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1212 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1214 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~1216 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~1218 0 17 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 26 (_architecture (_uni ))))
    (_process
      (line__29(_architecture 0 0 29 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(12)(9)(10)(11)(0)(1)(2)(3)(4)(5)(8)(7)(6)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(13))(_sensitivity(14)(9)(10)(1)(2)(3)(4)(5)(8)(7)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
I 000045 55 16049         1464819866676 BEHV
(_unit VHDL (processor 0 9 (behv 0 18 ))
  (_version v35)
  (_time 1464819866675 2016.06.02 01:24:26)
  (_source (\./src/PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819866645)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 44 (_entity (_inout ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~1318 0 49 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 58 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~1320 0 59 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~13 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~132 0 23 (_entity (_out ))))
      )
    )
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~13 0 28 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~134 0 29 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~1322 0 64 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1324 0 65 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1326 0 66 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1328 0 67 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1330 0 68 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1332 0 69 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1334 0 70 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1336 0 71 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1338 0 72 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1340 0 73 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1342 0 74 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 75 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1344 0 77 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1348 0 81 (_entity (_in ))))
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~1350 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_COUNTER 0 110 (_component COUNTER )
    (_port
      ((CLR)(CLR))
      ((CLK)(CLK))
      ((Q)(T))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_CONTROL 0 111 (_component CONTROL )
    (_port
      ((RUN)(RUN))
      ((RESETN)(RESET))
      ((INS)(INS))
      ((CNT)(T))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DONE)(DONE))
      ((DIN_OUT)(DIN_OUT))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
      ((ADDSUB)(EN_ADDSUB))
    )
    (_use (_entity . control)
    )
  )
  (_instantiation U_IR 0 114 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((EN)(IR_IN))
      ((D)(INS))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
    )
  )
  (_instantiation U_A 0 115 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(A_IN))
      ((D)(U_BUS))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_G 0 116 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(G_IN))
      ((D)(ADDSUB_OUT))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R0 0 117 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(0)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R1 0 118 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(1)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R2 0 119 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(2)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R3 0 120 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(3)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R4 0 121 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(4)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R5 0 122 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(5)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R6 0 123 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(6)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_R7 0 124 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((EN)(R_IN(7)))
      ((D)(U_BUS))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
    )
  )
  (_instantiation U_MUX 0 126 (_component MUX10TO1 )
    (_port
      ((RN)(R_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((D)(DIN_OUT))
      ((GOUT)(G_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_instantiation U_ADDSUB 0 130 (_component ADDSUB )
    (_port
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((SUB)(EN_ADDSUB))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 11 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 14 (_entity (_inout ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1318 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~1352 0 92 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~1352 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1354 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1354 0 93 (_architecture (_uni ))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1354 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1356 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1356 0 95 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1356 0 96 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1356 0 97 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1356 0 98 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1356 0 99 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1356 0 100 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1356 0 101 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1356 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1358 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1358 0 103 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1358 0 104 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1356 0 105 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1356 0 106 (_architecture (_uni ))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1356 0 107 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(24(8))(24(7))(24(6))(24(5))(24(4))(24(3))(24(2))(24(1))(24(0)))(_sensitivity(1)(0))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1375          1464819866733 BEHV
(_unit VHDL (register_9 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1464819866732 2016.06.02 01:24:26)
  (_source (\./src/REGISTER_9.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1407          1464819866782 BEHV
(_unit VHDL (register_16 0 4 (behv 0 11 ))
  (_version v35)
  (_time 1464819866781 2016.06.02 01:24:26)
  (_source (\./src/REGISTER_16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1531          1464819866831 BEHV
(_unit VHDL (sub 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464819866830 2016.06.02 01:24:26)
  (_source (\./src/SUB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 1545          1464819866885 BEHV
(_unit VHDL (subtractor 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464819866884 2016.06.02 01:24:26)
  (_source (\./src/SUBTRACTOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
I 000045 55 958           1464819866939 BEHV
(_unit VHDL (t_ff 0 4 (behv 0 10 ))
  (_version v35)
  (_time 1464819866938 2016.06.02 01:24:26)
  (_source (\./src/T_FF.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227167619)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ((i 2))))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . BEHV 1 -1
  )
)
I 000043 55 6796          1464819866991 TB
(_unit VHDL (test_control 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1464819866991 2016.06.02 01:24:26)
  (_source (\./src/TEST_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 11 (_entity (_in ))))
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 12 (_entity (_in ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 0 41 (_component CONTROL )
    (_port
      ((RUN)(T_RUN))
      ((RESETN)(T_RESET))
      ((INS)(T_INS))
      ((CNT)(T_CNT))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DONE)(T_DONE))
      ((DIN_OUT)(T_DIN_OUT))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
      ((ADDSUB)(T_ADDSUB))
    )
    (_use (_entity . control)
      (_port
        ((RUN)(RUN))
        ((RESETN)(RESETN))
        ((INS)(INS))
        ((CNT)(CNT))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DONE)(DONE))
        ((DIN_OUT)(DIN_OUT))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
        ((ADDSUB)(ADDSUB))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 25 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 26 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~134 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~134 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~136 0 28 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 0 34 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~138 0 36 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~138 0 37 (_architecture (_uni ))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 0)))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)(6)(7)(8)(9)(11)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 2524          1464819867052 TB
(_unit VHDL (test_counter 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1464819867052 2016.06.02 01:24:27)
  (_source (\./src/TEST_COUNTER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~1}~13 0 12 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 0 19 (_component COUNTER )
    (_port
      ((CLR)(T_CLR))
      ((CLK)(T_CLK))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
      (_port
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~132 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~132 0 16 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 21 (_process 0 ((i 0)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 3587          1464819867300 TB
(_unit VHDL (test_processor 0 4 (tb 0 7 ))
  (_version v35)
  (_time 1464819867299 2016.06.02 01:24:27)
  (_source (\./src/TEST_PROCESSOR.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 0 10 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal U_BUS ~std_logic_vector{0~to~15}~132 0 13 (_entity (_inout ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 0 24 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RUN)(T_RUN))
      ((RESET)(T_RESET))
      ((U_BUS)(T_BUS))
      ((DONE)(T_DONE))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{0~to~15}~132 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 0 19 (_architecture (_uni ))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 0 21 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 26 (_process 0 ((i 0)))))
    (_process
      (line__25(_architecture 0 0 25 (_process (_wait_for)(_target(0)(1)(2)(3))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
I 000043 55 8358          1464819867383 TB
(_unit VHDL (testmux 0 5 (tb 0 8 ))
  (_version v35)
  (_time 1464819867383 2016.06.02 01:24:27)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 0 13 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~13 0 14 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~132 0 15 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~134 0 16 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~136 0 17 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~138 0 18 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1310 0 19 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1312 0 20 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1314 0 21 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1316 0 22 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1318 0 23 (_entity (_in ))))
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation TESTMUX 0 47 (_component MUX10TO1 )
    (_port
      ((RN)(T_RN))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((D)(T_D))
      ((GOUT)(T_GOUT))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1322 0 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1322 0 30 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1324 0 31 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1324 0 32 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1324 0 33 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1324 0 34 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1324 0 35 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1324 0 36 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1324 0 37 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1324 0 38 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1324 0 39 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1324 0 40 (_architecture (_uni ))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1324 0 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 0 51 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_read(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
V 000025 55 244 0 cfg_tb
(_configuration VHDL (cfg_tb 0 192 (TESTMUX))
  (_version v35)
  (_time 1464819867422 2016.06.02 01:24:27)
  (_source (\./src/TESTMUX.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_architecture TB
  )
)
V 000045 55 1558          1464819867451 BEHV
(_unit VHDL (adder 1 4 (behv 1 32 ))
  (_version v35)
  (_time 1464819867451 2016.06.02 01:24:27)
  (_source (\./src/ADDER.vhd\(\./compile/adder.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226645150)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal C ~extieee.std_logic_1164.std_logic 1 39 (_process 0 )))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 3642          1464819867516 BEHV
(_unit VHDL (addsub 0 24 (behv 0 33 ))
  (_version v35)
  (_time 1464819867516 2016.06.02 01:24:27)
  (_source (\./compile/addsub.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819867487)
    (_use )
  )
  (_component
    (ADDER
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~136 0 40 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~138 0 41 (_entity (_out ))))
      )
    )
    (SUBTRACTOR
      (_object
        (_port (_internal X ~std_logic_vector{15~downto~0}~1310 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal Z ~std_logic_vector{15~downto~0}~1314 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_ADDER 0 72 (_component ADDER )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_ADD))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation U_SUB 0 79 (_component SUBTRACTOR )
    (_port
      ((X)(X))
      ((Y)(Y))
      ((Z)(Z_SUB))
    )
    (_use (_entity . subtractor)
    )
  )
  (_object
    (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal F ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal Z_ADD ~std_logic_vector{15~downto~0}~1316 0 54 (_architecture (_uni ))))
    (_signal (_internal Z_SUB ~std_logic_vector{15~downto~0}~1316 0 55 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_process (_simple)(_target(3))(_sensitivity(4)(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 7431          1464819867568 BEHV
(_unit VHDL (control 0 24 (behv 0 43 ))
  (_version v35)
  (_time 1464819867568 2016.06.02 01:24:27)
  (_source (\./compile/control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819867546)
    (_use )
  )
  (_component
    (DECODER_3_8
      (_object
        (_port (_internal I ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{0~to~7}~13 0 50 (_entity (_out ))))
      )
    )
  )
  (_instantiation DEC_X 0 92 (_component DECODER_3_8 )
    (_port
      ((I)(RX))
      ((O)(RX_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_instantiation DEC_Y 0 98 (_component DECODER_3_8 )
    (_port
      ((I)(RY))
      ((O)(RY_DEC))
    )
    (_use (_entity . decoder_3_8)
    )
  )
  (_object
    (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal CNT ~std_logic_vector{1~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal INS ~std_logic_vector{0~to~8}~12 0 29 (_entity (_in ))))
    (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_IN ~std_logic_vector{0~to~7}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~7}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal R_OUT ~std_logic_vector{0~to~7}~122 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_IN ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_signal (_internal RX_OUT ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal RY_OUT ~extieee.std_logic_1164.std_logic 0 58 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~2}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 2))))))
    (_signal (_internal I ~std_logic_vector{0~to~2}~13 0 59 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal RX ~std_logic_vector{2~downto~0}~134 0 60 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal RX_DEC ~std_logic_vector{0~to~7}~136 0 61 (_architecture (_uni ))))
    (_signal (_internal RY ~std_logic_vector{2~downto~0}~134 0 62 (_architecture (_uni ))))
    (_signal (_internal RY_DEC ~std_logic_vector{0~to~7}~136 0 63 (_architecture (_uni ))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(12)(13))(_sensitivity(14)(15)(16)(17)(18)(19)(20)(21)(3)(1)(2)(0)))))
      (line__78(_architecture 1 0 78 (_assignment (_simple)(_target(7))(_sensitivity(17)(2)(0)))))
      (line__79(_architecture 2 0 79 (_assignment (_simple)(_target(8))(_sensitivity(17)(2)(0)))))
      (line__80(_architecture 3 0 80 (_assignment (_simple)(_target(11))(_sensitivity(2)(0)))))
      (line__81(_architecture 4 0 81 (_assignment (_simple)(_target(16))(_sensitivity(17)(2)(0)))))
      (line__82(_architecture 5 0 82 (_assignment (_simple)(_target(15))(_sensitivity(17)(2)(0)))))
      (line__83(_architecture 6 0 83 (_assignment (_simple)(_target(14))(_sensitivity(17)(2)(0)))))
      (line__84(_architecture 7 0 84 (_assignment (_simple)(_target(6))(_sensitivity(17)(1)(2)(0)))))
      (line__85(_architecture 8 0 85 (_assignment (_simple)(_target(10))(_sensitivity(17)(2)(0)))))
      (line__86(_architecture 9 0 86 (_assignment (_simple)(_target(4))(_sensitivity(17)(2)(0)))))
      (line__87(_architecture 10 0 87 (_assignment (_simple)(_target(5))(_sensitivity(17)(2)(0)))))
      (line__88(_architecture 11 0 88 (_assignment (_simple)(_target(9))(_sensitivity(17)(2)(0)))))
      (line__104(_architecture 12 0 104 (_assignment (_simple)(_alias((I(0))(INS(0))))(_target(17(0)))(_sensitivity(3(0))))))
      (line__106(_architecture 13 0 106 (_assignment (_simple)(_alias((I(1))(INS(1))))(_target(17(1)))(_sensitivity(3(1))))))
      (line__108(_architecture 14 0 108 (_assignment (_simple)(_alias((I(2))(INS(2))))(_target(17(2)))(_sensitivity(3(2))))))
      (line__110(_architecture 15 0 110 (_assignment (_simple)(_alias((RX(2))(INS(3))))(_target(18(2)))(_sensitivity(3(3))))))
      (line__112(_architecture 16 0 112 (_assignment (_simple)(_alias((RX(1))(INS(4))))(_target(18(1)))(_sensitivity(3(4))))))
      (line__114(_architecture 17 0 114 (_assignment (_simple)(_alias((RX(0))(INS(5))))(_target(18(0)))(_sensitivity(3(5))))))
      (line__116(_architecture 18 0 116 (_assignment (_simple)(_alias((RY(2))(INS(6))))(_target(20(2)))(_sensitivity(3(6))))))
      (line__118(_architecture 19 0 118 (_assignment (_simple)(_alias((RY(1))(INS(7))))(_target(20(1)))(_sensitivity(3(7))))))
      (line__120(_architecture 20 0 120 (_assignment (_simple)(_alias((RY(0))(INS(8))))(_target(20(0)))(_sensitivity(3(8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (13)(12)
  )
  (_static
    (2 3 )
    (2 2 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 2 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (2 3 )
    (2 2 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (2 3 )
    (2 2 2 )
    (3 2 )
    (2 2 3 )
    (3 3 )
    (2 2 2 )
    (3 3 )
    (2 3 3 )
    (3 3 )
    (2 3 2 )
    (3 3 )
    (2 3 3 )
    (3 2 )
    (2 3 3 )
    (2 3 )
    (2 3 2 )
    (2 3 )
    (2 3 3 )
    (3 2 )
    (2 3 2 )
    (3 2 )
    (2 3 3 )
  )
  (_model . BEHV 21 -1
  )
)
V 000045 55 2178          1464819867633 BEHV
(_unit VHDL (counter 0 24 (behv 0 32 ))
  (_version v35)
  (_time 1464819867633 2016.06.02 01:24:27)
  (_source (\./compile/counter.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819867605)
    (_use )
  )
  (_component
    (T_FF
      (_object
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 38 (_entity (_in ))))
        (_port (_internal T ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 40 (_entity (_inout ((i 2))))))
      )
    )
  )
  (_instantiation TFF1 0 52 (_component T_FF )
    (_port
      ((EN)(EN(0)))
      ((T)(CLK))
      ((Q)(Q(0)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_instantiation TFF2 0 59 (_component T_FF )
    (_port
      ((EN)(EN(1)))
      ((T)(CLK))
      ((Q)(Q(1)))
    )
    (_use (_entity . t_ff)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~12 0 28 (_entity (_inout (_string \"00"\)))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal EN ~std_logic_vector{0~to~1}~13 0 46 (_architecture (_uni ))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(3(0)))(_sensitivity(1)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(3(1)))(_sensitivity(1)(2(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 2 -1
  )
)
V 000045 55 1583          1464819867681 BEHV
(_unit VHDL (decoder_3_8 1 4 (behv 1 31 ))
  (_version v35)
  (_time 1464819867680 2016.06.02 01:24:27)
  (_source (\./src/DECODER_3_8.vhd\(\./compile/decoder_3_8.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226808728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal I ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal O ~std_logic_vector{0~to~7}~12 0 6 (_entity (_out ))))
    (_process
      (line__36(_architecture 0 1 36 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . BEHV 1 -1
  )
)
V 000043 55 3206          1464819867732 TB
(_unit VHDL (demonstration 1 5 (tb 1 27 ))
  (_version v35)
  (_time 1464819867732 2016.06.02 01:24:27)
  (_source (\./src/DEMONSTRATION.vhd\(\./compile/demonstration.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461226864744)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 1 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
        (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~13 1 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 1 115 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RESET)(T_RESET))
      ((RUN)(T_RUN))
      ((DONE)(T_DONE))
      ((U_BUS)(T_BUS))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((DIN)(DIN))
        ((RUN)(RUN))
        ((RESET)(RESET))
        ((U_BUS)(U_BUS))
        ((DONE)(DONE))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 1 46 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 1 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~132 1 48 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~132 1 49 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 56 (_process 0 ((i 0)))))
    (_process
      (line__55(_architecture 0 1 55 (_process (_wait_for)(_target(0)(2)(3)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
  )
  (_model . TB 1 -1
  )
)
V 000045 55 1378          1464819867785 BEHV
(_unit VHDL (ir 0 24 (behv 0 33 ))
  (_version v35)
  (_time 1464819867784 2016.06.02 01:24:27)
  (_source (\./compile/ir.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819867761)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in )(_event))))
    (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal IR_OUT ~std_logic_vector{0~to~8}~122 0 29 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 4317          1464819867849 behv
(_unit VHDL (mux10to1 0 24 (behv 0 43 ))
  (_version v35)
  (_time 1464819867849 2016.06.02 01:24:27)
  (_source (\./compile/mux10to1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819867813)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal DIN ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal G ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~126 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{15~downto~0}~126 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~128 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{15~downto~0}~128 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1210 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I3 ~std_logic_vector{15~downto~0}~1210 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1212 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I4 ~std_logic_vector{15~downto~0}~1212 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1214 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I5 ~std_logic_vector{15~downto~0}~1214 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1216 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I6 ~std_logic_vector{15~downto~0}~1216 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1218 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal I7 ~std_logic_vector{15~downto~0}~1218 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal RN ~std_logic_vector{0~to~7}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1220 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal O ~std_logic_vector{15~downto~0}~1220 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~9}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 9))))))
    (_signal (_internal ENABLES ~std_logic_vector{0~to~9}~13 0 47 (_architecture (_uni ))))
    (_process
      (line__53(_architecture 0 0 53 (_process (_simple)(_target(14(9))(14(8))(14))(_sensitivity(1)(2)(3)(0)(6)(5)(4)(8)(9)(7)(10)(11)(12)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_target(13))(_sensitivity(2)(3)(6)(5)(4)(8)(9)(7)(10)(11)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (14)
  )
  (_static
    (3 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 3 )
    (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 )
  )
  (_model . behv 2 -1
  )
)
V 000045 55 17943         1464819867900 BEHV
(_unit VHDL (processor 0 24 (behv 0 35 ))
  (_version v35)
  (_time 1464819867899 2016.06.02 01:24:27)
  (_source (\./compile/processor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1464819867878)
    (_use )
  )
  (_component
    (REGISTER_16
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 92 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{15~downto~0}~1334 0 93 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{15~downto~0}~1336 0 95 (_entity (_out ))))
      )
    )
    (ADDSUB
      (_object
        (_port (_internal SUB ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal X ~std_logic_vector{15~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{15~downto~0}~132 0 43 (_entity (_in ))))
        (_port (_internal F ~std_logic_vector{15~downto~0}~134 0 44 (_entity (_out ))))
      )
    )
    (CONTROL
      (_object
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 0 50 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 0 58 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 0 61 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~136 0 62 (_entity (_out ))))
      )
    )
    (COUNTER
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~138 0 69 (_entity (_inout (_string \"00"\)))))
      )
    )
    (REGISTER_9
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{0~to~8}~1338 0 101 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 102 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{0~to~8}~1340 0 103 (_entity (_out ))))
      )
    )
    (MUX10TO1
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~1310 0 75 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~1312 0 76 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~1314 0 78 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~1316 0 79 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~1318 0 80 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1320 0 81 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1322 0 82 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1324 0 83 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1326 0 84 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1328 0 85 (_entity (_in ))))
        (_port (_internal RN ~std_logic_vector{0~to~7}~1330 0 86 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1332 0 87 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_A 0 167 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(A_IN))
      ((Q)(A_OUT))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_ADDSUB 0 175 (_component ADDSUB )
    (_port
      ((SUB)(EN_ADDSUB))
      ((X)(A_OUT))
      ((Y)(U_BUS))
      ((F)(ADDSUB_OUT))
    )
    (_use (_entity . addsub)
    )
  )
  (_instantiation U_CONTROL 0 183 (_component CONTROL )
    (_port
      ((CNT)(T))
      ((INS)(INS))
      ((RESETN)(RESET))
      ((RUN)(RUN))
      ((ADDSUB)(EN_ADDSUB))
      ((A_IN)(A_IN))
      ((CLR)(CLR))
      ((DIN_OUT)(DIN_OUT))
      ((DONE)(DONE))
      ((G_IN)(G_IN))
      ((G_OUT)(G_OUT))
      ((IR_IN)(IR_IN))
      ((R_IN)(R_IN))
      ((R_OUT)(R_OUT))
    )
    (_use (_entity . control)
      (_port
        ((RESETN)(RESETN))
        ((RUN)(RUN))
        ((CNT)(CNT))
        ((INS)(INS))
        ((ADDSUB)(ADDSUB))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DIN_OUT)(DIN_OUT))
        ((DONE)(DONE))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
      )
    )
  )
  (_instantiation U_COUNTER 0 201 (_component COUNTER )
    (_port
      ((CLK)(CLK))
      ((CLR)(CLR))
      ((Q)(T))
    )
    (_use (_entity . counter)
    )
  )
  (_instantiation U_G 0 208 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(ADDSUB_OUT))
      ((EN)(G_IN))
      ((Q)(G_OUT_DATA))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_IR 0 216 (_component REGISTER_9 )
    (_port
      ((CLK)(CLK))
      ((D)(INS))
      ((EN)(IR_IN))
      ((Q)(IR_OUT))
    )
    (_use (_entity . register_9)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_MUX 0 224 (_component MUX10TO1 )
    (_port
      ((D)(DIN_OUT))
      ((DIN)(DIN))
      ((G)(G_OUT_DATA))
      ((GOUT)(G_OUT))
      ((I0)(R_DATA_OUT_0))
      ((I1)(R_DATA_OUT_1))
      ((I2)(R_DATA_OUT_2))
      ((I3)(R_DATA_OUT_3))
      ((I4)(R_DATA_OUT_4))
      ((I5)(R_DATA_OUT_5))
      ((I6)(R_DATA_OUT_6))
      ((I7)(R_DATA_OUT_7))
      ((RN)(R_OUT))
      ((O)(U_BUS))
    )
    (_use (_entity . mux10to1)
      (_port
        ((D)(D))
        ((GOUT)(GOUT))
        ((DIN)(DIN))
        ((G)(G))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((I5)(I5))
        ((I6)(I6))
        ((I7)(I7))
        ((RN)(RN))
        ((O)(O))
      )
    )
  )
  (_instantiation U_R0 0 242 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(0)))
      ((Q)(R_DATA_OUT_0))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R1 0 250 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(1)))
      ((Q)(R_DATA_OUT_1))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R2 0 258 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(2)))
      ((Q)(R_DATA_OUT_2))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R3 0 266 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(3)))
      ((Q)(R_DATA_OUT_3))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R4 0 274 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(4)))
      ((Q)(R_DATA_OUT_4))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R5 0 282 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(5)))
      ((Q)(R_DATA_OUT_5))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R6 0 290 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(6)))
      ((Q)(R_DATA_OUT_6))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_instantiation U_R7 0 298 (_component REGISTER_16 )
    (_port
      ((CLK)(CLK))
      ((D)(U_BUS))
      ((EN)(R_IN(7)))
      ((Q)(R_DATA_OUT_7))
    )
    (_use (_entity . register_16)
      (_port
        ((CLK)(CLK))
        ((EN)(EN))
        ((D)(D))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RUN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~15}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_port (_internal DIN ~std_logic_vector{0~to~15}~12 0 29 (_entity (_in ))))
    (_port (_internal DONE ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~12 0 31 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~136 0 62 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~138 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1324 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1328 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~1330 0 86 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1332 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1338 0 101 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~8}~1340 0 103 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1342 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1344 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1346 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1348 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1350 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal A_IN ~extieee.std_logic_1164.std_logic 0 122 (_architecture (_uni ))))
    (_signal (_internal CLR ~extieee.std_logic_1164.std_logic 0 123 (_architecture (_uni ))))
    (_signal (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 0 124 (_architecture (_uni ))))
    (_signal (_internal EN_ADDSUB ~extieee.std_logic_1164.std_logic 0 125 (_architecture (_uni ))))
    (_signal (_internal G_IN ~extieee.std_logic_1164.std_logic 0 126 (_architecture (_uni ))))
    (_signal (_internal G_OUT ~extieee.std_logic_1164.std_logic 0 127 (_architecture (_uni ))))
    (_signal (_internal IR_IN ~extieee.std_logic_1164.std_logic 0 128 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1354 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal ADDSUB_OUT ~std_logic_vector{15~downto~0}~1354 0 129 (_architecture (_uni ))))
    (_signal (_internal A_OUT ~std_logic_vector{15~downto~0}~1354 0 130 (_architecture (_uni ))))
    (_signal (_internal G_OUT_DATA ~std_logic_vector{15~downto~0}~1354 0 131 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~1356 0 132 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal INS ~std_logic_vector{0~to~8}~1356 0 132 (_architecture (_uni ))))
    (_signal (_internal IR_OUT ~std_logic_vector{0~to~8}~1356 0 133 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_0 ~std_logic_vector{15~downto~0}~1354 0 134 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_1 ~std_logic_vector{15~downto~0}~1354 0 135 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_2 ~std_logic_vector{15~downto~0}~1354 0 136 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_3 ~std_logic_vector{15~downto~0}~1354 0 137 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_4 ~std_logic_vector{15~downto~0}~1354 0 138 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_5 ~std_logic_vector{15~downto~0}~1354 0 139 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_6 ~std_logic_vector{15~downto~0}~1354 0 140 (_architecture (_uni ))))
    (_signal (_internal R_DATA_OUT_7 ~std_logic_vector{15~downto~0}~1354 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1358 0 142 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal R_IN ~std_logic_vector{0~to~7}~1358 0 142 (_architecture (_uni ))))
    (_signal (_internal R_OUT ~std_logic_vector{0~to~7}~1358 0 143 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T ~std_logic_vector{0~to~1}~13 0 144 (_architecture (_uni ))))
    (_process
      (line__150(_architecture 0 0 150 (_process (_simple)(_target(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0)))(_sensitivity(3)(0))(_read(28)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1436          1464819867957 BEHV
(_unit VHDL (register_16 1 4 (behv 1 33 ))
  (_version v35)
  (_time 1464819867956 2016.06.02 01:24:27)
  (_source (\./src/REGISTER_16.vhd\(\./compile/register_16.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227044556)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_logic_vector{15~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Q ~std_logic_vector{15~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 1 39 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1403          1464819868006 BEHV
(_unit VHDL (register_9 0 4 (behv 1 33 ))
  (_version v35)
  (_time 1464819868005 2016.06.02 01:24:28)
  (_source (\./src/REGISTER_9.vhd\(\./compile/register_9.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227015697)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal D ~std_logic_vector{0~to~8}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~8}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_port (_internal Q ~std_logic_vector{0~to~8}~122 0 8 (_entity (_out ))))
    (_process
      (line__39(_architecture 0 1 39 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1573          1464819868057 BEHV
(_unit VHDL (subtractor 1 4 (behv 1 32 ))
  (_version v35)
  (_time 1464819868056 2016.06.02 01:24:28)
  (_source (\./src/SUBTRACTOR.vhd\(\./compile/subtractor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227139603)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 1 39 (_process 0 )))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
V 000045 55 1552          1464819868106 BEHV
(_unit VHDL (sub 1 4 (behv 1 32 ))
  (_version v35)
  (_time 1464819868105 2016.06.02 01:24:28)
  (_source (\./src/SUB.vhd\(\./compile/sub.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227101978)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal X ~std_logic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Y ~std_logic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Z ~std_logic_vector{15~downto~0}~124 0 7 (_entity (_out ))))
    (_variable (_internal B ~extieee.std_logic_1164.std_logic 1 39 (_process 0 )))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (2)
  )
  (_model . BEHV 1 -1
  )
)
V 000043 55 8688          1464819868160 TB
(_unit VHDL (testmux 1 5 (tb 1 27 ))
  (_version v35)
  (_time 1464819868160 2016.06.02 01:24:28)
  (_source (\./src/TESTMUX.vhd\(\./compile/testmux.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227303759)
    (_use )
  )
  (_component
    (MUX10TO1
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{15~downto~0}~13 1 34 (_entity (_in ))))
        (_port (_internal G ~std_logic_vector{15~downto~0}~132 1 35 (_entity (_in ))))
        (_port (_internal GOUT ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{15~downto~0}~134 1 37 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{15~downto~0}~136 1 38 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{15~downto~0}~138 1 39 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{15~downto~0}~1310 1 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{15~downto~0}~1312 1 41 (_entity (_in ))))
        (_port (_internal I5 ~std_logic_vector{15~downto~0}~1314 1 42 (_entity (_in ))))
        (_port (_internal I6 ~std_logic_vector{15~downto~0}~1316 1 43 (_entity (_in ))))
        (_port (_internal I7 ~std_logic_vector{15~downto~0}~1318 1 44 (_entity (_in ))))
        (_port (_internal RN ~std_logic_vector{0~to~7}~13 1 45 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{15~downto~0}~1320 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation testmux 1 186 (_component MUX10TO1 )
    (_port
      ((D)(T_D))
      ((DIN)(T_DIN))
      ((G)(T_G))
      ((GOUT)(T_GOUT))
      ((I0)(T_I0))
      ((I1)(T_I1))
      ((I2)(T_I2))
      ((I3)(T_I3))
      ((I4)(T_I4))
      ((I5)(T_I5))
      ((I6)(T_I6))
      ((I7)(T_I7))
      ((RN)(T_RN))
      ((O)(T_O))
    )
    (_use (_entity . mux10to1)
      (_port
        ((D)(D))
        ((GOUT)(GOUT))
        ((DIN)(DIN))
        ((G)(G))
        ((I0)(I0))
        ((I1)(I1))
        ((I2)(I2))
        ((I3)(I3))
        ((I4)(I4))
        ((I5)(I5))
        ((I6)(I6))
        ((I7)(I7))
        ((RN)(RN))
        ((O)(O))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~134 1 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~136 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~138 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1310 1 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1312 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1314 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1316 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1318 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1320 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_D ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal T_GOUT ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1322 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~1322 1 54 (_architecture (_uni ))))
    (_signal (_internal T_G ~std_logic_vector{15~downto~0}~1322 1 55 (_architecture (_uni ))))
    (_signal (_internal T_I0 ~std_logic_vector{15~downto~0}~1322 1 56 (_architecture (_uni ))))
    (_signal (_internal T_I1 ~std_logic_vector{15~downto~0}~1322 1 57 (_architecture (_uni ))))
    (_signal (_internal T_I2 ~std_logic_vector{15~downto~0}~1322 1 58 (_architecture (_uni ))))
    (_signal (_internal T_I3 ~std_logic_vector{15~downto~0}~1322 1 59 (_architecture (_uni ))))
    (_signal (_internal T_I4 ~std_logic_vector{15~downto~0}~1322 1 60 (_architecture (_uni ))))
    (_signal (_internal T_I5 ~std_logic_vector{15~downto~0}~1322 1 61 (_architecture (_uni ))))
    (_signal (_internal T_I6 ~std_logic_vector{15~downto~0}~1322 1 62 (_architecture (_uni ))))
    (_signal (_internal T_I7 ~std_logic_vector{15~downto~0}~1322 1 63 (_architecture (_uni ))))
    (_signal (_internal T_O ~std_logic_vector{15~downto~0}~1322 1 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~7}~1324 1 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_RN ~std_logic_vector{0~to~7}~1324 1 65 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 72 (_process 0 ((i 0)))))
    (_process
      (line__71(_architecture 0 1 71 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(13))(_read(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (83 84 65 82 84 73 78 71 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (83 84 65 82 84 73 78 71 33 )
    (3 2 2 2 2 2 2 2 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (73 48 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 )
    (2 3 2 2 2 2 2 2 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (73 49 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 3 3 3 2 2 2 3 3 3 2 3 2 3 )
    (2 2 3 2 2 2 2 2 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (73 50 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 2 3 2 3 2 3 2 3 2 3 2 3 2 )
    (2 2 2 3 2 2 2 2 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (73 51 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 3 2 3 2 3 2 2 2 2 3 3 2 2 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (73 52 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (73 53 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (73 54 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (2 2 2 2 2 2 3 2 2 2 3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (73 55 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 3 2 2 3 2 2 2 3 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (68 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 2 2 2 3 2 2 3 2 2 3 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (71 79 85 84 32 67 65 83 69 32 73 83 32 73 78 67 79 82 82 69 67 84 33 )
    (3 3 3 3 3 3 3 2 3 3 3 3 2 2 3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 77 85 88 49 48 84 79 49 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 44 32 84 82 89 32 84 69 83 84 32 65 71 65 73 78 )
  )
  (_model . TB 1 -1
  )
)
V 000043 55 6803          1464819868232 TB
(_unit VHDL (test_control 1 4 (tb 1 27 ))
  (_version v35)
  (_time 1464819868232 2016.06.02 01:24:28)
  (_source (\./src/TEST_CONTROL.vhd\(\./compile/test_control.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227199103)
    (_use )
  )
  (_component
    (CONTROL
      (_object
        (_port (_internal CNT ~std_logic_vector{1~downto~0}~13 1 33 (_entity (_in ))))
        (_port (_internal INS ~std_logic_vector{0~to~8}~13 1 34 (_entity (_in ))))
        (_port (_internal RESETN ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal ADDSUB ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
        (_port (_internal A_IN ~extieee.std_logic_1164.std_logic 1 38 (_entity (_out ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 1 39 (_entity (_out ))))
        (_port (_internal DIN_OUT ~extieee.std_logic_1164.std_logic 1 40 (_entity (_out ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 1 41 (_entity (_out ))))
        (_port (_internal G_IN ~extieee.std_logic_1164.std_logic 1 42 (_entity (_out ))))
        (_port (_internal G_OUT ~extieee.std_logic_1164.std_logic 1 43 (_entity (_out ))))
        (_port (_internal IR_IN ~extieee.std_logic_1164.std_logic 1 44 (_entity (_out ))))
        (_port (_internal R_IN ~std_logic_vector{0~to~7}~13 1 45 (_entity (_out ))))
        (_port (_internal R_OUT ~std_logic_vector{0~to~7}~132 1 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation U_CONTROL 1 245 (_component CONTROL )
    (_port
      ((CNT)(T_CNT))
      ((INS)(T_INS))
      ((RESETN)(T_RESET))
      ((RUN)(T_RUN))
      ((ADDSUB)(T_ADDSUB))
      ((A_IN)(T_A_IN))
      ((CLR)(T_CLR))
      ((DIN_OUT)(T_DIN_OUT))
      ((DONE)(T_DONE))
      ((G_IN)(T_G_IN))
      ((G_OUT)(T_G_OUT))
      ((IR_IN)(T_IR_IN))
      ((R_IN)(T_R_IN))
      ((R_OUT)(T_R_OUT))
    )
    (_use (_entity . control)
      (_port
        ((RESETN)(RESETN))
        ((RUN)(RUN))
        ((CNT)(CNT))
        ((INS)(INS))
        ((ADDSUB)(ADDSUB))
        ((A_IN)(A_IN))
        ((CLR)(CLR))
        ((DIN_OUT)(DIN_OUT))
        ((DONE)(DONE))
        ((G_IN)(G_IN))
        ((G_OUT)(G_OUT))
        ((IR_IN)(IR_IN))
        ((R_IN)(R_IN))
        ((R_OUT)(R_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~8}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{0~to~7}~132 1 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_signal (_internal T_ADDSUB ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal T_A_IN ~extieee.std_logic_1164.std_logic 1 53 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_signal (_internal T_DIN_OUT ~extieee.std_logic_1164.std_logic 1 55 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 1 56 (_architecture (_uni ))))
    (_signal (_internal T_G_IN ~extieee.std_logic_1164.std_logic 1 57 (_architecture (_uni ))))
    (_signal (_internal T_G_OUT ~extieee.std_logic_1164.std_logic 1 58 (_architecture (_uni ))))
    (_signal (_internal T_IR_IN ~extieee.std_logic_1164.std_logic 1 59 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 1 60 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 1 61 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 1 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CNT ~std_logic_vector{1~downto~0}~134 1 62 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~8}~136 1 63 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 8))))))
    (_signal (_internal T_INS ~std_logic_vector{0~to~8}~136 1 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal T_R_IN ~std_logic_vector{7~downto~0}~13 1 64 (_architecture (_uni ))))
    (_signal (_internal T_R_OUT ~std_logic_vector{7~downto~0}~13 1 65 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 72 (_process 0 ((i 0)))))
    (_process
      (line__71(_architecture 0 1 71 (_process (_wait_for)(_target(8)(9)(10)(11))(_read(0)(1)(2)(3)(4)(5)(6)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 2 2 3 2 2 3 3 3 )
    (2 3 )
    (69 82 82 79 82 49 65 33 )
    (69 82 82 79 82 49 66 33 )
    (69 82 82 79 82 49 67 33 )
    (2 2 )
    (2 2 3 2 3 3 8 8 8 )
    (2 3 )
    (69 82 82 79 82 50 65 33 )
    (3 2 )
    (69 82 82 79 82 50 66 33 )
    (69 82 82 79 82 50 66 33 )
    (2 2 )
    (2 3 2 2 2 3 2 2 3 )
    (2 3 )
    (69 82 82 79 82 51 65 33 )
    (69 82 82 79 82 51 66 33 )
    (3 2 )
    (69 82 82 79 82 51 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 51 69 33 )
    (3 3 )
    (69 82 82 79 82 51 70 33 )
    (69 82 82 79 82 51 71 33 )
    (69 82 82 79 82 51 72 33 )
    (2 2 )
    (2 3 3 3 3 3 2 3 3 )
    (2 3 )
    (69 82 82 79 82 52 65 33 )
    (69 82 82 79 82 52 66 33 )
    (3 2 )
    (69 82 82 79 82 52 67 33 )
    (69 82 82 79 82 51 68 33 )
    (69 82 82 79 82 52 69 33 )
    (3 3 )
    (69 82 82 79 82 52 70 33 )
    (69 82 82 79 82 52 71 33 )
    (69 82 82 79 82 52 72 33 )
    (2 2 )
    (2 3 )
    (2 3 3 3 3 3 2 3 3 )
    (69 82 82 79 82 53 65 33 )
    (69 82 82 79 82 53 66 33 )
    (69 82 82 79 82 53 67 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 54 65 33 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 78 84 82 79 76 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
V 000043 55 2480          1464819868290 TB
(_unit VHDL (test_counter 1 5 (tb 1 27 ))
  (_version v35)
  (_time 1464819868290 2016.06.02 01:24:28)
  (_source (\./src/TEST_COUNTER.vhd\(\./compile/test_counter.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227239587)
    (_use )
  )
  (_component
    (COUNTER
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 1 34 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~13 1 35 (_entity (_inout (_string \"00"\)))))
      )
    )
  )
  (_instantiation U_COUNTER 1 95 (_component COUNTER )
    (_port
      ((CLK)(T_CLK))
      ((CLR)(T_CLR))
      ((Q)(T_Q))
    )
    (_use (_entity . counter)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_signal (_internal T_CLR ~extieee.std_logic_1164.std_logic 1 42 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{0~to~1}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 1))))))
    (_signal (_internal T_Q ~std_logic_vector{0~to~1}~13 1 43 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 50 (_process 0 ((i 0)))))
    (_process
      (line__49(_architecture 0 1 49 (_process (_wait_for)(_target(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 )
    (2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 )
    (3 2 )
    (69 82 82 79 82 51 33 )
    (3 2 )
    (3 3 )
    (69 82 82 79 82 52 33 )
    (3 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 67 79 85 78 84 69 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
V 000043 55 3635          1464819868348 TB
(_unit VHDL (test_processor 1 4 (tb 1 27 ))
  (_version v35)
  (_time 1464819868348 2016.06.02 01:24:28)
  (_source (\./src/TEST_PROCESSOR.vhd\(\./compile/test_processor.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227268759)
    (_use )
  )
  (_component
    (PROCESSOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 1 33 (_entity (_in ))))
        (_port (_internal DIN ~std_logic_vector{0~to~15}~13 1 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 1 35 (_entity (_in ))))
        (_port (_internal RUN ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal DONE ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
        (_port (_internal U_BUS ~std_logic_vector{15~downto~0}~13 1 38 (_entity (_inout ))))
      )
    )
  )
  (_instantiation U_PROCESSOR 1 136 (_component PROCESSOR )
    (_port
      ((CLK)(T_CLK))
      ((DIN)(T_DIN))
      ((RESET)(T_RESET))
      ((RUN)(T_RUN))
      ((DONE)(T_DONE))
      ((U_BUS)(T_BUS))
    )
    (_use (_entity . processor)
      (_port
        ((CLK)(CLK))
        ((RESET)(RESET))
        ((RUN)(RUN))
        ((DIN)(DIN))
        ((DONE)(DONE))
        ((U_BUS)(U_BUS))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~15}~13 1 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 15))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 1 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_CLK ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_signal (_internal T_DONE ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_signal (_internal T_RESET ~extieee.std_logic_1164.std_logic 1 46 (_architecture (_uni ))))
    (_signal (_internal T_RUN ~extieee.std_logic_1164.std_logic 1 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~132 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal T_BUS ~std_logic_vector{15~downto~0}~132 1 48 (_architecture (_uni ))))
    (_signal (_internal T_DIN ~std_logic_vector{15~downto~0}~132 1 49 (_architecture (_uni ))))
    (_variable (_internal ERR_CNT ~extSTD.STANDARD.INTEGER 1 56 (_process 0 ((i 0)))))
    (_process
      (line__55(_architecture 0 1 55 (_process (_wait_for)(_target(0)(2)(3)(5))(_read(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 )
    (69 82 82 79 82 49 33 )
    (2 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 3 2 2 2 2 2 2 3 3 3 2 2 3 )
    (69 82 82 79 82 50 33 )
    (2 3 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (69 82 82 79 82 51 65 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (69 82 82 79 82 51 66 33 )
    (2 2 3 3 2 2 2 2 2 3 2 2 2 3 2 3 )
    (84 69 83 84 66 69 78 67 72 32 79 70 32 80 82 79 67 69 83 83 79 82 32 67 79 77 80 76 69 84 69 68 32 83 85 67 67 69 83 83 70 85 76 76 89 33 )
    (83 79 77 69 84 72 73 78 71 32 87 82 79 78 71 46 32 58 40 )
  )
  (_model . TB 1 -1
  )
)
V 000045 55 980           1464819868432 BEHV
(_unit VHDL (t_ff 1 4 (behv 1 32 ))
  (_version v35)
  (_time 1464819868432 2016.06.02 01:24:28)
  (_source (\./src/T_FF.vhd\(\./compile/t_ff.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1461227167619)
    (_use )
  )
  (_object
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal T ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_inout ((i 2))))))
    (_process
      (line__38(_architecture 0 1 38 (_process (_simple)(_target(2))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . BEHV 1 -1
  )
)
