 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Oct 22 23:43:18 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              22
    Cells do not drive (LINT-1)                                    20
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'CLKDIV_RATIO_WIDTH8', cell 'C130' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CNTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_ADDRSIZE3', cell 'C58' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_ADDRSIZE3', cell 'C56' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX_SERIALIZER', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C81' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DATA_SAMPLING', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DESERIALIZER', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_DATA_SAMPLING', port 'PRESCALE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN1' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CNTRL', output port 'CLK_DIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:11:12 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     12
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              22
    Cells do not drive (LINT-1)                                    20
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'CLKDIV_RATIO_WIDTH8', cell 'C130' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CNTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_ADDRSIZE3', cell 'C58' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_ADDRSIZE3', cell 'C56' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX_SERIALIZER', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C81' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DATA_SAMPLING', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DESERIALIZER', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_DATA_SAMPLING', port 'PRESCALE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN1' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CNTRL', output port 'CLK_DIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:14:42 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              22
    Cells do not drive (LINT-1)                                    20
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'CLKDIV_RATIO_WIDTH8', cell 'C130' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CNTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_ADDRSIZE3', cell 'C58' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_ADDRSIZE3', cell 'C56' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX_SERIALIZER', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C81' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DATA_SAMPLING', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DESERIALIZER', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_DATA_SAMPLING', port 'PRESCALE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN1' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CNTRL', output port 'CLK_DIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:54:42 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              22
    Cells do not drive (LINT-1)                                    20
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'CLKDIV_RATIO_WIDTH8', cell 'C130' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CNTRL', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C341' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C369' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C371' does not drive any nets. (LINT-1)
Warning: In design 'ALU_IN_WIDTH8_OUT_WIDTH16', cell 'C373' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_ADDRSIZE3', cell 'C58' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_ADDRSIZE3', cell 'C56' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX_SERIALIZER', cell 'C100' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C80' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_EDG_BIT_COUNTER', cell 'C81' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DATA_SAMPLING', cell 'C121' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_DESERIALIZER', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_DATA_SAMPLING', port 'PRESCALE[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN1' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CNTRL', output port 'CLK_DIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
