

================================================================
== Vitis HLS Report for 'store_result_Pipeline_mem_wr'
================================================================
* Date:           Mon Mar 25 16:41:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.662 us|  13.662 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_wr  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       74|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       69|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       69|      128|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_108_p2               |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln114_fu_102_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  74|          73|          44|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|   31|         62|
    |out_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_56                           |  31|   0|   31|          0|
    |icmp_ln114_reg_136                |   1|   0|    1|          0|
    |out_stream_read_reg_145           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  69|   0|   69|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  store_result_Pipeline_mem_wr|  return value|
|out_stream_dout            |   in|   32|     ap_fifo|                    out_stream|       pointer|
|out_stream_num_data_valid  |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_fifo_cap        |   in|    2|     ap_fifo|                    out_stream|       pointer|
|out_stream_empty_n         |   in|    1|     ap_fifo|                    out_stream|       pointer|
|out_stream_read            |  out|    1|     ap_fifo|                    out_stream|       pointer|
|m_axi_gmem0_AWVALID        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWREADY        |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWADDR         |  out|   64|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWID           |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWLEN          |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWSIZE         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWBURST        |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWLOCK         |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWCACHE        |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWPROT         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWQOS          |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWREGION       |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_AWUSER         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WVALID         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WREADY         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WDATA          |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WSTRB          |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WLAST          |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WID            |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_WUSER          |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARVALID        |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARREADY        |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARADDR         |  out|   64|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARID           |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARLEN          |  out|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARSIZE         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARBURST        |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARLOCK         |  out|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARCACHE        |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARPROT         |  out|    3|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARQOS          |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARREGION       |  out|    4|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_ARUSER         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RVALID         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RREADY         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RDATA          |   in|   32|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RLAST          |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RID            |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM       |   in|    9|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RUSER          |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_RRESP          |   in|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BVALID         |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BREADY         |  out|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BRESP          |   in|    2|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BID            |   in|    1|       m_axi|                         gmem0|       pointer|
|m_axi_gmem0_BUSER          |   in|    1|       m_axi|                         gmem0|       pointer|
|sext_ln114                 |   in|   62|     ap_none|                    sext_ln114|        scalar|
|size_load                  |   in|   32|     ap_none|                     size_load|        scalar|
+---------------------------+-----+-----+------------+------------------------------+--------------+

