|Processor
CLK => CONTROLUNIT:inst5.CLK
CLK => Datapath:inst.CLK
RST => CONTROLUNIT:inst5.RST_L
RST => Datapath:inst.RST
ER => Datapath:inst.er_in
SIPi[0] => Datapath:inst.SIP_IN[0]
SIPi[1] => Datapath:inst.SIP_IN[1]
SIPi[2] => Datapath:inst.SIP_IN[2]
SIPi[3] => Datapath:inst.SIP_IN[3]
SIPi[4] => Datapath:inst.SIP_IN[4]
SIPi[5] => Datapath:inst.SIP_IN[5]
SIPi[6] => Datapath:inst.SIP_IN[6]
SIPi[7] => Datapath:inst.SIP_IN[7]
SIPi[8] => Datapath:inst.SIP_IN[8]
SIPi[9] => Datapath:inst.SIP_IN[9]
SIPi[10] => Datapath:inst.SIP_IN[10]
SIPi[11] => Datapath:inst.SIP_IN[11]
SIPi[12] => Datapath:inst.SIP_IN[12]
SIPi[13] => Datapath:inst.SIP_IN[13]
SIPi[14] => Datapath:inst.SIP_IN[14]
SIPi[15] => Datapath:inst.SIP_IN[15]


|Processor|CONTROLUNIT:inst5
CLK => STATE~2.DATAIN
RST_L => STATE~4.DATAIN
nios_control => ~NO_FANOUT~
debug_hold => STATE.DATAA
debug_hold => Selector0.IN5
debug_hold => Selector1.IN1
debug_hold => Selector1.IN2
debug_hold => STATE.DATAA
debug_hold => Selector1.IN3
start_hold => ~NO_FANOUT~
start => ~NO_FANOUT~
zout => Mux8.IN62
zout => Mux8.IN63
I_code[0] => Mux67.IN62
I_code[0] => Mux67.IN63
I_code[0] => Mux67.IN64
I_code[0] => Mux67.IN65
I_code[0] => Mux67.IN66
I_code[0] => Mux67.IN67
I_code[0] => Mux67.IN68
I_code[0] => Mux67.IN69
I_code[0] => Mux69.IN64
I_code[0] => Mux69.IN65
I_code[0] => Mux69.IN66
I_code[0] => Mux69.IN67
I_code[0] => Mux69.IN68
I_code[0] => Mux69.IN69
I_code[1] => Mux24.IN62
I_code[1] => Mux24.IN63
I_code[1] => Mux24.IN64
I_code[1] => Mux24.IN65
I_code[1] => Mux24.IN66
I_code[1] => Mux24.IN67
I_code[1] => Mux24.IN68
I_code[1] => Mux24.IN69
I_code[1] => Mux71.IN64
I_code[1] => Mux71.IN65
I_code[1] => Mux71.IN66
I_code[1] => Mux71.IN67
I_code[1] => Mux71.IN68
I_code[1] => Mux71.IN69
I_code[2] => Mux23.IN62
I_code[2] => Mux23.IN63
I_code[2] => Mux23.IN64
I_code[2] => Mux23.IN65
I_code[2] => Mux23.IN66
I_code[2] => Mux23.IN67
I_code[2] => Mux23.IN68
I_code[2] => Mux23.IN69
I_code[2] => Mux73.IN64
I_code[2] => Mux73.IN65
I_code[2] => Mux73.IN66
I_code[2] => Mux73.IN67
I_code[2] => Mux73.IN68
I_code[2] => Mux73.IN69
I_code[3] => Mux22.IN62
I_code[3] => Mux22.IN63
I_code[3] => Mux22.IN64
I_code[3] => Mux22.IN65
I_code[3] => Mux22.IN66
I_code[3] => Mux22.IN67
I_code[3] => Mux22.IN68
I_code[3] => Mux22.IN69
I_code[3] => Mux76.IN64
I_code[3] => Mux76.IN65
I_code[3] => Mux76.IN66
I_code[3] => Mux76.IN67
I_code[3] => Mux76.IN68
I_code[3] => Mux76.IN69
I_code[4] => Mux33.IN65
I_code[4] => Mux33.IN66
I_code[4] => Mux33.IN67
I_code[4] => Mux33.IN68
I_code[4] => Mux33.IN69
I_code[4] => Mux4.IN69
I_code[4] => Mux3.IN64
I_code[4] => Mux3.IN65
I_code[4] => Mux3.IN66
I_code[4] => Mux3.IN67
I_code[4] => Mux3.IN68
I_code[4] => Mux3.IN69
I_code[4] => Mux25.IN67
I_code[4] => Mux25.IN68
I_code[4] => Mux25.IN69
I_code[4] => Mux56.IN69
I_code[5] => Mux32.IN65
I_code[5] => Mux32.IN66
I_code[5] => Mux32.IN67
I_code[5] => Mux32.IN68
I_code[5] => Mux32.IN69
I_code[5] => Mux1.IN69
I_code[5] => Mux0.IN64
I_code[5] => Mux0.IN65
I_code[5] => Mux0.IN66
I_code[5] => Mux0.IN67
I_code[5] => Mux0.IN68
I_code[5] => Mux0.IN69
I_code[5] => Mux57.IN67
I_code[5] => Mux57.IN68
I_code[5] => Mux57.IN69
I_code[5] => Mux59.IN69
I_code[6] => Mux31.IN65
I_code[6] => Mux31.IN66
I_code[6] => Mux31.IN67
I_code[6] => Mux31.IN68
I_code[6] => Mux31.IN69
I_code[6] => Mux36.IN69
I_code[6] => Mux37.IN64
I_code[6] => Mux37.IN65
I_code[6] => Mux37.IN66
I_code[6] => Mux37.IN67
I_code[6] => Mux37.IN68
I_code[6] => Mux37.IN69
I_code[6] => Mux60.IN67
I_code[6] => Mux60.IN68
I_code[6] => Mux60.IN69
I_code[6] => Mux62.IN69
I_code[7] => Mux30.IN65
I_code[7] => Mux30.IN66
I_code[7] => Mux30.IN67
I_code[7] => Mux30.IN68
I_code[7] => Mux30.IN69
I_code[7] => Mux39.IN69
I_code[7] => Mux40.IN64
I_code[7] => Mux40.IN65
I_code[7] => Mux40.IN66
I_code[7] => Mux40.IN67
I_code[7] => Mux40.IN68
I_code[7] => Mux40.IN69
I_code[7] => Mux63.IN67
I_code[7] => Mux63.IN68
I_code[7] => Mux63.IN69
I_code[7] => Mux65.IN69
I_code[8] => Mux8.IN69
I_code[8] => Mux9.IN69
I_code[8] => Mux14.IN69
I_code[8] => Mux12.IN69
I_code[8] => Mux34.IN69
I_code[8] => Mux33.IN64
I_code[8] => Mux4.IN68
I_code[8] => Mux3.IN63
I_code[8] => Mux32.IN64
I_code[8] => Mux1.IN68
I_code[8] => Mux0.IN63
I_code[8] => Mux31.IN64
I_code[8] => Mux36.IN68
I_code[8] => Mux37.IN63
I_code[8] => Mux30.IN64
I_code[8] => Mux39.IN68
I_code[8] => Mux40.IN63
I_code[8] => Mux29.IN69
I_code[8] => Mux42.IN69
I_code[8] => Mux43.IN69
I_code[8] => Mux28.IN69
I_code[8] => Mux45.IN69
I_code[8] => Mux27.IN69
I_code[8] => Mux47.IN69
I_code[8] => Mux26.IN69
I_code[8] => Mux48.IN69
I_code[8] => Mux50.IN69
I_code[8] => Mux51.IN69
I_code[8] => Mux54.IN69
I_code[8] => Mux25.IN66
I_code[8] => Mux56.IN68
I_code[8] => Mux57.IN66
I_code[8] => Mux59.IN68
I_code[8] => Mux60.IN66
I_code[8] => Mux62.IN68
I_code[8] => Mux63.IN66
I_code[8] => Mux65.IN68
I_code[8] => Mux67.IN61
I_code[8] => Mux69.IN63
I_code[8] => Mux24.IN61
I_code[8] => Mux71.IN63
I_code[8] => Mux23.IN61
I_code[8] => Mux73.IN63
I_code[8] => Mux22.IN61
I_code[8] => Mux74.IN69
I_code[8] => Mux76.IN63
I_code[8] => Mux21.IN69
I_code[8] => Mux79.IN69
I_code[8] => Mux20.IN69
I_code[8] => Mux81.IN69
I_code[8] => Mux82.IN69
I_code[8] => Mux85.IN69
I_code[8] => Mux86.IN69
I_code[8] => Mux88.IN69
I_code[8] => Mux6.IN69
I_code[8] => Mux19.IN69
I_code[8] => Mux90.IN69
I_code[8] => Mux91.IN69
I_code[8] => Mux93.IN69
I_code[8] => Mux94.IN69
I_code[8] => Mux97.IN69
I_code[8] => Mux98.IN69
I_code[8] => Mux101.IN69
I_code[8] => Mux102.IN69
I_code[8] => Mux105.IN69
I_code[8] => Mux106.IN69
I_code[8] => Mux107.IN69
I_code[8] => Mux108.IN69
I_code[8] => Mux110.IN69
I_code[8] => Mux111.IN69
I_code[8] => Mux114.IN69
I_code[8] => Mux115.IN69
I_code[8] => Mux118.IN69
I_code[8] => Mux119.IN69
I_code[8] => Mux120.IN69
I_code[8] => Mux121.IN69
I_code[8] => Mux123.IN69
I_code[8] => Mux124.IN69
I_code[8] => Mux126.IN69
I_code[8] => Mux127.IN69
I_code[8] => Mux128.IN69
I_code[8] => Mux129.IN69
I_code[9] => Mux8.IN68
I_code[9] => Mux9.IN68
I_code[9] => Mux14.IN68
I_code[9] => Mux12.IN68
I_code[9] => Mux34.IN68
I_code[9] => Mux33.IN63
I_code[9] => Mux4.IN67
I_code[9] => Mux3.IN62
I_code[9] => Mux32.IN63
I_code[9] => Mux1.IN67
I_code[9] => Mux0.IN62
I_code[9] => Mux31.IN63
I_code[9] => Mux36.IN67
I_code[9] => Mux37.IN62
I_code[9] => Mux30.IN63
I_code[9] => Mux39.IN67
I_code[9] => Mux40.IN62
I_code[9] => Mux29.IN68
I_code[9] => Mux42.IN68
I_code[9] => Mux43.IN68
I_code[9] => Mux28.IN68
I_code[9] => Mux45.IN68
I_code[9] => Mux27.IN68
I_code[9] => Mux47.IN68
I_code[9] => Mux26.IN68
I_code[9] => Mux48.IN68
I_code[9] => Mux50.IN68
I_code[9] => Mux51.IN68
I_code[9] => Mux54.IN68
I_code[9] => Mux25.IN65
I_code[9] => Mux56.IN67
I_code[9] => Mux57.IN65
I_code[9] => Mux59.IN67
I_code[9] => Mux60.IN65
I_code[9] => Mux62.IN67
I_code[9] => Mux63.IN65
I_code[9] => Mux65.IN67
I_code[9] => Mux67.IN60
I_code[9] => Mux69.IN62
I_code[9] => Mux24.IN60
I_code[9] => Mux71.IN62
I_code[9] => Mux23.IN60
I_code[9] => Mux73.IN62
I_code[9] => Mux22.IN60
I_code[9] => Mux74.IN68
I_code[9] => Mux76.IN62
I_code[9] => Mux21.IN68
I_code[9] => Mux79.IN68
I_code[9] => Mux20.IN68
I_code[9] => Mux81.IN68
I_code[9] => Mux82.IN68
I_code[9] => Mux85.IN68
I_code[9] => Mux86.IN68
I_code[9] => Mux88.IN68
I_code[9] => Mux6.IN68
I_code[9] => Mux19.IN68
I_code[9] => Mux90.IN68
I_code[9] => Mux91.IN68
I_code[9] => Mux93.IN68
I_code[9] => Mux94.IN68
I_code[9] => Mux97.IN68
I_code[9] => Mux98.IN68
I_code[9] => Mux101.IN68
I_code[9] => Mux102.IN68
I_code[9] => Mux105.IN68
I_code[9] => Mux106.IN68
I_code[9] => Mux107.IN68
I_code[9] => Mux108.IN68
I_code[9] => Mux110.IN68
I_code[9] => Mux111.IN68
I_code[9] => Mux114.IN68
I_code[9] => Mux115.IN68
I_code[9] => Mux118.IN68
I_code[9] => Mux119.IN68
I_code[9] => Mux120.IN68
I_code[9] => Mux121.IN68
I_code[9] => Mux123.IN68
I_code[9] => Mux124.IN68
I_code[9] => Mux126.IN68
I_code[9] => Mux127.IN68
I_code[9] => Mux128.IN68
I_code[9] => Mux129.IN68
I_code[10] => Mux8.IN67
I_code[10] => Mux9.IN67
I_code[10] => Mux14.IN67
I_code[10] => Mux12.IN67
I_code[10] => Mux34.IN67
I_code[10] => Mux33.IN62
I_code[10] => Mux4.IN66
I_code[10] => Mux3.IN61
I_code[10] => Mux32.IN62
I_code[10] => Mux1.IN66
I_code[10] => Mux0.IN61
I_code[10] => Mux31.IN62
I_code[10] => Mux36.IN66
I_code[10] => Mux37.IN61
I_code[10] => Mux30.IN62
I_code[10] => Mux39.IN66
I_code[10] => Mux40.IN61
I_code[10] => Mux29.IN67
I_code[10] => Mux42.IN67
I_code[10] => Mux43.IN67
I_code[10] => Mux28.IN67
I_code[10] => Mux45.IN67
I_code[10] => Mux27.IN67
I_code[10] => Mux47.IN67
I_code[10] => Mux26.IN67
I_code[10] => Mux48.IN67
I_code[10] => Mux50.IN67
I_code[10] => Mux51.IN67
I_code[10] => Mux54.IN67
I_code[10] => Mux25.IN64
I_code[10] => Mux56.IN66
I_code[10] => Mux57.IN64
I_code[10] => Mux59.IN66
I_code[10] => Mux60.IN64
I_code[10] => Mux62.IN66
I_code[10] => Mux63.IN64
I_code[10] => Mux65.IN66
I_code[10] => Mux67.IN59
I_code[10] => Mux69.IN61
I_code[10] => Mux24.IN59
I_code[10] => Mux71.IN61
I_code[10] => Mux23.IN59
I_code[10] => Mux73.IN61
I_code[10] => Mux22.IN59
I_code[10] => Mux74.IN67
I_code[10] => Mux76.IN61
I_code[10] => Mux21.IN67
I_code[10] => Mux79.IN67
I_code[10] => Mux20.IN67
I_code[10] => Mux81.IN67
I_code[10] => Mux82.IN67
I_code[10] => Mux85.IN67
I_code[10] => Mux86.IN67
I_code[10] => Mux88.IN67
I_code[10] => Mux6.IN67
I_code[10] => Mux19.IN67
I_code[10] => Mux90.IN67
I_code[10] => Mux91.IN67
I_code[10] => Mux93.IN67
I_code[10] => Mux94.IN67
I_code[10] => Mux97.IN67
I_code[10] => Mux98.IN67
I_code[10] => Mux101.IN67
I_code[10] => Mux102.IN67
I_code[10] => Mux105.IN67
I_code[10] => Mux106.IN67
I_code[10] => Mux107.IN67
I_code[10] => Mux108.IN67
I_code[10] => Mux110.IN67
I_code[10] => Mux111.IN67
I_code[10] => Mux114.IN67
I_code[10] => Mux115.IN67
I_code[10] => Mux118.IN67
I_code[10] => Mux119.IN67
I_code[10] => Mux120.IN67
I_code[10] => Mux121.IN67
I_code[10] => Mux123.IN67
I_code[10] => Mux124.IN67
I_code[10] => Mux126.IN67
I_code[10] => Mux127.IN67
I_code[10] => Mux128.IN67
I_code[10] => Mux129.IN67
I_code[11] => Mux8.IN66
I_code[11] => Mux9.IN66
I_code[11] => Mux14.IN66
I_code[11] => Mux12.IN66
I_code[11] => Mux34.IN66
I_code[11] => Mux33.IN61
I_code[11] => Mux4.IN65
I_code[11] => Mux3.IN60
I_code[11] => Mux32.IN61
I_code[11] => Mux1.IN65
I_code[11] => Mux0.IN60
I_code[11] => Mux31.IN61
I_code[11] => Mux36.IN65
I_code[11] => Mux37.IN60
I_code[11] => Mux30.IN61
I_code[11] => Mux39.IN65
I_code[11] => Mux40.IN60
I_code[11] => Mux29.IN66
I_code[11] => Mux42.IN66
I_code[11] => Mux43.IN66
I_code[11] => Mux28.IN66
I_code[11] => Mux45.IN66
I_code[11] => Mux27.IN66
I_code[11] => Mux47.IN66
I_code[11] => Mux26.IN66
I_code[11] => Mux48.IN66
I_code[11] => Mux50.IN66
I_code[11] => Mux51.IN66
I_code[11] => Mux54.IN66
I_code[11] => Mux25.IN63
I_code[11] => Mux56.IN65
I_code[11] => Mux57.IN63
I_code[11] => Mux59.IN65
I_code[11] => Mux60.IN63
I_code[11] => Mux62.IN65
I_code[11] => Mux63.IN63
I_code[11] => Mux65.IN65
I_code[11] => Mux67.IN58
I_code[11] => Mux69.IN60
I_code[11] => Mux24.IN58
I_code[11] => Mux71.IN60
I_code[11] => Mux23.IN58
I_code[11] => Mux73.IN60
I_code[11] => Mux22.IN58
I_code[11] => Mux74.IN66
I_code[11] => Mux76.IN60
I_code[11] => Mux21.IN66
I_code[11] => Mux79.IN66
I_code[11] => Mux20.IN66
I_code[11] => Mux81.IN66
I_code[11] => Mux82.IN66
I_code[11] => Mux85.IN66
I_code[11] => Mux86.IN66
I_code[11] => Mux88.IN66
I_code[11] => Mux6.IN66
I_code[11] => Mux19.IN66
I_code[11] => Mux90.IN66
I_code[11] => Mux91.IN66
I_code[11] => Mux93.IN66
I_code[11] => Mux94.IN66
I_code[11] => Mux97.IN66
I_code[11] => Mux98.IN66
I_code[11] => Mux101.IN66
I_code[11] => Mux102.IN66
I_code[11] => Mux105.IN66
I_code[11] => Mux106.IN66
I_code[11] => Mux107.IN66
I_code[11] => Mux108.IN66
I_code[11] => Mux110.IN66
I_code[11] => Mux111.IN66
I_code[11] => Mux114.IN66
I_code[11] => Mux115.IN66
I_code[11] => Mux118.IN66
I_code[11] => Mux119.IN66
I_code[11] => Mux120.IN66
I_code[11] => Mux121.IN66
I_code[11] => Mux123.IN66
I_code[11] => Mux124.IN66
I_code[11] => Mux126.IN66
I_code[11] => Mux127.IN66
I_code[11] => Mux128.IN66
I_code[11] => Mux129.IN66
I_code[12] => Mux8.IN65
I_code[12] => Mux9.IN65
I_code[12] => Mux14.IN65
I_code[12] => Mux12.IN65
I_code[12] => Mux34.IN65
I_code[12] => Mux33.IN60
I_code[12] => Mux4.IN64
I_code[12] => Mux3.IN59
I_code[12] => Mux32.IN60
I_code[12] => Mux1.IN64
I_code[12] => Mux0.IN59
I_code[12] => Mux31.IN60
I_code[12] => Mux36.IN64
I_code[12] => Mux37.IN59
I_code[12] => Mux30.IN60
I_code[12] => Mux39.IN64
I_code[12] => Mux40.IN59
I_code[12] => Mux29.IN65
I_code[12] => Mux42.IN65
I_code[12] => Mux43.IN65
I_code[12] => Mux28.IN65
I_code[12] => Mux45.IN65
I_code[12] => Mux27.IN65
I_code[12] => Mux47.IN65
I_code[12] => Mux26.IN65
I_code[12] => Mux48.IN65
I_code[12] => Mux50.IN65
I_code[12] => Mux51.IN65
I_code[12] => Mux54.IN65
I_code[12] => Mux25.IN62
I_code[12] => Mux56.IN64
I_code[12] => Mux57.IN62
I_code[12] => Mux59.IN64
I_code[12] => Mux60.IN62
I_code[12] => Mux62.IN64
I_code[12] => Mux63.IN62
I_code[12] => Mux65.IN64
I_code[12] => Mux67.IN57
I_code[12] => Mux69.IN59
I_code[12] => Mux24.IN57
I_code[12] => Mux71.IN59
I_code[12] => Mux23.IN57
I_code[12] => Mux73.IN59
I_code[12] => Mux22.IN57
I_code[12] => Mux74.IN65
I_code[12] => Mux76.IN59
I_code[12] => Mux21.IN65
I_code[12] => Mux79.IN65
I_code[12] => Mux20.IN65
I_code[12] => Mux81.IN65
I_code[12] => Mux82.IN65
I_code[12] => Mux85.IN65
I_code[12] => Mux86.IN65
I_code[12] => Mux88.IN65
I_code[12] => Mux6.IN65
I_code[12] => Mux19.IN65
I_code[12] => Mux90.IN65
I_code[12] => Mux91.IN65
I_code[12] => Mux93.IN65
I_code[12] => Mux94.IN65
I_code[12] => Mux97.IN65
I_code[12] => Mux98.IN65
I_code[12] => Mux101.IN65
I_code[12] => Mux102.IN65
I_code[12] => Mux105.IN65
I_code[12] => Mux106.IN65
I_code[12] => Mux107.IN65
I_code[12] => Mux108.IN65
I_code[12] => Mux110.IN65
I_code[12] => Mux111.IN65
I_code[12] => Mux114.IN65
I_code[12] => Mux115.IN65
I_code[12] => Mux118.IN65
I_code[12] => Mux119.IN65
I_code[12] => Mux120.IN65
I_code[12] => Mux121.IN65
I_code[12] => Mux123.IN65
I_code[12] => Mux124.IN65
I_code[12] => Mux126.IN65
I_code[12] => Mux127.IN65
I_code[12] => Mux128.IN65
I_code[12] => Mux129.IN65
I_code[13] => Mux8.IN64
I_code[13] => Mux9.IN64
I_code[13] => Mux14.IN64
I_code[13] => Mux12.IN64
I_code[13] => Mux34.IN64
I_code[13] => Mux33.IN59
I_code[13] => Mux4.IN63
I_code[13] => Mux3.IN58
I_code[13] => Mux32.IN59
I_code[13] => Mux1.IN63
I_code[13] => Mux0.IN58
I_code[13] => Mux31.IN59
I_code[13] => Mux36.IN63
I_code[13] => Mux37.IN58
I_code[13] => Mux30.IN59
I_code[13] => Mux39.IN63
I_code[13] => Mux40.IN58
I_code[13] => Mux29.IN64
I_code[13] => Mux42.IN64
I_code[13] => Mux43.IN64
I_code[13] => Mux28.IN64
I_code[13] => Mux45.IN64
I_code[13] => Mux27.IN64
I_code[13] => Mux47.IN64
I_code[13] => Mux26.IN64
I_code[13] => Mux48.IN64
I_code[13] => Mux50.IN64
I_code[13] => Mux51.IN64
I_code[13] => Mux54.IN64
I_code[13] => Mux25.IN61
I_code[13] => Mux56.IN63
I_code[13] => Mux57.IN61
I_code[13] => Mux59.IN63
I_code[13] => Mux60.IN61
I_code[13] => Mux62.IN63
I_code[13] => Mux63.IN61
I_code[13] => Mux65.IN63
I_code[13] => Mux67.IN56
I_code[13] => Mux69.IN58
I_code[13] => Mux24.IN56
I_code[13] => Mux71.IN58
I_code[13] => Mux23.IN56
I_code[13] => Mux73.IN58
I_code[13] => Mux22.IN56
I_code[13] => Mux74.IN64
I_code[13] => Mux76.IN58
I_code[13] => Mux21.IN64
I_code[13] => Mux79.IN64
I_code[13] => Mux20.IN64
I_code[13] => Mux81.IN64
I_code[13] => Mux82.IN64
I_code[13] => Mux85.IN64
I_code[13] => Mux86.IN64
I_code[13] => Mux88.IN64
I_code[13] => Mux6.IN64
I_code[13] => Mux19.IN64
I_code[13] => Mux90.IN64
I_code[13] => Mux91.IN64
I_code[13] => Mux93.IN64
I_code[13] => Mux94.IN64
I_code[13] => Mux97.IN64
I_code[13] => Mux98.IN64
I_code[13] => Mux101.IN64
I_code[13] => Mux102.IN64
I_code[13] => Mux105.IN64
I_code[13] => Mux106.IN64
I_code[13] => Mux107.IN64
I_code[13] => Mux108.IN64
I_code[13] => Mux110.IN64
I_code[13] => Mux111.IN64
I_code[13] => Mux114.IN64
I_code[13] => Mux115.IN64
I_code[13] => Mux118.IN64
I_code[13] => Mux119.IN64
I_code[13] => Mux120.IN64
I_code[13] => Mux121.IN64
I_code[13] => Mux123.IN64
I_code[13] => Mux124.IN64
I_code[13] => Mux126.IN64
I_code[13] => Mux127.IN64
I_code[13] => Mux128.IN64
I_code[13] => Mux129.IN64
I_code[14] => Mux7.IN5
I_code[14] => Mux10.IN5
I_code[14] => Mux17.IN5
I_code[14] => Mux16.IN5
I_code[14] => Mux15.IN5
I_code[14] => Mux13.IN5
I_code[14] => Mux11.IN5
I_code[14] => Mux5.IN5
I_code[14] => Mux2.IN5
I_code[14] => Mux35.IN5
I_code[14] => Mux38.IN5
I_code[14] => Mux41.IN5
I_code[14] => Mux44.IN5
I_code[14] => Mux46.IN5
I_code[14] => Mux49.IN5
I_code[14] => Mux52.IN5
I_code[14] => Mux53.IN5
I_code[14] => Mux55.IN5
I_code[14] => Mux58.IN5
I_code[14] => Mux61.IN5
I_code[14] => Mux64.IN5
I_code[14] => Mux66.IN5
I_code[14] => Mux68.IN5
I_code[14] => Mux70.IN5
I_code[14] => Mux72.IN5
I_code[14] => Mux75.IN5
I_code[14] => Mux77.IN5
I_code[14] => Mux78.IN5
I_code[14] => Mux80.IN5
I_code[14] => Mux83.IN5
I_code[14] => Mux84.IN5
I_code[14] => Mux87.IN5
I_code[14] => Mux89.IN5
I_code[14] => Mux92.IN5
I_code[14] => Mux18.IN5
I_code[14] => Mux95.IN5
I_code[14] => Mux96.IN5
I_code[14] => Mux99.IN5
I_code[14] => Mux100.IN5
I_code[14] => Mux103.IN5
I_code[14] => Mux104.IN5
I_code[14] => Mux109.IN5
I_code[14] => Mux112.IN5
I_code[14] => Mux113.IN5
I_code[14] => Mux116.IN5
I_code[14] => Mux117.IN5
I_code[14] => Mux122.IN5
I_code[14] => Mux125.IN5
I_code[14] => Mux130.IN5
I_code[15] => Mux7.IN4
I_code[15] => Mux10.IN4
I_code[15] => Mux17.IN4
I_code[15] => Mux16.IN4
I_code[15] => Mux15.IN4
I_code[15] => Mux13.IN4
I_code[15] => Mux11.IN4
I_code[15] => Mux5.IN4
I_code[15] => Mux2.IN4
I_code[15] => Mux35.IN4
I_code[15] => Mux38.IN4
I_code[15] => Mux41.IN4
I_code[15] => Mux44.IN4
I_code[15] => Mux46.IN4
I_code[15] => Mux49.IN4
I_code[15] => Mux52.IN4
I_code[15] => Mux53.IN4
I_code[15] => Mux55.IN4
I_code[15] => Mux58.IN4
I_code[15] => Mux61.IN4
I_code[15] => Mux64.IN4
I_code[15] => Mux66.IN4
I_code[15] => Mux68.IN4
I_code[15] => Mux70.IN4
I_code[15] => Mux72.IN4
I_code[15] => Mux75.IN4
I_code[15] => Mux77.IN4
I_code[15] => Mux78.IN4
I_code[15] => Mux80.IN4
I_code[15] => Mux83.IN4
I_code[15] => Mux84.IN4
I_code[15] => Mux87.IN4
I_code[15] => Mux89.IN4
I_code[15] => Mux92.IN4
I_code[15] => Mux18.IN4
I_code[15] => Mux95.IN4
I_code[15] => Mux96.IN4
I_code[15] => Mux99.IN4
I_code[15] => Mux100.IN4
I_code[15] => Mux103.IN4
I_code[15] => Mux104.IN4
I_code[15] => Mux109.IN4
I_code[15] => Mux112.IN4
I_code[15] => Mux113.IN4
I_code[15] => Mux116.IN4
I_code[15] => Mux117.IN4
I_code[15] => Mux122.IN4
I_code[15] => Mux125.IN4
I_code[15] => Mux130.IN4
ld_dprr_done <> ld_dprr_done
DPC <> DPC
IRQ <> IRQ
HP[0] <> HP[0]
HP[1] <> HP[1]
HP[2] <> HP[2]
HP[3] <> HP[3]
HP[4] <> HP[4]
HP[5] <> HP[5]
HP[6] <> HP[6]
HP[7] <> HP[7]
HP[8] <> HP[8]
HP[9] <> HP[9]
HP[10] <> HP[10]
HP[11] <> HP[11]
HP[12] <> HP[12]
HP[13] <> HP[13]
HP[14] <> HP[14]
HP[15] <> HP[15]
TP[0] => Add2.IN32
TP[1] => Add2.IN31
TP[2] => Add2.IN30
TP[3] => Add2.IN29
TP[4] => Add2.IN28
TP[5] => Add2.IN27
TP[6] => Add2.IN26
TP[7] => Add2.IN25
TP[8] => Add2.IN24
TP[9] => Add2.IN23
TP[10] => Add2.IN22
TP[11] => Add2.IN21
TP[12] => Add2.IN20
TP[13] => Add2.IN19
TP[14] => Add2.IN18
TP[15] => Add2.IN17
FLMR[0] => Add0.IN32
FLMR[1] => Add0.IN31
FLMR[2] => Add0.IN30
FLMR[3] => Add0.IN29
FLMR[4] => Add0.IN28
FLMR[5] => Add0.IN27
FLMR[6] => Add0.IN26
FLMR[7] => Add0.IN25
FLMR[8] => Add0.IN24
FLMR[9] => Add0.IN23
FLMR[10] => Add0.IN22
FLMR[11] => Add0.IN21
FLMR[12] => Add0.IN20
FLMR[13] => Add0.IN19
FLMR[14] => Add0.IN18
FLMR[15] => Add0.IN17
FFMR[0] => HP.DATAA
FFMR[1] => HP.DATAA
FFMR[2] => HP.DATAA
FFMR[3] => HP.DATAA
FFMR[4] => HP.DATAA
FFMR[5] => HP.DATAA
FFMR[6] => HP.DATAA
FFMR[7] => HP.DATAA
FFMR[8] => HP.DATAA
FFMR[9] => HP.DATAA
FFMR[10] => HP.DATAA
FFMR[11] => HP.DATAA
FFMR[12] => HP.DATAA
FFMR[13] => HP.DATAA
FFMR[14] => HP.DATAA
FFMR[15] => HP.DATAA


|Processor|Datapath:inst
wr_en_rf => rf:b2v_RF_inst.wren
PC_ld_reg => single_register:b2v_PC_REGISTER.enable
CLK => register_32:b2v_DCPR_reg.clk
CLK => register_32:b2v_DPRR_reg.clk
CLK => register_1bit:b2v_zero_flag_reg.clk
CLK => register_1bit:b2v_er_reg.clk
CLK => register_1bit:b2v_eot_reg.clk
CLK => data_mem:b2v_DM_inst.clock
CLK => instruction_register:b2v_inst1.clk
CLK => prog_mem:b2v_inst2.clock
CLK => single_register:b2v_PC_REGISTER.clk
CLK => rf:b2v_RF_inst.clock
CLK => single_register:b2v_SIP.clk
CLK => single_register:b2v_SOP.clk
CLK => single_register:b2v_SVOP.clk
RST => register_32:b2v_DCPR_reg.reset
RST => register_32:b2v_DPRR_reg.reset
RST => instruction_register:b2v_inst1.reset
RST => single_register:b2v_PC_REGISTER.reset
RST => single_register:b2v_SIP.reset
RST => single_register:b2v_SOP.reset
RST => single_register:b2v_SVOP.reset
mux_B_sel => mux2:b2v_MUX_B.Sel
wr_en_datamem => data_mem:b2v_DM_inst.wren
alu_op[0] => alu:b2v_ALU_inst.alu_op[0]
alu_op[1] => alu:b2v_ALU_inst.alu_op[1]
mux_A_sel[0] => mux4:b2v_MUX_A.Sel[0]
mux_A_sel[1] => mux4:b2v_MUX_A.Sel[1]
mux_PC_sel[0] => mux4:b2v_PC_MUX.Sel[0]
mux_PC_sel[1] => mux4:b2v_PC_MUX.Sel[1]
x_sel[0] => rf:b2v_RF_inst.Sel_X[0]
x_sel[1] => rf:b2v_RF_inst.Sel_X[1]
x_sel[2] => rf:b2v_RF_inst.Sel_X[2]
x_sel[3] => rf:b2v_RF_inst.Sel_X[3]
z_sel[0] => rf:b2v_RF_inst.Sel_Z[0]
z_sel[1] => rf:b2v_RF_inst.Sel_Z[1]
z_sel[2] => rf:b2v_RF_inst.Sel_Z[2]
z_sel[3] => rf:b2v_RF_inst.Sel_Z[3]
wr_addr_rf[0] => rf:b2v_RF_inst.wraddress[0]
wr_addr_rf[1] => rf:b2v_RF_inst.wraddress[1]
wr_addr_rf[2] => rf:b2v_RF_inst.wraddress[2]
wr_addr_rf[3] => rf:b2v_RF_inst.wraddress[3]
dpcr_en => register_32:b2v_DCPR_reg.enable
dprr_en => register_32:b2v_DPRR_reg.enable
dprr_in[0] => register_32:b2v_DPRR_reg.input[0]
dprr_in[1] => register_32:b2v_DPRR_reg.input[1]
dprr_in[2] => register_32:b2v_DPRR_reg.input[2]
dprr_in[3] => register_32:b2v_DPRR_reg.input[3]
dprr_in[4] => register_32:b2v_DPRR_reg.input[4]
dprr_in[5] => register_32:b2v_DPRR_reg.input[5]
dprr_in[6] => register_32:b2v_DPRR_reg.input[6]
dprr_in[7] => register_32:b2v_DPRR_reg.input[7]
dprr_in[8] => register_32:b2v_DPRR_reg.input[8]
dprr_in[9] => register_32:b2v_DPRR_reg.input[9]
dprr_in[10] => register_32:b2v_DPRR_reg.input[10]
dprr_in[11] => register_32:b2v_DPRR_reg.input[11]
dprr_in[12] => register_32:b2v_DPRR_reg.input[12]
dprr_in[13] => register_32:b2v_DPRR_reg.input[13]
dprr_in[14] => register_32:b2v_DPRR_reg.input[14]
dprr_in[15] => register_32:b2v_DPRR_reg.input[15]
dprr_in[16] => register_32:b2v_DPRR_reg.input[16]
dprr_in[17] => register_32:b2v_DPRR_reg.input[17]
dprr_in[18] => register_32:b2v_DPRR_reg.input[18]
dprr_in[19] => register_32:b2v_DPRR_reg.input[19]
dprr_in[20] => register_32:b2v_DPRR_reg.input[20]
dprr_in[21] => register_32:b2v_DPRR_reg.input[21]
dprr_in[22] => register_32:b2v_DPRR_reg.input[22]
dprr_in[23] => register_32:b2v_DPRR_reg.input[23]
dprr_in[24] => register_32:b2v_DPRR_reg.input[24]
dprr_in[25] => register_32:b2v_DPRR_reg.input[25]
dprr_in[26] => register_32:b2v_DPRR_reg.input[26]
dprr_in[27] => register_32:b2v_DPRR_reg.input[27]
dprr_in[28] => register_32:b2v_DPRR_reg.input[28]
dprr_in[29] => register_32:b2v_DPRR_reg.input[29]
dprr_in[30] => register_32:b2v_DPRR_reg.input[30]
dprr_in[31] => register_32:b2v_DPRR_reg.input[31]
clr_eot => register_1bit:b2v_eot_reg.reset
eot_en => register_1bit:b2v_eot_reg.enable
eot_in => register_1bit:b2v_eot_reg.input
clr_er => register_1bit:b2v_er_reg.reset
er_en => register_1bit:b2v_er_reg.enable
er_in => register_1bit:b2v_er_reg.input
mux_dm_sel[0] => mux4:b2v_DM_DATA_MUX.Sel[0]
mux_dm_sel[1] => mux4:b2v_DM_DATA_MUX.Sel[1]
mux_dmr_sel => mux2:b2v_DMR_MUX.Sel
mux_dmw_sel => mux2:b2v_DMW_MUX.Sel
mux_dpcr_sel[0] => mux4:b2v_DPCR_MUX.Sel[0]
mux_dpcr_sel[1] => mux4:b2v_DPCR_MUX.Sel[1]
ir_sel => instruction_register:b2v_inst1.sel
ir_en => instruction_register:b2v_inst1.enable
mux_rf_sel[0] => mux8:b2v_RF_MUX.Sel[0]
mux_rf_sel[1] => mux8:b2v_RF_MUX.Sel[1]
mux_rf_sel[2] => mux8:b2v_RF_MUX.Sel[2]
en_sip => single_register:b2v_SIP.enable
en_sop => single_register:b2v_SOP.enable
en_svop => single_register:b2v_SVOP.enable
SIP_IN[0] => single_register:b2v_SIP.input[0]
SIP_IN[1] => single_register:b2v_SIP.input[1]
SIP_IN[2] => single_register:b2v_SIP.input[2]
SIP_IN[3] => single_register:b2v_SIP.input[3]
SIP_IN[4] => single_register:b2v_SIP.input[4]
SIP_IN[5] => single_register:b2v_SIP.input[5]
SIP_IN[6] => single_register:b2v_SIP.input[6]
SIP_IN[7] => single_register:b2v_SIP.input[7]
SIP_IN[8] => single_register:b2v_SIP.input[8]
SIP_IN[9] => single_register:b2v_SIP.input[9]
SIP_IN[10] => single_register:b2v_SIP.input[10]
SIP_IN[11] => single_register:b2v_SIP.input[11]
SIP_IN[12] => single_register:b2v_SIP.input[12]
SIP_IN[13] => single_register:b2v_SIP.input[13]
SIP_IN[14] => single_register:b2v_SIP.input[14]
SIP_IN[15] => single_register:b2v_SIP.input[15]
z_en => register_1bit:b2v_zero_flag_reg.enable
clr_z => register_1bit:b2v_zero_flag_reg.reset


|Processor|Datapath:inst|ALU:b2v_ALU_inst
alu_op[0] => Equal0.IN3
alu_op[0] => Equal1.IN3
alu_op[0] => Equal2.IN3
alu_op[1] => Equal0.IN2
alu_op[1] => Equal1.IN2
alu_op[1] => Equal2.IN2
A[0] => Add0.IN16
A[0] => and_op[0].IN0
A[0] => or_op[0].IN0
A[0] => Add1.IN16
A[1] => Add0.IN15
A[1] => and_op[1].IN0
A[1] => or_op[1].IN0
A[1] => Add1.IN15
A[2] => Add0.IN14
A[2] => and_op[2].IN0
A[2] => or_op[2].IN0
A[2] => Add1.IN14
A[3] => Add0.IN13
A[3] => and_op[3].IN0
A[3] => or_op[3].IN0
A[3] => Add1.IN13
A[4] => Add0.IN12
A[4] => and_op[4].IN0
A[4] => or_op[4].IN0
A[4] => Add1.IN12
A[5] => Add0.IN11
A[5] => and_op[5].IN0
A[5] => or_op[5].IN0
A[5] => Add1.IN11
A[6] => Add0.IN10
A[6] => and_op[6].IN0
A[6] => or_op[6].IN0
A[6] => Add1.IN10
A[7] => Add0.IN9
A[7] => and_op[7].IN0
A[7] => or_op[7].IN0
A[7] => Add1.IN9
A[8] => Add0.IN8
A[8] => and_op[8].IN0
A[8] => or_op[8].IN0
A[8] => Add1.IN8
A[9] => Add0.IN7
A[9] => and_op[9].IN0
A[9] => or_op[9].IN0
A[9] => Add1.IN7
A[10] => Add0.IN6
A[10] => and_op[10].IN0
A[10] => or_op[10].IN0
A[10] => Add1.IN6
A[11] => Add0.IN5
A[11] => and_op[11].IN0
A[11] => or_op[11].IN0
A[11] => Add1.IN5
A[12] => Add0.IN4
A[12] => and_op[12].IN0
A[12] => or_op[12].IN0
A[12] => Add1.IN4
A[13] => Add0.IN3
A[13] => and_op[13].IN0
A[13] => or_op[13].IN0
A[13] => Add1.IN3
A[14] => Add0.IN2
A[14] => and_op[14].IN0
A[14] => or_op[14].IN0
A[14] => Add1.IN2
A[15] => Add0.IN1
A[15] => and_op[15].IN0
A[15] => or_op[15].IN0
A[15] => Add1.IN1
B[0] => Add0.IN32
B[0] => Add1.IN32
B[0] => and_op[0].IN1
B[0] => or_op[0].IN1
B[1] => Add0.IN31
B[1] => Add1.IN31
B[1] => and_op[1].IN1
B[1] => or_op[1].IN1
B[2] => Add0.IN30
B[2] => Add1.IN30
B[2] => and_op[2].IN1
B[2] => or_op[2].IN1
B[3] => Add0.IN29
B[3] => Add1.IN29
B[3] => and_op[3].IN1
B[3] => or_op[3].IN1
B[4] => Add0.IN28
B[4] => Add1.IN28
B[4] => and_op[4].IN1
B[4] => or_op[4].IN1
B[5] => Add0.IN27
B[5] => Add1.IN27
B[5] => and_op[5].IN1
B[5] => or_op[5].IN1
B[6] => Add0.IN26
B[6] => Add1.IN26
B[6] => and_op[6].IN1
B[6] => or_op[6].IN1
B[7] => Add0.IN25
B[7] => Add1.IN25
B[7] => and_op[7].IN1
B[7] => or_op[7].IN1
B[8] => Add0.IN24
B[8] => Add1.IN24
B[8] => and_op[8].IN1
B[8] => or_op[8].IN1
B[9] => Add0.IN23
B[9] => Add1.IN23
B[9] => and_op[9].IN1
B[9] => or_op[9].IN1
B[10] => Add0.IN22
B[10] => Add1.IN22
B[10] => and_op[10].IN1
B[10] => or_op[10].IN1
B[11] => Add0.IN21
B[11] => Add1.IN21
B[11] => and_op[11].IN1
B[11] => or_op[11].IN1
B[12] => Add0.IN20
B[12] => Add1.IN20
B[12] => and_op[12].IN1
B[12] => or_op[12].IN1
B[13] => Add0.IN19
B[13] => Add1.IN19
B[13] => and_op[13].IN1
B[13] => or_op[13].IN1
B[14] => Add0.IN18
B[14] => Add1.IN18
B[14] => and_op[14].IN1
B[14] => or_op[14].IN1
B[15] => Add0.IN17
B[15] => Add1.IN17
B[15] => and_op[15].IN1
B[15] => or_op[15].IN1


|Processor|Datapath:inst|register_32:b2v_DCPR_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input[0] => output.DATAB
input[1] => output.DATAB
input[2] => output.DATAB
input[3] => output.DATAB
input[4] => output.DATAB
input[5] => output.DATAB
input[6] => output.DATAB
input[7] => output.DATAB
input[8] => output.DATAB
input[9] => output.DATAB
input[10] => output.DATAB
input[11] => output.DATAB
input[12] => output.DATAB
input[13] => output.DATAB
input[14] => output.DATAB
input[15] => output.DATAB
input[16] => output.DATAB
input[17] => output.DATAB
input[18] => output.DATAB
input[19] => output.DATAB
input[20] => output.DATAB
input[21] => output.DATAB
input[22] => output.DATAB
input[23] => output.DATAB
input[24] => output.DATAB
input[25] => output.DATAB
input[26] => output.DATAB
input[27] => output.DATAB
input[28] => output.DATAB
input[29] => output.DATAB
input[30] => output.DATAB
input[31] => output.DATAB


|Processor|Datapath:inst|register_32:b2v_DPRR_reg
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input[0] => output.DATAB
input[1] => output.DATAB
input[2] => output.DATAB
input[3] => output.DATAB
input[4] => output.DATAB
input[5] => output.DATAB
input[6] => output.DATAB
input[7] => output.DATAB
input[8] => output.DATAB
input[9] => output.DATAB
input[10] => output.DATAB
input[11] => output.DATAB
input[12] => output.DATAB
input[13] => output.DATAB
input[14] => output.DATAB
input[15] => output.DATAB
input[16] => output.DATAB
input[17] => output.DATAB
input[18] => output.DATAB
input[19] => output.DATAB
input[20] => output.DATAB
input[21] => output.DATAB
input[22] => output.DATAB
input[23] => output.DATAB
input[24] => output.DATAB
input[25] => output.DATAB
input[26] => output.DATAB
input[27] => output.DATAB
input[28] => output.DATAB
input[29] => output.DATAB
input[30] => output.DATAB
input[31] => output.DATAB


|Processor|Datapath:inst|register_1bit:b2v_zero_flag_reg
clk => output~reg0.CLK
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input => output.DATAB


|Processor|Datapath:inst|register_1bit:b2v_er_reg
clk => output~reg0.CLK
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input => output.DATAB


|Processor|Datapath:inst|register_1bit:b2v_eot_reg
clk => output~reg0.CLK
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input => output.DATAB


|Processor|Datapath:inst|Mux4:b2v_DM_DATA_MUX
In3[0] => Output[0].DATAA
In3[1] => Output[1].DATAA
In3[2] => Output[2].DATAA
In3[3] => Output[3].DATAA
In3[4] => Output[4].DATAA
In3[5] => Output[5].DATAA
In3[6] => Output[6].DATAA
In3[7] => Output[7].DATAA
In3[8] => Output[8].DATAA
In3[9] => Output[9].DATAA
In3[10] => Output[10].DATAA
In3[11] => Output[11].DATAA
In3[12] => Output[12].DATAA
In3[13] => Output[13].DATAA
In3[14] => Output[14].DATAA
In3[15] => Output[15].DATAA
In2[0] => Output[0].DATAB
In2[1] => Output[1].DATAB
In2[2] => Output[2].DATAB
In2[3] => Output[3].DATAB
In2[4] => Output[4].DATAB
In2[5] => Output[5].DATAB
In2[6] => Output[6].DATAB
In2[7] => Output[7].DATAB
In2[8] => Output[8].DATAB
In2[9] => Output[9].DATAB
In2[10] => Output[10].DATAB
In2[11] => Output[11].DATAB
In2[12] => Output[12].DATAB
In2[13] => Output[13].DATAB
In2[14] => Output[14].DATAB
In2[15] => Output[15].DATAB
In1[0] => Output[0].DATAB
In1[1] => Output[1].DATAB
In1[2] => Output[2].DATAB
In1[3] => Output[3].DATAB
In1[4] => Output[4].DATAB
In1[5] => Output[5].DATAB
In1[6] => Output[6].DATAB
In1[7] => Output[7].DATAB
In1[8] => Output[8].DATAB
In1[9] => Output[9].DATAB
In1[10] => Output[10].DATAB
In1[11] => Output[11].DATAB
In1[12] => Output[12].DATAB
In1[13] => Output[13].DATAB
In1[14] => Output[14].DATAB
In1[15] => Output[15].DATAB
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel[0] => Equal0.IN1
Sel[0] => Equal1.IN0
Sel[0] => Equal2.IN1
Sel[0] => Equal3.IN1
Sel[1] => Equal0.IN0
Sel[1] => Equal1.IN1
Sel[1] => Equal2.IN0
Sel[1] => Equal3.IN0


|Processor|Datapath:inst|data_mem:b2v_DM_inst
clock => DATA_MEM~32.CLK
clock => DATA_MEM~0.CLK
clock => DATA_MEM~1.CLK
clock => DATA_MEM~2.CLK
clock => DATA_MEM~3.CLK
clock => DATA_MEM~4.CLK
clock => DATA_MEM~5.CLK
clock => DATA_MEM~6.CLK
clock => DATA_MEM~7.CLK
clock => DATA_MEM~8.CLK
clock => DATA_MEM~9.CLK
clock => DATA_MEM~10.CLK
clock => DATA_MEM~11.CLK
clock => DATA_MEM~12.CLK
clock => DATA_MEM~13.CLK
clock => DATA_MEM~14.CLK
clock => DATA_MEM~15.CLK
clock => DATA_MEM~16.CLK
clock => DATA_MEM~17.CLK
clock => DATA_MEM~18.CLK
clock => DATA_MEM~19.CLK
clock => DATA_MEM~20.CLK
clock => DATA_MEM~21.CLK
clock => DATA_MEM~22.CLK
clock => DATA_MEM~23.CLK
clock => DATA_MEM~24.CLK
clock => DATA_MEM~25.CLK
clock => DATA_MEM~26.CLK
clock => DATA_MEM~27.CLK
clock => DATA_MEM~28.CLK
clock => DATA_MEM~29.CLK
clock => DATA_MEM~30.CLK
clock => DATA_MEM~31.CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => DATA_MEM.CLK0
data[0] => DATA_MEM~31.DATAIN
data[0] => DATA_MEM.DATAIN
data[1] => DATA_MEM~30.DATAIN
data[1] => DATA_MEM.DATAIN1
data[2] => DATA_MEM~29.DATAIN
data[2] => DATA_MEM.DATAIN2
data[3] => DATA_MEM~28.DATAIN
data[3] => DATA_MEM.DATAIN3
data[4] => DATA_MEM~27.DATAIN
data[4] => DATA_MEM.DATAIN4
data[5] => DATA_MEM~26.DATAIN
data[5] => DATA_MEM.DATAIN5
data[6] => DATA_MEM~25.DATAIN
data[6] => DATA_MEM.DATAIN6
data[7] => DATA_MEM~24.DATAIN
data[7] => DATA_MEM.DATAIN7
data[8] => DATA_MEM~23.DATAIN
data[8] => DATA_MEM.DATAIN8
data[9] => DATA_MEM~22.DATAIN
data[9] => DATA_MEM.DATAIN9
data[10] => DATA_MEM~21.DATAIN
data[10] => DATA_MEM.DATAIN10
data[11] => DATA_MEM~20.DATAIN
data[11] => DATA_MEM.DATAIN11
data[12] => DATA_MEM~19.DATAIN
data[12] => DATA_MEM.DATAIN12
data[13] => DATA_MEM~18.DATAIN
data[13] => DATA_MEM.DATAIN13
data[14] => DATA_MEM~17.DATAIN
data[14] => DATA_MEM.DATAIN14
data[15] => DATA_MEM~16.DATAIN
data[15] => DATA_MEM.DATAIN15
rdaddress[0] => DATA_MEM.RADDR
rdaddress[1] => DATA_MEM.RADDR1
rdaddress[2] => DATA_MEM.RADDR2
rdaddress[3] => DATA_MEM.RADDR3
rdaddress[4] => DATA_MEM.RADDR4
rdaddress[5] => DATA_MEM.RADDR5
rdaddress[6] => DATA_MEM.RADDR6
rdaddress[7] => DATA_MEM.RADDR7
rdaddress[8] => DATA_MEM.RADDR8
rdaddress[9] => DATA_MEM.RADDR9
rdaddress[10] => DATA_MEM.RADDR10
rdaddress[11] => DATA_MEM.RADDR11
rdaddress[12] => DATA_MEM.RADDR12
rdaddress[13] => DATA_MEM.RADDR13
rdaddress[14] => DATA_MEM.RADDR14
rdaddress[15] => DATA_MEM.RADDR15
wraddress[0] => DATA_MEM~15.DATAIN
wraddress[0] => DATA_MEM.WADDR
wraddress[1] => DATA_MEM~14.DATAIN
wraddress[1] => DATA_MEM.WADDR1
wraddress[2] => DATA_MEM~13.DATAIN
wraddress[2] => DATA_MEM.WADDR2
wraddress[3] => DATA_MEM~12.DATAIN
wraddress[3] => DATA_MEM.WADDR3
wraddress[4] => DATA_MEM~11.DATAIN
wraddress[4] => DATA_MEM.WADDR4
wraddress[5] => DATA_MEM~10.DATAIN
wraddress[5] => DATA_MEM.WADDR5
wraddress[6] => DATA_MEM~9.DATAIN
wraddress[6] => DATA_MEM.WADDR6
wraddress[7] => DATA_MEM~8.DATAIN
wraddress[7] => DATA_MEM.WADDR7
wraddress[8] => DATA_MEM~7.DATAIN
wraddress[8] => DATA_MEM.WADDR8
wraddress[9] => DATA_MEM~6.DATAIN
wraddress[9] => DATA_MEM.WADDR9
wraddress[10] => DATA_MEM~5.DATAIN
wraddress[10] => DATA_MEM.WADDR10
wraddress[11] => DATA_MEM~4.DATAIN
wraddress[11] => DATA_MEM.WADDR11
wraddress[12] => DATA_MEM~3.DATAIN
wraddress[12] => DATA_MEM.WADDR12
wraddress[13] => DATA_MEM~2.DATAIN
wraddress[13] => DATA_MEM.WADDR13
wraddress[14] => DATA_MEM~1.DATAIN
wraddress[14] => DATA_MEM.WADDR14
wraddress[15] => DATA_MEM~0.DATAIN
wraddress[15] => DATA_MEM.WADDR15
wren => DATA_MEM~32.DATAIN
wren => DATA_MEM.WE


|Processor|Datapath:inst|Mux2:b2v_DMR_MUX
In1[0] => Output[0].DATAA
In1[1] => Output[1].DATAA
In1[2] => Output[2].DATAA
In1[3] => Output[3].DATAA
In1[4] => Output[4].DATAA
In1[5] => Output[5].DATAA
In1[6] => Output[6].DATAA
In1[7] => Output[7].DATAA
In1[8] => Output[8].DATAA
In1[9] => Output[9].DATAA
In1[10] => Output[10].DATAA
In1[11] => Output[11].DATAA
In1[12] => Output[12].DATAA
In1[13] => Output[13].DATAA
In1[14] => Output[14].DATAA
In1[15] => Output[15].DATAA
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel => Output[0].OUTPUTSELECT
Sel => Output[1].OUTPUTSELECT
Sel => Output[2].OUTPUTSELECT
Sel => Output[3].OUTPUTSELECT
Sel => Output[4].OUTPUTSELECT
Sel => Output[5].OUTPUTSELECT
Sel => Output[6].OUTPUTSELECT
Sel => Output[7].OUTPUTSELECT
Sel => Output[8].OUTPUTSELECT
Sel => Output[9].OUTPUTSELECT
Sel => Output[10].OUTPUTSELECT
Sel => Output[11].OUTPUTSELECT
Sel => Output[12].OUTPUTSELECT
Sel => Output[13].OUTPUTSELECT
Sel => Output[14].OUTPUTSELECT
Sel => Output[15].OUTPUTSELECT


|Processor|Datapath:inst|Mux2:b2v_DMW_MUX
In1[0] => Output[0].DATAA
In1[1] => Output[1].DATAA
In1[2] => Output[2].DATAA
In1[3] => Output[3].DATAA
In1[4] => Output[4].DATAA
In1[5] => Output[5].DATAA
In1[6] => Output[6].DATAA
In1[7] => Output[7].DATAA
In1[8] => Output[8].DATAA
In1[9] => Output[9].DATAA
In1[10] => Output[10].DATAA
In1[11] => Output[11].DATAA
In1[12] => Output[12].DATAA
In1[13] => Output[13].DATAA
In1[14] => Output[14].DATAA
In1[15] => Output[15].DATAA
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel => Output[0].OUTPUTSELECT
Sel => Output[1].OUTPUTSELECT
Sel => Output[2].OUTPUTSELECT
Sel => Output[3].OUTPUTSELECT
Sel => Output[4].OUTPUTSELECT
Sel => Output[5].OUTPUTSELECT
Sel => Output[6].OUTPUTSELECT
Sel => Output[7].OUTPUTSELECT
Sel => Output[8].OUTPUTSELECT
Sel => Output[9].OUTPUTSELECT
Sel => Output[10].OUTPUTSELECT
Sel => Output[11].OUTPUTSELECT
Sel => Output[12].OUTPUTSELECT
Sel => Output[13].OUTPUTSELECT
Sel => Output[14].OUTPUTSELECT
Sel => Output[15].OUTPUTSELECT


|Processor|Datapath:inst|Mux4:b2v_DPCR_MUX
In3[0] => Output[0].DATAA
In3[1] => Output[1].DATAA
In3[2] => Output[2].DATAA
In3[3] => Output[3].DATAA
In3[4] => Output[4].DATAA
In3[5] => Output[5].DATAA
In3[6] => Output[6].DATAA
In3[7] => Output[7].DATAA
In3[8] => Output[8].DATAA
In3[9] => Output[9].DATAA
In3[10] => Output[10].DATAA
In3[11] => Output[11].DATAA
In3[12] => Output[12].DATAA
In3[13] => Output[13].DATAA
In3[14] => Output[14].DATAA
In3[15] => Output[15].DATAA
In2[0] => Output[0].DATAB
In2[1] => Output[1].DATAB
In2[2] => Output[2].DATAB
In2[3] => Output[3].DATAB
In2[4] => Output[4].DATAB
In2[5] => Output[5].DATAB
In2[6] => Output[6].DATAB
In2[7] => Output[7].DATAB
In2[8] => Output[8].DATAB
In2[9] => Output[9].DATAB
In2[10] => Output[10].DATAB
In2[11] => Output[11].DATAB
In2[12] => Output[12].DATAB
In2[13] => Output[13].DATAB
In2[14] => Output[14].DATAB
In2[15] => Output[15].DATAB
In1[0] => Output[0].DATAB
In1[1] => Output[1].DATAB
In1[2] => Output[2].DATAB
In1[3] => Output[3].DATAB
In1[4] => Output[4].DATAB
In1[5] => Output[5].DATAB
In1[6] => Output[6].DATAB
In1[7] => Output[7].DATAB
In1[8] => Output[8].DATAB
In1[9] => Output[9].DATAB
In1[10] => Output[10].DATAB
In1[11] => Output[11].DATAB
In1[12] => Output[12].DATAB
In1[13] => Output[13].DATAB
In1[14] => Output[14].DATAB
In1[15] => Output[15].DATAB
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel[0] => Equal0.IN1
Sel[0] => Equal1.IN0
Sel[0] => Equal2.IN1
Sel[0] => Equal3.IN1
Sel[1] => Equal0.IN0
Sel[1] => Equal1.IN1
Sel[1] => Equal2.IN0
Sel[1] => Equal3.IN0


|Processor|Datapath:inst|instruction_register:b2v_inst1
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clk => tmp_bot[0].CLK
clk => tmp_bot[1].CLK
clk => tmp_bot[2].CLK
clk => tmp_bot[3].CLK
clk => tmp_bot[4].CLK
clk => tmp_bot[5].CLK
clk => tmp_bot[6].CLK
clk => tmp_bot[7].CLK
clk => tmp_bot[8].CLK
clk => tmp_bot[9].CLK
clk => tmp_bot[10].CLK
clk => tmp_bot[11].CLK
clk => tmp_bot[12].CLK
clk => tmp_bot[13].CLK
clk => tmp_bot[14].CLK
clk => tmp_bot[15].CLK
clk => tmp_top[0].CLK
clk => tmp_top[1].CLK
clk => tmp_top[2].CLK
clk => tmp_top[3].CLK
clk => tmp_top[4].CLK
clk => tmp_top[5].CLK
clk => tmp_top[6].CLK
clk => tmp_top[7].CLK
clk => tmp_top[8].CLK
clk => tmp_top[9].CLK
clk => tmp_top[10].CLK
clk => tmp_top[11].CLK
clk => tmp_top[12].CLK
clk => tmp_top[13].CLK
clk => tmp_top[14].CLK
clk => tmp_top[15].CLK
enable => process_0.IN0
enable => process_0.IN0
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_top.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
reset => tmp_bot.OUTPUTSELECT
sel => process_0.IN1
sel => process_0.IN1
input[0] => tmp_top.DATAB
input[0] => tmp_bot.DATAB
input[1] => tmp_top.DATAB
input[1] => tmp_bot.DATAB
input[2] => tmp_top.DATAB
input[2] => tmp_bot.DATAB
input[3] => tmp_top.DATAB
input[3] => tmp_bot.DATAB
input[4] => tmp_top.DATAB
input[4] => tmp_bot.DATAB
input[5] => tmp_top.DATAB
input[5] => tmp_bot.DATAB
input[6] => tmp_top.DATAB
input[6] => tmp_bot.DATAB
input[7] => tmp_top.DATAB
input[7] => tmp_bot.DATAB
input[8] => tmp_top.DATAB
input[8] => tmp_bot.DATAB
input[9] => tmp_top.DATAB
input[9] => tmp_bot.DATAB
input[10] => tmp_top.DATAB
input[10] => tmp_bot.DATAB
input[11] => tmp_top.DATAB
input[11] => tmp_bot.DATAB
input[12] => tmp_top.DATAB
input[12] => tmp_bot.DATAB
input[13] => tmp_top.DATAB
input[13] => tmp_bot.DATAB
input[14] => tmp_top.DATAB
input[14] => tmp_bot.DATAB
input[15] => tmp_top.DATAB
input[15] => tmp_bot.DATAB


|Processor|Datapath:inst|prog_mem:b2v_inst2
clock => DATA_MEM~32.CLK
clock => DATA_MEM~0.CLK
clock => DATA_MEM~1.CLK
clock => DATA_MEM~2.CLK
clock => DATA_MEM~3.CLK
clock => DATA_MEM~4.CLK
clock => DATA_MEM~5.CLK
clock => DATA_MEM~6.CLK
clock => DATA_MEM~7.CLK
clock => DATA_MEM~8.CLK
clock => DATA_MEM~9.CLK
clock => DATA_MEM~10.CLK
clock => DATA_MEM~11.CLK
clock => DATA_MEM~12.CLK
clock => DATA_MEM~13.CLK
clock => DATA_MEM~14.CLK
clock => DATA_MEM~15.CLK
clock => DATA_MEM~16.CLK
clock => DATA_MEM~17.CLK
clock => DATA_MEM~18.CLK
clock => DATA_MEM~19.CLK
clock => DATA_MEM~20.CLK
clock => DATA_MEM~21.CLK
clock => DATA_MEM~22.CLK
clock => DATA_MEM~23.CLK
clock => DATA_MEM~24.CLK
clock => DATA_MEM~25.CLK
clock => DATA_MEM~26.CLK
clock => DATA_MEM~27.CLK
clock => DATA_MEM~28.CLK
clock => DATA_MEM~29.CLK
clock => DATA_MEM~30.CLK
clock => DATA_MEM~31.CLK
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => DATA_MEM.CLK0
data[0] => DATA_MEM~31.DATAIN
data[0] => DATA_MEM.DATAIN
data[1] => DATA_MEM~30.DATAIN
data[1] => DATA_MEM.DATAIN1
data[2] => DATA_MEM~29.DATAIN
data[2] => DATA_MEM.DATAIN2
data[3] => DATA_MEM~28.DATAIN
data[3] => DATA_MEM.DATAIN3
data[4] => DATA_MEM~27.DATAIN
data[4] => DATA_MEM.DATAIN4
data[5] => DATA_MEM~26.DATAIN
data[5] => DATA_MEM.DATAIN5
data[6] => DATA_MEM~25.DATAIN
data[6] => DATA_MEM.DATAIN6
data[7] => DATA_MEM~24.DATAIN
data[7] => DATA_MEM.DATAIN7
data[8] => DATA_MEM~23.DATAIN
data[8] => DATA_MEM.DATAIN8
data[9] => DATA_MEM~22.DATAIN
data[9] => DATA_MEM.DATAIN9
data[10] => DATA_MEM~21.DATAIN
data[10] => DATA_MEM.DATAIN10
data[11] => DATA_MEM~20.DATAIN
data[11] => DATA_MEM.DATAIN11
data[12] => DATA_MEM~19.DATAIN
data[12] => DATA_MEM.DATAIN12
data[13] => DATA_MEM~18.DATAIN
data[13] => DATA_MEM.DATAIN13
data[14] => DATA_MEM~17.DATAIN
data[14] => DATA_MEM.DATAIN14
data[15] => DATA_MEM~16.DATAIN
data[15] => DATA_MEM.DATAIN15
rdaddress[0] => DATA_MEM.RADDR
rdaddress[1] => DATA_MEM.RADDR1
rdaddress[2] => DATA_MEM.RADDR2
rdaddress[3] => DATA_MEM.RADDR3
rdaddress[4] => DATA_MEM.RADDR4
rdaddress[5] => DATA_MEM.RADDR5
rdaddress[6] => DATA_MEM.RADDR6
rdaddress[7] => DATA_MEM.RADDR7
rdaddress[8] => DATA_MEM.RADDR8
rdaddress[9] => DATA_MEM.RADDR9
rdaddress[10] => DATA_MEM.RADDR10
rdaddress[11] => DATA_MEM.RADDR11
rdaddress[12] => DATA_MEM.RADDR12
rdaddress[13] => DATA_MEM.RADDR13
rdaddress[14] => DATA_MEM.RADDR14
rdaddress[15] => DATA_MEM.RADDR15
wraddress[0] => DATA_MEM~15.DATAIN
wraddress[0] => DATA_MEM.WADDR
wraddress[1] => DATA_MEM~14.DATAIN
wraddress[1] => DATA_MEM.WADDR1
wraddress[2] => DATA_MEM~13.DATAIN
wraddress[2] => DATA_MEM.WADDR2
wraddress[3] => DATA_MEM~12.DATAIN
wraddress[3] => DATA_MEM.WADDR3
wraddress[4] => DATA_MEM~11.DATAIN
wraddress[4] => DATA_MEM.WADDR4
wraddress[5] => DATA_MEM~10.DATAIN
wraddress[5] => DATA_MEM.WADDR5
wraddress[6] => DATA_MEM~9.DATAIN
wraddress[6] => DATA_MEM.WADDR6
wraddress[7] => DATA_MEM~8.DATAIN
wraddress[7] => DATA_MEM.WADDR7
wraddress[8] => DATA_MEM~7.DATAIN
wraddress[8] => DATA_MEM.WADDR8
wraddress[9] => DATA_MEM~6.DATAIN
wraddress[9] => DATA_MEM.WADDR9
wraddress[10] => DATA_MEM~5.DATAIN
wraddress[10] => DATA_MEM.WADDR10
wraddress[11] => DATA_MEM~4.DATAIN
wraddress[11] => DATA_MEM.WADDR11
wraddress[12] => DATA_MEM~3.DATAIN
wraddress[12] => DATA_MEM.WADDR12
wraddress[13] => DATA_MEM~2.DATAIN
wraddress[13] => DATA_MEM.WADDR13
wraddress[14] => DATA_MEM~1.DATAIN
wraddress[14] => DATA_MEM.WADDR14
wraddress[15] => DATA_MEM~0.DATAIN
wraddress[15] => DATA_MEM.WADDR15
wren => DATA_MEM~32.DATAIN
wren => DATA_MEM.WE


|Processor|Datapath:inst|PCplus1:b2v_inst4
Input[0] => Add0.IN32
Input[1] => Add0.IN31
Input[2] => Add0.IN30
Input[3] => Add0.IN29
Input[4] => Add0.IN28
Input[5] => Add0.IN27
Input[6] => Add0.IN26
Input[7] => Add0.IN25
Input[8] => Add0.IN24
Input[9] => Add0.IN23
Input[10] => Add0.IN22
Input[11] => Add0.IN21
Input[12] => Add0.IN20
Input[13] => Add0.IN19
Input[14] => Add0.IN18
Input[15] => Add0.IN17


|Processor|Datapath:inst|MAX:b2v_MAX_inst
A[0] => LessThan0.IN16
A[0] => max_out.DATAB
A[1] => LessThan0.IN15
A[1] => max_out.DATAB
A[2] => LessThan0.IN14
A[2] => max_out.DATAB
A[3] => LessThan0.IN13
A[3] => max_out.DATAB
A[4] => LessThan0.IN12
A[4] => max_out.DATAB
A[5] => LessThan0.IN11
A[5] => max_out.DATAB
A[6] => LessThan0.IN10
A[6] => max_out.DATAB
A[7] => LessThan0.IN9
A[7] => max_out.DATAB
A[8] => LessThan0.IN8
A[8] => max_out.DATAB
A[9] => LessThan0.IN7
A[9] => max_out.DATAB
A[10] => LessThan0.IN6
A[10] => max_out.DATAB
A[11] => LessThan0.IN5
A[11] => max_out.DATAB
A[12] => LessThan0.IN4
A[12] => max_out.DATAB
A[13] => LessThan0.IN3
A[13] => max_out.DATAB
A[14] => LessThan0.IN2
A[14] => max_out.DATAB
A[15] => LessThan0.IN1
A[15] => max_out.DATAB
B[0] => LessThan0.IN32
B[0] => max_out.DATAA
B[1] => LessThan0.IN31
B[1] => max_out.DATAA
B[2] => LessThan0.IN30
B[2] => max_out.DATAA
B[3] => LessThan0.IN29
B[3] => max_out.DATAA
B[4] => LessThan0.IN28
B[4] => max_out.DATAA
B[5] => LessThan0.IN27
B[5] => max_out.DATAA
B[6] => LessThan0.IN26
B[6] => max_out.DATAA
B[7] => LessThan0.IN25
B[7] => max_out.DATAA
B[8] => LessThan0.IN24
B[8] => max_out.DATAA
B[9] => LessThan0.IN23
B[9] => max_out.DATAA
B[10] => LessThan0.IN22
B[10] => max_out.DATAA
B[11] => LessThan0.IN21
B[11] => max_out.DATAA
B[12] => LessThan0.IN20
B[12] => max_out.DATAA
B[13] => LessThan0.IN19
B[13] => max_out.DATAA
B[14] => LessThan0.IN18
B[14] => max_out.DATAA
B[15] => LessThan0.IN17
B[15] => max_out.DATAA


|Processor|Datapath:inst|Mux4:b2v_MUX_A
In3[0] => Output[0].DATAA
In3[1] => Output[1].DATAA
In3[2] => Output[2].DATAA
In3[3] => Output[3].DATAA
In3[4] => Output[4].DATAA
In3[5] => Output[5].DATAA
In3[6] => Output[6].DATAA
In3[7] => Output[7].DATAA
In3[8] => Output[8].DATAA
In3[9] => Output[9].DATAA
In3[10] => Output[10].DATAA
In3[11] => Output[11].DATAA
In3[12] => Output[12].DATAA
In3[13] => Output[13].DATAA
In3[14] => Output[14].DATAA
In3[15] => Output[15].DATAA
In2[0] => Output[0].DATAB
In2[1] => Output[1].DATAB
In2[2] => Output[2].DATAB
In2[3] => Output[3].DATAB
In2[4] => Output[4].DATAB
In2[5] => Output[5].DATAB
In2[6] => Output[6].DATAB
In2[7] => Output[7].DATAB
In2[8] => Output[8].DATAB
In2[9] => Output[9].DATAB
In2[10] => Output[10].DATAB
In2[11] => Output[11].DATAB
In2[12] => Output[12].DATAB
In2[13] => Output[13].DATAB
In2[14] => Output[14].DATAB
In2[15] => Output[15].DATAB
In1[0] => Output[0].DATAB
In1[1] => Output[1].DATAB
In1[2] => Output[2].DATAB
In1[3] => Output[3].DATAB
In1[4] => Output[4].DATAB
In1[5] => Output[5].DATAB
In1[6] => Output[6].DATAB
In1[7] => Output[7].DATAB
In1[8] => Output[8].DATAB
In1[9] => Output[9].DATAB
In1[10] => Output[10].DATAB
In1[11] => Output[11].DATAB
In1[12] => Output[12].DATAB
In1[13] => Output[13].DATAB
In1[14] => Output[14].DATAB
In1[15] => Output[15].DATAB
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel[0] => Equal0.IN1
Sel[0] => Equal1.IN0
Sel[0] => Equal2.IN1
Sel[0] => Equal3.IN1
Sel[1] => Equal0.IN0
Sel[1] => Equal1.IN1
Sel[1] => Equal2.IN0
Sel[1] => Equal3.IN0


|Processor|Datapath:inst|Mux2:b2v_MUX_B
In1[0] => Output[0].DATAA
In1[1] => Output[1].DATAA
In1[2] => Output[2].DATAA
In1[3] => Output[3].DATAA
In1[4] => Output[4].DATAA
In1[5] => Output[5].DATAA
In1[6] => Output[6].DATAA
In1[7] => Output[7].DATAA
In1[8] => Output[8].DATAA
In1[9] => Output[9].DATAA
In1[10] => Output[10].DATAA
In1[11] => Output[11].DATAA
In1[12] => Output[12].DATAA
In1[13] => Output[13].DATAA
In1[14] => Output[14].DATAA
In1[15] => Output[15].DATAA
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel => Output[0].OUTPUTSELECT
Sel => Output[1].OUTPUTSELECT
Sel => Output[2].OUTPUTSELECT
Sel => Output[3].OUTPUTSELECT
Sel => Output[4].OUTPUTSELECT
Sel => Output[5].OUTPUTSELECT
Sel => Output[6].OUTPUTSELECT
Sel => Output[7].OUTPUTSELECT
Sel => Output[8].OUTPUTSELECT
Sel => Output[9].OUTPUTSELECT
Sel => Output[10].OUTPUTSELECT
Sel => Output[11].OUTPUTSELECT
Sel => Output[12].OUTPUTSELECT
Sel => Output[13].OUTPUTSELECT
Sel => Output[14].OUTPUTSELECT
Sel => Output[15].OUTPUTSELECT


|Processor|Datapath:inst|Mux4:b2v_PC_MUX
In3[0] => Output[0].DATAA
In3[1] => Output[1].DATAA
In3[2] => Output[2].DATAA
In3[3] => Output[3].DATAA
In3[4] => Output[4].DATAA
In3[5] => Output[5].DATAA
In3[6] => Output[6].DATAA
In3[7] => Output[7].DATAA
In3[8] => Output[8].DATAA
In3[9] => Output[9].DATAA
In3[10] => Output[10].DATAA
In3[11] => Output[11].DATAA
In3[12] => Output[12].DATAA
In3[13] => Output[13].DATAA
In3[14] => Output[14].DATAA
In3[15] => Output[15].DATAA
In2[0] => Output[0].DATAB
In2[1] => Output[1].DATAB
In2[2] => Output[2].DATAB
In2[3] => Output[3].DATAB
In2[4] => Output[4].DATAB
In2[5] => Output[5].DATAB
In2[6] => Output[6].DATAB
In2[7] => Output[7].DATAB
In2[8] => Output[8].DATAB
In2[9] => Output[9].DATAB
In2[10] => Output[10].DATAB
In2[11] => Output[11].DATAB
In2[12] => Output[12].DATAB
In2[13] => Output[13].DATAB
In2[14] => Output[14].DATAB
In2[15] => Output[15].DATAB
In1[0] => Output[0].DATAB
In1[1] => Output[1].DATAB
In1[2] => Output[2].DATAB
In1[3] => Output[3].DATAB
In1[4] => Output[4].DATAB
In1[5] => Output[5].DATAB
In1[6] => Output[6].DATAB
In1[7] => Output[7].DATAB
In1[8] => Output[8].DATAB
In1[9] => Output[9].DATAB
In1[10] => Output[10].DATAB
In1[11] => Output[11].DATAB
In1[12] => Output[12].DATAB
In1[13] => Output[13].DATAB
In1[14] => Output[14].DATAB
In1[15] => Output[15].DATAB
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel[0] => Equal0.IN1
Sel[0] => Equal1.IN0
Sel[0] => Equal2.IN1
Sel[0] => Equal3.IN1
Sel[1] => Equal0.IN0
Sel[1] => Equal1.IN1
Sel[1] => Equal2.IN0
Sel[1] => Equal3.IN0


|Processor|Datapath:inst|single_register:b2v_PC_REGISTER
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input[0] => output.DATAB
input[1] => output.DATAB
input[2] => output.DATAB
input[3] => output.DATAB
input[4] => output.DATAB
input[5] => output.DATAB
input[6] => output.DATAB
input[7] => output.DATAB
input[8] => output.DATAB
input[9] => output.DATAB
input[10] => output.DATAB
input[11] => output.DATAB
input[12] => output.DATAB
input[13] => output.DATAB
input[14] => output.DATAB
input[15] => output.DATAB


|Processor|Datapath:inst|RF:b2v_RF_inst
clock => Out_R7[0]~reg0.CLK
clock => Out_R7[1]~reg0.CLK
clock => Out_R7[2]~reg0.CLK
clock => Out_R7[3]~reg0.CLK
clock => Out_R7[4]~reg0.CLK
clock => Out_R7[5]~reg0.CLK
clock => Out_R7[6]~reg0.CLK
clock => Out_R7[7]~reg0.CLK
clock => Out_R7[8]~reg0.CLK
clock => Out_R7[9]~reg0.CLK
clock => Out_R7[10]~reg0.CLK
clock => Out_R7[11]~reg0.CLK
clock => Out_R7[12]~reg0.CLK
clock => Out_R7[13]~reg0.CLK
clock => Out_R7[14]~reg0.CLK
clock => Out_R7[15]~reg0.CLK
clock => DATA_MEM[15][0].CLK
clock => DATA_MEM[15][1].CLK
clock => DATA_MEM[15][2].CLK
clock => DATA_MEM[15][3].CLK
clock => DATA_MEM[15][4].CLK
clock => DATA_MEM[15][5].CLK
clock => DATA_MEM[15][6].CLK
clock => DATA_MEM[15][7].CLK
clock => DATA_MEM[15][8].CLK
clock => DATA_MEM[15][9].CLK
clock => DATA_MEM[15][10].CLK
clock => DATA_MEM[15][11].CLK
clock => DATA_MEM[15][12].CLK
clock => DATA_MEM[15][13].CLK
clock => DATA_MEM[15][14].CLK
clock => DATA_MEM[15][15].CLK
clock => DATA_MEM[14][0].CLK
clock => DATA_MEM[14][1].CLK
clock => DATA_MEM[14][2].CLK
clock => DATA_MEM[14][3].CLK
clock => DATA_MEM[14][4].CLK
clock => DATA_MEM[14][5].CLK
clock => DATA_MEM[14][6].CLK
clock => DATA_MEM[14][7].CLK
clock => DATA_MEM[14][8].CLK
clock => DATA_MEM[14][9].CLK
clock => DATA_MEM[14][10].CLK
clock => DATA_MEM[14][11].CLK
clock => DATA_MEM[14][12].CLK
clock => DATA_MEM[14][13].CLK
clock => DATA_MEM[14][14].CLK
clock => DATA_MEM[14][15].CLK
clock => DATA_MEM[13][0].CLK
clock => DATA_MEM[13][1].CLK
clock => DATA_MEM[13][2].CLK
clock => DATA_MEM[13][3].CLK
clock => DATA_MEM[13][4].CLK
clock => DATA_MEM[13][5].CLK
clock => DATA_MEM[13][6].CLK
clock => DATA_MEM[13][7].CLK
clock => DATA_MEM[13][8].CLK
clock => DATA_MEM[13][9].CLK
clock => DATA_MEM[13][10].CLK
clock => DATA_MEM[13][11].CLK
clock => DATA_MEM[13][12].CLK
clock => DATA_MEM[13][13].CLK
clock => DATA_MEM[13][14].CLK
clock => DATA_MEM[13][15].CLK
clock => DATA_MEM[12][0].CLK
clock => DATA_MEM[12][1].CLK
clock => DATA_MEM[12][2].CLK
clock => DATA_MEM[12][3].CLK
clock => DATA_MEM[12][4].CLK
clock => DATA_MEM[12][5].CLK
clock => DATA_MEM[12][6].CLK
clock => DATA_MEM[12][7].CLK
clock => DATA_MEM[12][8].CLK
clock => DATA_MEM[12][9].CLK
clock => DATA_MEM[12][10].CLK
clock => DATA_MEM[12][11].CLK
clock => DATA_MEM[12][12].CLK
clock => DATA_MEM[12][13].CLK
clock => DATA_MEM[12][14].CLK
clock => DATA_MEM[12][15].CLK
clock => DATA_MEM[11][0].CLK
clock => DATA_MEM[11][1].CLK
clock => DATA_MEM[11][2].CLK
clock => DATA_MEM[11][3].CLK
clock => DATA_MEM[11][4].CLK
clock => DATA_MEM[11][5].CLK
clock => DATA_MEM[11][6].CLK
clock => DATA_MEM[11][7].CLK
clock => DATA_MEM[11][8].CLK
clock => DATA_MEM[11][9].CLK
clock => DATA_MEM[11][10].CLK
clock => DATA_MEM[11][11].CLK
clock => DATA_MEM[11][12].CLK
clock => DATA_MEM[11][13].CLK
clock => DATA_MEM[11][14].CLK
clock => DATA_MEM[11][15].CLK
clock => DATA_MEM[10][0].CLK
clock => DATA_MEM[10][1].CLK
clock => DATA_MEM[10][2].CLK
clock => DATA_MEM[10][3].CLK
clock => DATA_MEM[10][4].CLK
clock => DATA_MEM[10][5].CLK
clock => DATA_MEM[10][6].CLK
clock => DATA_MEM[10][7].CLK
clock => DATA_MEM[10][8].CLK
clock => DATA_MEM[10][9].CLK
clock => DATA_MEM[10][10].CLK
clock => DATA_MEM[10][11].CLK
clock => DATA_MEM[10][12].CLK
clock => DATA_MEM[10][13].CLK
clock => DATA_MEM[10][14].CLK
clock => DATA_MEM[10][15].CLK
clock => DATA_MEM[9][0].CLK
clock => DATA_MEM[9][1].CLK
clock => DATA_MEM[9][2].CLK
clock => DATA_MEM[9][3].CLK
clock => DATA_MEM[9][4].CLK
clock => DATA_MEM[9][5].CLK
clock => DATA_MEM[9][6].CLK
clock => DATA_MEM[9][7].CLK
clock => DATA_MEM[9][8].CLK
clock => DATA_MEM[9][9].CLK
clock => DATA_MEM[9][10].CLK
clock => DATA_MEM[9][11].CLK
clock => DATA_MEM[9][12].CLK
clock => DATA_MEM[9][13].CLK
clock => DATA_MEM[9][14].CLK
clock => DATA_MEM[9][15].CLK
clock => DATA_MEM[8][0].CLK
clock => DATA_MEM[8][1].CLK
clock => DATA_MEM[8][2].CLK
clock => DATA_MEM[8][3].CLK
clock => DATA_MEM[8][4].CLK
clock => DATA_MEM[8][5].CLK
clock => DATA_MEM[8][6].CLK
clock => DATA_MEM[8][7].CLK
clock => DATA_MEM[8][8].CLK
clock => DATA_MEM[8][9].CLK
clock => DATA_MEM[8][10].CLK
clock => DATA_MEM[8][11].CLK
clock => DATA_MEM[8][12].CLK
clock => DATA_MEM[8][13].CLK
clock => DATA_MEM[8][14].CLK
clock => DATA_MEM[8][15].CLK
clock => DATA_MEM[7][0].CLK
clock => DATA_MEM[7][1].CLK
clock => DATA_MEM[7][2].CLK
clock => DATA_MEM[7][3].CLK
clock => DATA_MEM[7][4].CLK
clock => DATA_MEM[7][5].CLK
clock => DATA_MEM[7][6].CLK
clock => DATA_MEM[7][7].CLK
clock => DATA_MEM[7][8].CLK
clock => DATA_MEM[7][9].CLK
clock => DATA_MEM[7][10].CLK
clock => DATA_MEM[7][11].CLK
clock => DATA_MEM[7][12].CLK
clock => DATA_MEM[7][13].CLK
clock => DATA_MEM[7][14].CLK
clock => DATA_MEM[7][15].CLK
clock => DATA_MEM[6][0].CLK
clock => DATA_MEM[6][1].CLK
clock => DATA_MEM[6][2].CLK
clock => DATA_MEM[6][3].CLK
clock => DATA_MEM[6][4].CLK
clock => DATA_MEM[6][5].CLK
clock => DATA_MEM[6][6].CLK
clock => DATA_MEM[6][7].CLK
clock => DATA_MEM[6][8].CLK
clock => DATA_MEM[6][9].CLK
clock => DATA_MEM[6][10].CLK
clock => DATA_MEM[6][11].CLK
clock => DATA_MEM[6][12].CLK
clock => DATA_MEM[6][13].CLK
clock => DATA_MEM[6][14].CLK
clock => DATA_MEM[6][15].CLK
clock => DATA_MEM[5][0].CLK
clock => DATA_MEM[5][1].CLK
clock => DATA_MEM[5][2].CLK
clock => DATA_MEM[5][3].CLK
clock => DATA_MEM[5][4].CLK
clock => DATA_MEM[5][5].CLK
clock => DATA_MEM[5][6].CLK
clock => DATA_MEM[5][7].CLK
clock => DATA_MEM[5][8].CLK
clock => DATA_MEM[5][9].CLK
clock => DATA_MEM[5][10].CLK
clock => DATA_MEM[5][11].CLK
clock => DATA_MEM[5][12].CLK
clock => DATA_MEM[5][13].CLK
clock => DATA_MEM[5][14].CLK
clock => DATA_MEM[5][15].CLK
clock => DATA_MEM[4][0].CLK
clock => DATA_MEM[4][1].CLK
clock => DATA_MEM[4][2].CLK
clock => DATA_MEM[4][3].CLK
clock => DATA_MEM[4][4].CLK
clock => DATA_MEM[4][5].CLK
clock => DATA_MEM[4][6].CLK
clock => DATA_MEM[4][7].CLK
clock => DATA_MEM[4][8].CLK
clock => DATA_MEM[4][9].CLK
clock => DATA_MEM[4][10].CLK
clock => DATA_MEM[4][11].CLK
clock => DATA_MEM[4][12].CLK
clock => DATA_MEM[4][13].CLK
clock => DATA_MEM[4][14].CLK
clock => DATA_MEM[4][15].CLK
clock => DATA_MEM[3][0].CLK
clock => DATA_MEM[3][1].CLK
clock => DATA_MEM[3][2].CLK
clock => DATA_MEM[3][3].CLK
clock => DATA_MEM[3][4].CLK
clock => DATA_MEM[3][5].CLK
clock => DATA_MEM[3][6].CLK
clock => DATA_MEM[3][7].CLK
clock => DATA_MEM[3][8].CLK
clock => DATA_MEM[3][9].CLK
clock => DATA_MEM[3][10].CLK
clock => DATA_MEM[3][11].CLK
clock => DATA_MEM[3][12].CLK
clock => DATA_MEM[3][13].CLK
clock => DATA_MEM[3][14].CLK
clock => DATA_MEM[3][15].CLK
clock => DATA_MEM[2][0].CLK
clock => DATA_MEM[2][1].CLK
clock => DATA_MEM[2][2].CLK
clock => DATA_MEM[2][3].CLK
clock => DATA_MEM[2][4].CLK
clock => DATA_MEM[2][5].CLK
clock => DATA_MEM[2][6].CLK
clock => DATA_MEM[2][7].CLK
clock => DATA_MEM[2][8].CLK
clock => DATA_MEM[2][9].CLK
clock => DATA_MEM[2][10].CLK
clock => DATA_MEM[2][11].CLK
clock => DATA_MEM[2][12].CLK
clock => DATA_MEM[2][13].CLK
clock => DATA_MEM[2][14].CLK
clock => DATA_MEM[2][15].CLK
clock => DATA_MEM[1][0].CLK
clock => DATA_MEM[1][1].CLK
clock => DATA_MEM[1][2].CLK
clock => DATA_MEM[1][3].CLK
clock => DATA_MEM[1][4].CLK
clock => DATA_MEM[1][5].CLK
clock => DATA_MEM[1][6].CLK
clock => DATA_MEM[1][7].CLK
clock => DATA_MEM[1][8].CLK
clock => DATA_MEM[1][9].CLK
clock => DATA_MEM[1][10].CLK
clock => DATA_MEM[1][11].CLK
clock => DATA_MEM[1][12].CLK
clock => DATA_MEM[1][13].CLK
clock => DATA_MEM[1][14].CLK
clock => DATA_MEM[1][15].CLK
clock => DATA_MEM[0][0].CLK
clock => DATA_MEM[0][1].CLK
clock => DATA_MEM[0][2].CLK
clock => DATA_MEM[0][3].CLK
clock => DATA_MEM[0][4].CLK
clock => DATA_MEM[0][5].CLK
clock => DATA_MEM[0][6].CLK
clock => DATA_MEM[0][7].CLK
clock => DATA_MEM[0][8].CLK
clock => DATA_MEM[0][9].CLK
clock => DATA_MEM[0][10].CLK
clock => DATA_MEM[0][11].CLK
clock => DATA_MEM[0][12].CLK
clock => DATA_MEM[0][13].CLK
clock => DATA_MEM[0][14].CLK
clock => DATA_MEM[0][15].CLK
clock => altsyncram:DATA_MEM[0][15]__1.clock0
clock => altsyncram:DATA_MEM[0][15]__2.clock0
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => DATA_MEM.DATAB
data[0] => altsyncram:DATA_MEM[0][15]__1.data_a[15]
data[0] => altsyncram:DATA_MEM[0][15]__2.data_a[15]
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => DATA_MEM.DATAB
data[1] => altsyncram:DATA_MEM[0][15]__1.data_a[14]
data[1] => altsyncram:DATA_MEM[0][15]__2.data_a[14]
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => DATA_MEM.DATAB
data[2] => altsyncram:DATA_MEM[0][15]__1.data_a[13]
data[2] => altsyncram:DATA_MEM[0][15]__2.data_a[13]
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => DATA_MEM.DATAB
data[3] => altsyncram:DATA_MEM[0][15]__1.data_a[12]
data[3] => altsyncram:DATA_MEM[0][15]__2.data_a[12]
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => DATA_MEM.DATAB
data[4] => altsyncram:DATA_MEM[0][15]__1.data_a[11]
data[4] => altsyncram:DATA_MEM[0][15]__2.data_a[11]
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => DATA_MEM.DATAB
data[5] => altsyncram:DATA_MEM[0][15]__1.data_a[10]
data[5] => altsyncram:DATA_MEM[0][15]__2.data_a[10]
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => DATA_MEM.DATAB
data[6] => altsyncram:DATA_MEM[0][15]__1.data_a[9]
data[6] => altsyncram:DATA_MEM[0][15]__2.data_a[9]
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => DATA_MEM.DATAB
data[7] => altsyncram:DATA_MEM[0][15]__1.data_a[8]
data[7] => altsyncram:DATA_MEM[0][15]__2.data_a[8]
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => DATA_MEM.DATAB
data[8] => altsyncram:DATA_MEM[0][15]__1.data_a[7]
data[8] => altsyncram:DATA_MEM[0][15]__2.data_a[7]
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => DATA_MEM.DATAB
data[9] => altsyncram:DATA_MEM[0][15]__1.data_a[6]
data[9] => altsyncram:DATA_MEM[0][15]__2.data_a[6]
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => DATA_MEM.DATAB
data[10] => altsyncram:DATA_MEM[0][15]__1.data_a[5]
data[10] => altsyncram:DATA_MEM[0][15]__2.data_a[5]
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => DATA_MEM.DATAB
data[11] => altsyncram:DATA_MEM[0][15]__1.data_a[4]
data[11] => altsyncram:DATA_MEM[0][15]__2.data_a[4]
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => DATA_MEM.DATAB
data[12] => altsyncram:DATA_MEM[0][15]__1.data_a[3]
data[12] => altsyncram:DATA_MEM[0][15]__2.data_a[3]
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => DATA_MEM.DATAB
data[13] => altsyncram:DATA_MEM[0][15]__1.data_a[2]
data[13] => altsyncram:DATA_MEM[0][15]__2.data_a[2]
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => DATA_MEM.DATAB
data[14] => altsyncram:DATA_MEM[0][15]__1.data_a[1]
data[14] => altsyncram:DATA_MEM[0][15]__2.data_a[1]
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => DATA_MEM.DATAB
data[15] => altsyncram:DATA_MEM[0][15]__1.data_a[0]
data[15] => altsyncram:DATA_MEM[0][15]__2.data_a[0]
Sel_X[0] => altsyncram:DATA_MEM[0][15]__1.address_b[0]
Sel_X[1] => altsyncram:DATA_MEM[0][15]__1.address_b[1]
Sel_X[2] => altsyncram:DATA_MEM[0][15]__1.address_b[2]
Sel_X[3] => altsyncram:DATA_MEM[0][15]__1.address_b[3]
Sel_Z[0] => altsyncram:DATA_MEM[0][15]__2.address_b[0]
Sel_Z[1] => altsyncram:DATA_MEM[0][15]__2.address_b[1]
Sel_Z[2] => altsyncram:DATA_MEM[0][15]__2.address_b[2]
Sel_Z[3] => altsyncram:DATA_MEM[0][15]__2.address_b[3]
wraddress[0] => Decoder0.IN3
wraddress[0] => altsyncram:DATA_MEM[0][15]__1.address_a[0]
wraddress[0] => altsyncram:DATA_MEM[0][15]__2.address_a[0]
wraddress[1] => Decoder0.IN2
wraddress[1] => altsyncram:DATA_MEM[0][15]__1.address_a[1]
wraddress[1] => altsyncram:DATA_MEM[0][15]__2.address_a[1]
wraddress[2] => Decoder0.IN1
wraddress[2] => altsyncram:DATA_MEM[0][15]__1.address_a[2]
wraddress[2] => altsyncram:DATA_MEM[0][15]__2.address_a[2]
wraddress[3] => Decoder0.IN0
wraddress[3] => altsyncram:DATA_MEM[0][15]__1.address_a[3]
wraddress[3] => altsyncram:DATA_MEM[0][15]__2.address_a[3]
wren => DATA_MEM[15][0].ENA
wren => DATA_MEM[15][1].ENA
wren => DATA_MEM[15][2].ENA
wren => DATA_MEM[15][3].ENA
wren => DATA_MEM[15][4].ENA
wren => DATA_MEM[15][5].ENA
wren => DATA_MEM[15][6].ENA
wren => DATA_MEM[15][7].ENA
wren => DATA_MEM[15][8].ENA
wren => DATA_MEM[15][9].ENA
wren => DATA_MEM[15][10].ENA
wren => DATA_MEM[15][11].ENA
wren => DATA_MEM[15][12].ENA
wren => DATA_MEM[15][13].ENA
wren => DATA_MEM[15][14].ENA
wren => DATA_MEM[15][15].ENA
wren => DATA_MEM[14][0].ENA
wren => DATA_MEM[14][1].ENA
wren => DATA_MEM[14][2].ENA
wren => DATA_MEM[14][3].ENA
wren => DATA_MEM[14][4].ENA
wren => DATA_MEM[14][5].ENA
wren => DATA_MEM[14][6].ENA
wren => DATA_MEM[14][7].ENA
wren => DATA_MEM[14][8].ENA
wren => DATA_MEM[14][9].ENA
wren => DATA_MEM[14][10].ENA
wren => DATA_MEM[14][11].ENA
wren => DATA_MEM[14][12].ENA
wren => DATA_MEM[14][13].ENA
wren => DATA_MEM[14][14].ENA
wren => DATA_MEM[14][15].ENA
wren => DATA_MEM[13][0].ENA
wren => DATA_MEM[13][1].ENA
wren => DATA_MEM[13][2].ENA
wren => DATA_MEM[13][3].ENA
wren => DATA_MEM[13][4].ENA
wren => DATA_MEM[13][5].ENA
wren => DATA_MEM[13][6].ENA
wren => DATA_MEM[13][7].ENA
wren => DATA_MEM[13][8].ENA
wren => DATA_MEM[13][9].ENA
wren => DATA_MEM[13][10].ENA
wren => DATA_MEM[13][11].ENA
wren => DATA_MEM[13][12].ENA
wren => DATA_MEM[13][13].ENA
wren => DATA_MEM[13][14].ENA
wren => DATA_MEM[13][15].ENA
wren => DATA_MEM[12][0].ENA
wren => DATA_MEM[12][1].ENA
wren => DATA_MEM[12][2].ENA
wren => DATA_MEM[12][3].ENA
wren => DATA_MEM[12][4].ENA
wren => DATA_MEM[12][5].ENA
wren => DATA_MEM[12][6].ENA
wren => DATA_MEM[12][7].ENA
wren => DATA_MEM[12][8].ENA
wren => DATA_MEM[12][9].ENA
wren => DATA_MEM[12][10].ENA
wren => DATA_MEM[12][11].ENA
wren => DATA_MEM[12][12].ENA
wren => DATA_MEM[12][13].ENA
wren => DATA_MEM[12][14].ENA
wren => DATA_MEM[12][15].ENA
wren => DATA_MEM[11][0].ENA
wren => DATA_MEM[11][1].ENA
wren => DATA_MEM[11][2].ENA
wren => DATA_MEM[11][3].ENA
wren => DATA_MEM[11][4].ENA
wren => DATA_MEM[11][5].ENA
wren => DATA_MEM[11][6].ENA
wren => DATA_MEM[11][7].ENA
wren => DATA_MEM[11][8].ENA
wren => DATA_MEM[11][9].ENA
wren => DATA_MEM[11][10].ENA
wren => DATA_MEM[11][11].ENA
wren => DATA_MEM[11][12].ENA
wren => DATA_MEM[11][13].ENA
wren => DATA_MEM[11][14].ENA
wren => DATA_MEM[11][15].ENA
wren => DATA_MEM[10][0].ENA
wren => DATA_MEM[10][1].ENA
wren => DATA_MEM[10][2].ENA
wren => DATA_MEM[10][3].ENA
wren => DATA_MEM[10][4].ENA
wren => DATA_MEM[10][5].ENA
wren => DATA_MEM[10][6].ENA
wren => DATA_MEM[10][7].ENA
wren => DATA_MEM[10][8].ENA
wren => DATA_MEM[10][9].ENA
wren => DATA_MEM[10][10].ENA
wren => DATA_MEM[10][11].ENA
wren => DATA_MEM[10][12].ENA
wren => DATA_MEM[10][13].ENA
wren => DATA_MEM[10][14].ENA
wren => DATA_MEM[10][15].ENA
wren => DATA_MEM[9][0].ENA
wren => DATA_MEM[9][1].ENA
wren => DATA_MEM[9][2].ENA
wren => DATA_MEM[9][3].ENA
wren => DATA_MEM[9][4].ENA
wren => DATA_MEM[9][5].ENA
wren => DATA_MEM[9][6].ENA
wren => DATA_MEM[9][7].ENA
wren => DATA_MEM[9][8].ENA
wren => DATA_MEM[9][9].ENA
wren => DATA_MEM[9][10].ENA
wren => DATA_MEM[9][11].ENA
wren => DATA_MEM[9][12].ENA
wren => DATA_MEM[9][13].ENA
wren => DATA_MEM[9][14].ENA
wren => DATA_MEM[9][15].ENA
wren => DATA_MEM[8][0].ENA
wren => DATA_MEM[8][1].ENA
wren => DATA_MEM[8][2].ENA
wren => DATA_MEM[8][3].ENA
wren => DATA_MEM[8][4].ENA
wren => DATA_MEM[8][5].ENA
wren => DATA_MEM[8][6].ENA
wren => DATA_MEM[8][7].ENA
wren => DATA_MEM[8][8].ENA
wren => DATA_MEM[8][9].ENA
wren => DATA_MEM[8][10].ENA
wren => DATA_MEM[8][11].ENA
wren => DATA_MEM[8][12].ENA
wren => DATA_MEM[8][13].ENA
wren => DATA_MEM[8][14].ENA
wren => DATA_MEM[8][15].ENA
wren => DATA_MEM[7][0].ENA
wren => DATA_MEM[7][1].ENA
wren => DATA_MEM[7][2].ENA
wren => DATA_MEM[7][3].ENA
wren => DATA_MEM[7][4].ENA
wren => DATA_MEM[7][5].ENA
wren => DATA_MEM[7][6].ENA
wren => DATA_MEM[7][7].ENA
wren => DATA_MEM[7][8].ENA
wren => DATA_MEM[7][9].ENA
wren => DATA_MEM[7][10].ENA
wren => DATA_MEM[7][11].ENA
wren => DATA_MEM[7][12].ENA
wren => DATA_MEM[7][13].ENA
wren => DATA_MEM[7][14].ENA
wren => DATA_MEM[7][15].ENA
wren => DATA_MEM[6][0].ENA
wren => DATA_MEM[6][1].ENA
wren => DATA_MEM[6][2].ENA
wren => DATA_MEM[6][3].ENA
wren => DATA_MEM[6][4].ENA
wren => DATA_MEM[6][5].ENA
wren => DATA_MEM[6][6].ENA
wren => DATA_MEM[6][7].ENA
wren => DATA_MEM[6][8].ENA
wren => DATA_MEM[6][9].ENA
wren => DATA_MEM[6][10].ENA
wren => DATA_MEM[6][11].ENA
wren => DATA_MEM[6][12].ENA
wren => DATA_MEM[6][13].ENA
wren => DATA_MEM[6][14].ENA
wren => DATA_MEM[6][15].ENA
wren => DATA_MEM[5][0].ENA
wren => DATA_MEM[5][1].ENA
wren => DATA_MEM[5][2].ENA
wren => DATA_MEM[5][3].ENA
wren => DATA_MEM[5][4].ENA
wren => DATA_MEM[5][5].ENA
wren => DATA_MEM[5][6].ENA
wren => DATA_MEM[5][7].ENA
wren => DATA_MEM[5][8].ENA
wren => DATA_MEM[5][9].ENA
wren => DATA_MEM[5][10].ENA
wren => DATA_MEM[5][11].ENA
wren => DATA_MEM[5][12].ENA
wren => DATA_MEM[5][13].ENA
wren => DATA_MEM[5][14].ENA
wren => DATA_MEM[5][15].ENA
wren => DATA_MEM[4][0].ENA
wren => DATA_MEM[4][1].ENA
wren => DATA_MEM[4][2].ENA
wren => DATA_MEM[4][3].ENA
wren => DATA_MEM[4][4].ENA
wren => DATA_MEM[4][5].ENA
wren => DATA_MEM[4][6].ENA
wren => DATA_MEM[4][7].ENA
wren => DATA_MEM[4][8].ENA
wren => DATA_MEM[4][9].ENA
wren => DATA_MEM[4][10].ENA
wren => DATA_MEM[4][11].ENA
wren => DATA_MEM[4][12].ENA
wren => DATA_MEM[4][13].ENA
wren => DATA_MEM[4][14].ENA
wren => DATA_MEM[4][15].ENA
wren => DATA_MEM[3][0].ENA
wren => DATA_MEM[3][1].ENA
wren => DATA_MEM[3][2].ENA
wren => DATA_MEM[3][3].ENA
wren => DATA_MEM[3][4].ENA
wren => DATA_MEM[3][5].ENA
wren => DATA_MEM[3][6].ENA
wren => DATA_MEM[3][7].ENA
wren => DATA_MEM[3][8].ENA
wren => DATA_MEM[3][9].ENA
wren => DATA_MEM[3][10].ENA
wren => DATA_MEM[3][11].ENA
wren => DATA_MEM[3][12].ENA
wren => DATA_MEM[3][13].ENA
wren => DATA_MEM[3][14].ENA
wren => DATA_MEM[3][15].ENA
wren => DATA_MEM[2][0].ENA
wren => DATA_MEM[2][1].ENA
wren => DATA_MEM[2][2].ENA
wren => DATA_MEM[2][3].ENA
wren => DATA_MEM[2][4].ENA
wren => DATA_MEM[2][5].ENA
wren => DATA_MEM[2][6].ENA
wren => DATA_MEM[2][7].ENA
wren => DATA_MEM[2][8].ENA
wren => DATA_MEM[2][9].ENA
wren => DATA_MEM[2][10].ENA
wren => DATA_MEM[2][11].ENA
wren => DATA_MEM[2][12].ENA
wren => DATA_MEM[2][13].ENA
wren => DATA_MEM[2][14].ENA
wren => DATA_MEM[2][15].ENA
wren => DATA_MEM[1][0].ENA
wren => DATA_MEM[1][1].ENA
wren => DATA_MEM[1][2].ENA
wren => DATA_MEM[1][3].ENA
wren => DATA_MEM[1][4].ENA
wren => DATA_MEM[1][5].ENA
wren => DATA_MEM[1][6].ENA
wren => DATA_MEM[1][7].ENA
wren => DATA_MEM[1][8].ENA
wren => DATA_MEM[1][9].ENA
wren => DATA_MEM[1][10].ENA
wren => DATA_MEM[1][11].ENA
wren => DATA_MEM[1][12].ENA
wren => DATA_MEM[1][13].ENA
wren => DATA_MEM[1][14].ENA
wren => DATA_MEM[1][15].ENA
wren => DATA_MEM[0][0].ENA
wren => DATA_MEM[0][1].ENA
wren => DATA_MEM[0][2].ENA
wren => DATA_MEM[0][3].ENA
wren => DATA_MEM[0][4].ENA
wren => DATA_MEM[0][5].ENA
wren => DATA_MEM[0][6].ENA
wren => DATA_MEM[0][7].ENA
wren => DATA_MEM[0][8].ENA
wren => DATA_MEM[0][9].ENA
wren => DATA_MEM[0][10].ENA
wren => DATA_MEM[0][11].ENA
wren => DATA_MEM[0][12].ENA
wren => DATA_MEM[0][13].ENA
wren => DATA_MEM[0][14].ENA
wren => DATA_MEM[0][15].ENA
wren => altsyncram:DATA_MEM[0][15]__1.wren_a
wren => altsyncram:DATA_MEM[0][15]__2.wren_a


|Processor|Datapath:inst|RF:b2v_RF_inst|altsyncram:DATA_MEM[0][15]__1
wren_a => altsyncram_ksg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ksg1:auto_generated.data_a[0]
data_a[1] => altsyncram_ksg1:auto_generated.data_a[1]
data_a[2] => altsyncram_ksg1:auto_generated.data_a[2]
data_a[3] => altsyncram_ksg1:auto_generated.data_a[3]
data_a[4] => altsyncram_ksg1:auto_generated.data_a[4]
data_a[5] => altsyncram_ksg1:auto_generated.data_a[5]
data_a[6] => altsyncram_ksg1:auto_generated.data_a[6]
data_a[7] => altsyncram_ksg1:auto_generated.data_a[7]
data_a[8] => altsyncram_ksg1:auto_generated.data_a[8]
data_a[9] => altsyncram_ksg1:auto_generated.data_a[9]
data_a[10] => altsyncram_ksg1:auto_generated.data_a[10]
data_a[11] => altsyncram_ksg1:auto_generated.data_a[11]
data_a[12] => altsyncram_ksg1:auto_generated.data_a[12]
data_a[13] => altsyncram_ksg1:auto_generated.data_a[13]
data_a[14] => altsyncram_ksg1:auto_generated.data_a[14]
data_a[15] => altsyncram_ksg1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_ksg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ksg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ksg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ksg1:auto_generated.address_a[3]
address_b[0] => altsyncram_ksg1:auto_generated.address_b[0]
address_b[1] => altsyncram_ksg1:auto_generated.address_b[1]
address_b[2] => altsyncram_ksg1:auto_generated.address_b[2]
address_b[3] => altsyncram_ksg1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ksg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Processor|Datapath:inst|RF:b2v_RF_inst|altsyncram:DATA_MEM[0][15]__1|altsyncram_ksg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Processor|Datapath:inst|RF:b2v_RF_inst|altsyncram:DATA_MEM[0][15]__2
wren_a => altsyncram_ksg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ksg1:auto_generated.data_a[0]
data_a[1] => altsyncram_ksg1:auto_generated.data_a[1]
data_a[2] => altsyncram_ksg1:auto_generated.data_a[2]
data_a[3] => altsyncram_ksg1:auto_generated.data_a[3]
data_a[4] => altsyncram_ksg1:auto_generated.data_a[4]
data_a[5] => altsyncram_ksg1:auto_generated.data_a[5]
data_a[6] => altsyncram_ksg1:auto_generated.data_a[6]
data_a[7] => altsyncram_ksg1:auto_generated.data_a[7]
data_a[8] => altsyncram_ksg1:auto_generated.data_a[8]
data_a[9] => altsyncram_ksg1:auto_generated.data_a[9]
data_a[10] => altsyncram_ksg1:auto_generated.data_a[10]
data_a[11] => altsyncram_ksg1:auto_generated.data_a[11]
data_a[12] => altsyncram_ksg1:auto_generated.data_a[12]
data_a[13] => altsyncram_ksg1:auto_generated.data_a[13]
data_a[14] => altsyncram_ksg1:auto_generated.data_a[14]
data_a[15] => altsyncram_ksg1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_ksg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ksg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ksg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ksg1:auto_generated.address_a[3]
address_b[0] => altsyncram_ksg1:auto_generated.address_b[0]
address_b[1] => altsyncram_ksg1:auto_generated.address_b[1]
address_b[2] => altsyncram_ksg1:auto_generated.address_b[2]
address_b[3] => altsyncram_ksg1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ksg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Processor|Datapath:inst|RF:b2v_RF_inst|altsyncram:DATA_MEM[0][15]__2|altsyncram_ksg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Processor|Datapath:inst|Mux8:b2v_RF_MUX
In7[0] => Output[0].DATAA
In7[1] => Output[1].DATAA
In7[2] => Output[2].DATAA
In7[3] => Output[3].DATAA
In7[4] => Output[4].DATAA
In7[5] => Output[5].DATAA
In7[6] => Output[6].DATAA
In7[7] => Output[7].DATAA
In7[8] => Output[8].DATAA
In7[9] => Output[9].DATAA
In7[10] => Output[10].DATAA
In7[11] => Output[11].DATAA
In7[12] => Output[12].DATAA
In7[13] => Output[13].DATAA
In7[14] => Output[14].DATAA
In7[15] => Output[15].DATAA
In6[0] => Output[0].DATAB
In6[1] => Output[1].DATAB
In6[2] => Output[2].DATAB
In6[3] => Output[3].DATAB
In6[4] => Output[4].DATAB
In6[5] => Output[5].DATAB
In6[6] => Output[6].DATAB
In6[7] => Output[7].DATAB
In6[8] => Output[8].DATAB
In6[9] => Output[9].DATAB
In6[10] => Output[10].DATAB
In6[11] => Output[11].DATAB
In6[12] => Output[12].DATAB
In6[13] => Output[13].DATAB
In6[14] => Output[14].DATAB
In6[15] => Output[15].DATAB
In5[0] => Output[0].DATAB
In5[1] => Output[1].DATAB
In5[2] => Output[2].DATAB
In5[3] => Output[3].DATAB
In5[4] => Output[4].DATAB
In5[5] => Output[5].DATAB
In5[6] => Output[6].DATAB
In5[7] => Output[7].DATAB
In5[8] => Output[8].DATAB
In5[9] => Output[9].DATAB
In5[10] => Output[10].DATAB
In5[11] => Output[11].DATAB
In5[12] => Output[12].DATAB
In5[13] => Output[13].DATAB
In5[14] => Output[14].DATAB
In5[15] => Output[15].DATAB
In4[0] => Output[0].DATAB
In4[1] => Output[1].DATAB
In4[2] => Output[2].DATAB
In4[3] => Output[3].DATAB
In4[4] => Output[4].DATAB
In4[5] => Output[5].DATAB
In4[6] => Output[6].DATAB
In4[7] => Output[7].DATAB
In4[8] => Output[8].DATAB
In4[9] => Output[9].DATAB
In4[10] => Output[10].DATAB
In4[11] => Output[11].DATAB
In4[12] => Output[12].DATAB
In4[13] => Output[13].DATAB
In4[14] => Output[14].DATAB
In4[15] => Output[15].DATAB
In3[0] => Output[0].DATAB
In3[1] => Output[1].DATAB
In3[2] => Output[2].DATAB
In3[3] => Output[3].DATAB
In3[4] => Output[4].DATAB
In3[5] => Output[5].DATAB
In3[6] => Output[6].DATAB
In3[7] => Output[7].DATAB
In3[8] => Output[8].DATAB
In3[9] => Output[9].DATAB
In3[10] => Output[10].DATAB
In3[11] => Output[11].DATAB
In3[12] => Output[12].DATAB
In3[13] => Output[13].DATAB
In3[14] => Output[14].DATAB
In3[15] => Output[15].DATAB
In2[0] => Output[0].DATAB
In2[1] => Output[1].DATAB
In2[2] => Output[2].DATAB
In2[3] => Output[3].DATAB
In2[4] => Output[4].DATAB
In2[5] => Output[5].DATAB
In2[6] => Output[6].DATAB
In2[7] => Output[7].DATAB
In2[8] => Output[8].DATAB
In2[9] => Output[9].DATAB
In2[10] => Output[10].DATAB
In2[11] => Output[11].DATAB
In2[12] => Output[12].DATAB
In2[13] => Output[13].DATAB
In2[14] => Output[14].DATAB
In2[15] => Output[15].DATAB
In1[0] => Output[0].DATAB
In1[1] => Output[1].DATAB
In1[2] => Output[2].DATAB
In1[3] => Output[3].DATAB
In1[4] => Output[4].DATAB
In1[5] => Output[5].DATAB
In1[6] => Output[6].DATAB
In1[7] => Output[7].DATAB
In1[8] => Output[8].DATAB
In1[9] => Output[9].DATAB
In1[10] => Output[10].DATAB
In1[11] => Output[11].DATAB
In1[12] => Output[12].DATAB
In1[13] => Output[13].DATAB
In1[14] => Output[14].DATAB
In1[15] => Output[15].DATAB
In0[0] => Output[0].DATAB
In0[1] => Output[1].DATAB
In0[2] => Output[2].DATAB
In0[3] => Output[3].DATAB
In0[4] => Output[4].DATAB
In0[5] => Output[5].DATAB
In0[6] => Output[6].DATAB
In0[7] => Output[7].DATAB
In0[8] => Output[8].DATAB
In0[9] => Output[9].DATAB
In0[10] => Output[10].DATAB
In0[11] => Output[11].DATAB
In0[12] => Output[12].DATAB
In0[13] => Output[13].DATAB
In0[14] => Output[14].DATAB
In0[15] => Output[15].DATAB
Sel[0] => Equal0.IN2
Sel[0] => Equal1.IN0
Sel[0] => Equal2.IN2
Sel[0] => Equal3.IN1
Sel[0] => Equal4.IN2
Sel[0] => Equal5.IN1
Sel[0] => Equal6.IN2
Sel[0] => Equal7.IN2
Sel[1] => Equal0.IN1
Sel[1] => Equal1.IN2
Sel[1] => Equal2.IN0
Sel[1] => Equal3.IN0
Sel[1] => Equal4.IN1
Sel[1] => Equal5.IN2
Sel[1] => Equal6.IN1
Sel[1] => Equal7.IN1
Sel[2] => Equal0.IN0
Sel[2] => Equal1.IN1
Sel[2] => Equal2.IN1
Sel[2] => Equal3.IN2
Sel[2] => Equal4.IN0
Sel[2] => Equal5.IN0
Sel[2] => Equal6.IN0
Sel[2] => Equal7.IN0


|Processor|Datapath:inst|single_register:b2v_SIP
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input[0] => output.DATAB
input[1] => output.DATAB
input[2] => output.DATAB
input[3] => output.DATAB
input[4] => output.DATAB
input[5] => output.DATAB
input[6] => output.DATAB
input[7] => output.DATAB
input[8] => output.DATAB
input[9] => output.DATAB
input[10] => output.DATAB
input[11] => output.DATAB
input[12] => output.DATAB
input[13] => output.DATAB
input[14] => output.DATAB
input[15] => output.DATAB


|Processor|Datapath:inst|single_register:b2v_SOP
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input[0] => output.DATAB
input[1] => output.DATAB
input[2] => output.DATAB
input[3] => output.DATAB
input[4] => output.DATAB
input[5] => output.DATAB
input[6] => output.DATAB
input[7] => output.DATAB
input[8] => output.DATAB
input[9] => output.DATAB
input[10] => output.DATAB
input[11] => output.DATAB
input[12] => output.DATAB
input[13] => output.DATAB
input[14] => output.DATAB
input[15] => output.DATAB


|Processor|Datapath:inst|single_register:b2v_SVOP
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
reset => output.OUTPUTSELECT
input[0] => output.DATAB
input[1] => output.DATAB
input[2] => output.DATAB
input[3] => output.DATAB
input[4] => output.DATAB
input[5] => output.DATAB
input[6] => output.DATAB
input[7] => output.DATAB
input[8] => output.DATAB
input[9] => output.DATAB
input[10] => output.DATAB
input[11] => output.DATAB
input[12] => output.DATAB
input[13] => output.DATAB
input[14] => output.DATAB
input[15] => output.DATAB


