Analysis & Synthesis report for iot_system_project
Thu Jul 12 17:33:54 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pattern_manager:pattern_manager|altsyncram:patterns_rtl_0|altsyncram_8pi1:auto_generated
 15. Parameter Settings for User Entity Instance: clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i
 16. Parameter Settings for Inferred Entity Instance: pattern_manager:pattern_manager|altsyncram:patterns_rtl_0
 17. Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod2
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "clock10m:clock10m"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 12 17:33:54 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; iot_system_project                          ;
; Top-level Entity Name           ; iot_system_project                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 98                                          ;
; Total pins                      ; 69                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,192                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7S      ;                    ;
; Top-level entity name                                                           ; iot_system_project ; iot_system_project ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library  ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+----------+
; MyPIO.v                          ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/MyPIO.v                         ;          ;
; clock10m.v                       ; yes             ; User Wizard-Generated File   ; /home/masashi/2018/univ/IoT/iot-system-project/clock10m.v                      ; clock10m ;
; clock10m/clock10m_0002.v         ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/clock10m/clock10m_0002.v        ; clock10m ;
; game_clock.v                     ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/game_clock.v                    ;          ;
; pattern_manager.v                ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/pattern_manager.v               ;          ;
; iot_system_project.v             ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v            ;          ;
; input_manager.v                  ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/input_manager.v                 ;          ;
; score_calculator.v               ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/score_calculator.v              ;          ;
; 7seg_decoder.v                   ; yes             ; User Verilog HDL File        ; /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v                  ;          ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll.v          ;          ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;          ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;          ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;          ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;          ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;          ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;          ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;          ;
; db/altsyncram_8pi1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/altsyncram_8pi1.tdf          ;          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;          ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc       ;          ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;          ;
; db/lpm_divide_i3m.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/lpm_divide_i3m.tdf           ;          ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/sign_div_unsign_llh.tdf      ;          ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/alt_u_div_gve.tdf            ;          ;
; db/lpm_divide_fbm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/lpm_divide_fbm.tdf           ;          ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/lpm_divide_ibm.tdf           ;          ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/sign_div_unsign_olh.tdf      ;          ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/masashi/2018/univ/IoT/iot-system-project/db/alt_u_div_mve.tdf            ;          ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 281                                                                                  ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 511                                                                                  ;
;     -- 7 input functions                    ; 0                                                                                    ;
;     -- 6 input functions                    ; 38                                                                                   ;
;     -- 5 input functions                    ; 24                                                                                   ;
;     -- 4 input functions                    ; 57                                                                                   ;
;     -- <=3 input functions                  ; 392                                                                                  ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 98                                                                                   ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 69                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 8192                                                                                 ;
;                                             ;                                                                                      ;
; Total DSP Blocks                            ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 84                                                                                   ;
; Total fan-out                               ; 2127                                                                                 ;
; Average fan-out                             ; 2.81                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |iot_system_project                       ; 511 (0)             ; 98 (0)                    ; 8192              ; 0          ; 69   ; 0            ; |iot_system_project                                                                                                                                 ; iot_system_project  ; work         ;
;    |clock10m:clock10m|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|clock10m:clock10m                                                                                                               ; clock10m            ; clock10m     ;
;       |clock10m_0002:clock10m_inst|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|clock10m:clock10m|clock10m_0002:clock10m_inst                                                                                   ; clock10m_0002       ; clock10m     ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i                                                           ; altera_pll          ; work         ;
;    |game_clock:game_clock|                ; 84 (84)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|game_clock:game_clock                                                                                                           ; game_clock          ; work         ;
;    |nanaseg_decoder:nanaseg_decoder|      ; 387 (31)            ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder                                                                                                 ; nanaseg_decoder     ; work         ;
;       |lpm_divide:Div0|                   ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fbm:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0|lpm_divide_fbm:auto_generated                                                   ; lpm_divide_fbm      ; work         ;
;             |sign_div_unsign_llh:divider| ; 82 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|    ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |lpm_divide:Div1|                   ; 79 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ibm:auto_generated|  ; 79 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 79 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_mve:divider|    ; 79 (79)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;       |lpm_divide:Mod0|                   ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|  ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0|lpm_divide_i3m:auto_generated                                                   ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider| ; 86 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|    ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |lpm_divide:Mod1|                   ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|  ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod1|lpm_divide_i3m:auto_generated                                                   ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider| ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|    ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;       |lpm_divide:Mod2|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_i3m:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod2|lpm_divide_i3m:auto_generated                                                   ; lpm_divide_i3m      ; work         ;
;             |sign_div_unsign_llh:divider| ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                |alt_u_div_gve:divider|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider ; alt_u_div_gve       ; work         ;
;    |pattern_manager:pattern_manager|      ; 12 (12)             ; 29 (29)                   ; 8192              ; 0          ; 0    ; 0            ; |iot_system_project|pattern_manager:pattern_manager                                                                                                 ; pattern_manager     ; work         ;
;       |altsyncram:patterns_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |iot_system_project|pattern_manager:pattern_manager|altsyncram:patterns_rtl_0                                                                       ; altsyncram          ; work         ;
;          |altsyncram_8pi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |iot_system_project|pattern_manager:pattern_manager|altsyncram:patterns_rtl_0|altsyncram_8pi1:auto_generated                                        ; altsyncram_8pi1     ; work         ;
;    |score_calculator:score_calculator|    ; 28 (28)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |iot_system_project|score_calculator:score_calculator                                                                                               ; score_calculator    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; pattern_manager:pattern_manager|altsyncram:patterns_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |iot_system_project|clock10m:clock10m ; clock10m.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-------------------------------------------------+----------------------------------------+
; Register name                                   ; Reason for Removal                     ;
+-------------------------------------------------+----------------------------------------+
; nanaseg_decoder:nanaseg_decoder|seg_output[2,5] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2           ;                                        ;
+-------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 98    ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 29    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                 ;
+-----------------------------------------------------------+------------------------------------------------+
; Register Name                                             ; RAM Name                                       ;
+-----------------------------------------------------------+------------------------------------------------+
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[0]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[1]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[2]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[3]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[4]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[5]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[6]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[7]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[8]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[9]  ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[10] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[11] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[12] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[13] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[14] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[15] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[16] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[17] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[18] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[19] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[20] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[21] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[22] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[23] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[24] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[25] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[26] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[27] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
; pattern_manager:pattern_manager|patterns_rtl_0_bypass[28] ; pattern_manager:pattern_manager|patterns_rtl_0 ;
+-----------------------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|seg_output[7]      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |iot_system_project|nanaseg_decoder:nanaseg_decoder|seg_output[3]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |iot_system_project|score_calculator:score_calculator|current_score[2] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |iot_system_project|game_clock:game_clock|counter_out                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for pattern_manager:pattern_manager|altsyncram:patterns_rtl_0|altsyncram_8pi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pattern_manager:pattern_manager|altsyncram:patterns_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                                        ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                                        ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_8pi1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; pattern_manager:pattern_manager|altsyncram:patterns_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                 ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 8                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock10m:clock10m"                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 98                          ;
;     ENA               ; 29                          ;
;     SCLR              ; 24                          ;
;     SCLR SLD          ; 20                          ;
;     plain             ; 25                          ;
; arriav_lcell_comb     ; 512                         ;
;     arith             ; 246                         ;
;         0 data inputs ; 54                          ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 28                          ;
;     normal            ; 238                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 29                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 38                          ;
;     shared            ; 28                          ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 19                          ;
; boundary_port         ; 69                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 17.40                       ;
; Average LUT depth     ; 10.53                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Jul 12 17:33:32 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iot_system_project -c iot_system_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file MyPIO.v
    Info (12023): Found entity 1: MyPIO File: /home/masashi/2018/univ/IoT/iot-system-project/MyPIO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock10m.v
    Info (12023): Found entity 1: clock10m File: /home/masashi/2018/univ/IoT/iot-system-project/clock10m.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock10m/clock10m_0002.v
    Info (12023): Found entity 1: clock10m_0002 File: /home/masashi/2018/univ/IoT/iot-system-project/clock10m/clock10m_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file game_clock.v
    Info (12023): Found entity 1: game_clock File: /home/masashi/2018/univ/IoT/iot-system-project/game_clock.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pattern_manager.v
    Info (12023): Found entity 1: pattern_manager File: /home/masashi/2018/univ/IoT/iot-system-project/pattern_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file iot_system_project.v
    Info (12023): Found entity 1: iot_system_project File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input_manager.v
    Info (12023): Found entity 1: input_manager File: /home/masashi/2018/univ/IoT/iot-system-project/input_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_calculator.v
    Info (12023): Found entity 1: score_calculator File: /home/masashi/2018/univ/IoT/iot-system-project/score_calculator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 7seg_decoder.v
    Info (12023): Found entity 1: nanaseg_decoder File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 20
Info (12127): Elaborating entity "iot_system_project" for the top level hierarchy
Info (12128): Elaborating entity "clock10m" for hierarchy "clock10m:clock10m" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 17
Info (12128): Elaborating entity "clock10m_0002" for hierarchy "clock10m:clock10m|clock10m_0002:clock10m_inst" File: /home/masashi/2018/univ/IoT/iot-system-project/clock10m.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i" File: /home/masashi/2018/univ/IoT/iot-system-project/clock10m/clock10m_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i" File: /home/masashi/2018/univ/IoT/iot-system-project/clock10m/clock10m_0002.v Line: 85
Info (12133): Instantiated megafunction "clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/masashi/2018/univ/IoT/iot-system-project/clock10m/clock10m_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "game_clock" for hierarchy "game_clock:game_clock" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 18
Warning (10230): Verilog HDL assignment warning at game_clock.v(14): truncated value with size 32 to match size of target (24) File: /home/masashi/2018/univ/IoT/iot-system-project/game_clock.v Line: 14
Warning (10230): Verilog HDL assignment warning at game_clock.v(17): truncated value with size 32 to match size of target (10) File: /home/masashi/2018/univ/IoT/iot-system-project/game_clock.v Line: 17
Info (12128): Elaborating entity "pattern_manager" for hierarchy "pattern_manager:pattern_manager" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 19
Warning (10230): Verilog HDL assignment warning at pattern_manager.v(13): truncated value with size 10 to match size of target (8) File: /home/masashi/2018/univ/IoT/iot-system-project/pattern_manager.v Line: 13
Info (12128): Elaborating entity "input_manager" for hierarchy "input_manager:input_manager" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 20
Info (12128): Elaborating entity "score_calculator" for hierarchy "score_calculator:score_calculator" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 21
Warning (10646): Verilog HDL Event Control warning at score_calculator.v(11): posedge or negedge of vector "counter10h" depends solely on its least-significant bit File: /home/masashi/2018/univ/IoT/iot-system-project/score_calculator.v Line: 11
Warning (10230): Verilog HDL assignment warning at score_calculator.v(21): truncated value with size 32 to match size of target (3) File: /home/masashi/2018/univ/IoT/iot-system-project/score_calculator.v Line: 21
Warning (10230): Verilog HDL assignment warning at score_calculator.v(22): truncated value with size 32 to match size of target (1) File: /home/masashi/2018/univ/IoT/iot-system-project/score_calculator.v Line: 22
Info (12128): Elaborating entity "nanaseg_decoder" for hierarchy "nanaseg_decoder:nanaseg_decoder" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 22
Warning (10230): Verilog HDL assignment warning at 7seg_decoder.v(58): truncated value with size 32 to match size of target (2) File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 58
Warning (276020): Inferred RAM node "pattern_manager:pattern_manager|patterns_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pattern_manager:pattern_manager|patterns_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nanaseg_decoder:nanaseg_decoder|Mod0" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nanaseg_decoder:nanaseg_decoder|Div0" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nanaseg_decoder:nanaseg_decoder|Mod1" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nanaseg_decoder:nanaseg_decoder|Div1" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "nanaseg_decoder:nanaseg_decoder|Mod2" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 54
Info (12130): Elaborated megafunction instantiation "pattern_manager:pattern_manager|altsyncram:patterns_rtl_0"
Info (12133): Instantiated megafunction "pattern_manager:pattern_manager|altsyncram:patterns_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8pi1.tdf
    Info (12023): Found entity 1: altsyncram_8pi1 File: /home/masashi/2018/univ/IoT/iot-system-project/db/altsyncram_8pi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 46
Info (12133): Instantiated megafunction "nanaseg_decoder:nanaseg_decoder|lpm_divide:Mod0" with the following parameter: File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: /home/masashi/2018/univ/IoT/iot-system-project/db/lpm_divide_i3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: /home/masashi/2018/univ/IoT/iot-system-project/db/sign_div_unsign_llh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: /home/masashi/2018/univ/IoT/iot-system-project/db/alt_u_div_gve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 50
Info (12133): Instantiated megafunction "nanaseg_decoder:nanaseg_decoder|lpm_divide:Div0" with the following parameter: File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 50
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm File: /home/masashi/2018/univ/IoT/iot-system-project/db/lpm_divide_fbm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1" File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 54
Info (12133): Instantiated megafunction "nanaseg_decoder:nanaseg_decoder|lpm_divide:Div1" with the following parameter: File: /home/masashi/2018/univ/IoT/iot-system-project/7seg_decoder.v Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: /home/masashi/2018/univ/IoT/iot-system-project/db/lpm_divide_ibm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/masashi/2018/univ/IoT/iot-system-project/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: /home/masashi/2018/univ/IoT/iot-system-project/db/alt_u_div_mve.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_output[2]" is stuck at GND File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 9
    Warning (13410): Pin "seg_output[5]" is stuck at GND File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/masashi/2018/univ/IoT/iot-system-project/output_files/iot_system_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clock10m:clock10m|clock10m_0002:clock10m_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 3
    Warning (15610): No output dependent on input pin "SWITCH[0]" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 4
    Warning (15610): No output dependent on input pin "SWITCH[1]" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 4
    Warning (15610): No output dependent on input pin "SWITCH[2]" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 4
    Warning (15610): No output dependent on input pin "SWITCH[3]" File: /home/masashi/2018/univ/IoT/iot-system-project/iot_system_project.v Line: 4
Info (21057): Implemented 642 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 564 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 1057 megabytes
    Info: Processing ended: Thu Jul 12 17:33:54 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/masashi/2018/univ/IoT/iot-system-project/output_files/iot_system_project.map.smsg.


