verilog work "../../Source/CountCCW/CountCCW.v"
