(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : DAUGHTER_CARD-V1_00-0A.brd                    )
(    Software Version : 17.4S014                                      )
(    Date/Time        : Sat Feb 20 10:52:19 2021                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'c:\users\jeanf\desktop\git\dspeak\hardware\daughter card\capture\allegro'
Design Directory:            'C:/Users/jeanf/Desktop/git/dsPeak/Hardware/Daughter Card/capture/allegro'
Old design name:             'C:/Users/jeanf/Desktop/git/dsPeak/Hardware/Daughter Card/capture/allegro/DAUGHTER_CARD-V1_00-0A.brd'
New design name:             'C:/Users/jeanf/Desktop/git/dsPeak/Hardware/Daughter Card/capture/allegro/DAUGHTER_CARD-V1_00-0A.brd'

CmdLine: netrev.exe -y 1 -v -n -i c:\users\jeanf\desktop\git\dspeak\hardware\daughter card\capture\allegro C:/Users/jeanf/Desktop/git/dsPeak/Hardware/Daughter Card/capture/allegro/DAUGHTER_CARD-V1_00-0A.brd C:/Users/jeanf/Desktop/git/dsPeak/Hardware/Daughter Card/capture/allegro/DAUGHTER_CARD-V1_00-0A.brd

------ Preparing to read pst files ------

Starting to read c:/users/jeanf/desktop/git/dspeak/hardware/daughter card/capture/allegro/pstchip.dat 
   Finished reading c:/users/jeanf/desktop/git/dspeak/hardware/daughter card/capture/allegro/pstchip.dat (00:00:00.51)
Starting to read c:/users/jeanf/desktop/git/dspeak/hardware/daughter card/capture/allegro/pstxprt.dat 
   Finished reading c:/users/jeanf/desktop/git/dspeak/hardware/daughter card/capture/allegro/pstxprt.dat (00:00:00.00)
Starting to read c:/users/jeanf/desktop/git/dspeak/hardware/daughter card/capture/allegro/pstxnet.dat 
   Finished reading c:/users/jeanf/desktop/git/dspeak/hardware/daughter card/capture/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


#1   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

ERROR(SPMHNI-196): Symbol 'DF40C-24DP-04V51' for device 'DF40C-24DP-0.4V_DF40C-24DP-04V51_DF40C-24DP-0.4V' has extra pin '25'.

ERROR(SPMHNI-196): Symbol 'DF40C-24DP-04V51' for device 'DF40C-24DP-0.4V_DF40C-24DP-04V51_DF40C-24DP-0.4V' has extra pin '26'.

ERROR(SPMHNI-196): Symbol 'DF40C-24DP-04V51' for device 'DF40C-24DP-0.4V_DF40C-24DP-04V51_DF40C-24DP-0.4V' has extra pin '27'.

ERROR(SPMHNI-196): Symbol 'DF40C-24DP-04V51' for device 'DF40C-24DP-0.4V_DF40C-24DP-04V51_DF40C-24DP-0.4V' has extra pin '28'.

#2   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'TSSOP44-0_8MM' used by RefDes U4 for device 'CY7C1021DV33-10ZSXIT_TSSOP44-0_8MM_CY7C1021DV33-10ZSXIT' not found. 
The symbol either does not exist in the library path (PSMPATH) or is an old symbol from a previous release.  

Set the correct library path if not set or use



===========================================================
Start Constraint Override Import
	Constraint File:    c:/users/jeanf/desktop/git/dspeak/hardware/daughter card/capture/allegro/pstcmdb.dat
	Start time: Sat Feb 20 10:52:19 2021
===========================================================
===========================================================
Finished Constraint Update	Time: Sat Feb 20 10:52:19 2021
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_17.4/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.4/share/local/pcb/symbols 
           C:/Cadence/SPB_17.4/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.4/share/pcb/allegrolib/symbols 
           C:/Users/jeanf/Google Drive/orcad16lib/footprint/ 
           C:/Users/jeanf/Google Drive/orcad16lib/footprint/surface_mount/ 
           C:/Users/jeanf/Google Drive/orcad16lib/footprint/TH_single_side/ 
           C:/Users/jeanf/Google Drive/orcad16lib/mecanical_symbole/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.4/share/local/pcb/padstacks 
           C:/Cadence/SPB_17.4/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.4/share/pcb/allegrolib/symbols 
           C:/Users/jeanf/Google Drive/orcad16lib/pad/ 
           C:/Users/jeanf/Google Drive/orcad16lib/pad/single_side/ 
           C:/Users/jeanf/Google Drive/orcad16lib/pad/surface_mount/ 


------ Summary Statistics ------


netrev run on Feb 20 10:52:18 2021
   DESIGN NAME : 'DAUGHTER_CARD-V1_00-0A'
   PACKAGING ON Jan 24 2021 14:16:33

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
  2 warnings detected

cpu time      0:02:34
elapsed time  0:00:01

