{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400316720649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400316720649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 17 16:52:00 2014 " "Processing started: Sat May 17 16:52:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400316720649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400316720649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LTM_spi -c LTM_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off LTM_spi -c LTM_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400316720649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1400316721023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file ltm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 LTM_spi " "Found entity 1: LTM_spi" {  } { { "LTM_spi.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400316721117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400316721117 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LTM_timing_control LTM_timing_control.v(22) " "Verilog Module Declaration warning at LTM_timing_control.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LTM_timing_control\"" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400316721117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltm_timing_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ltm_timing_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LTM_timing_control " "Found entity 1: LTM_timing_control" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400316721117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400316721117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file block_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_generator " "Found entity 1: block_generator" {  } { { "block_generator.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/block_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400316721132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400316721132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LTM_spi " "Elaborating entity \"LTM_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400316721257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ltm_spi.v(100) " "Verilog HDL assignment warning at ltm_spi.v(100): truncated value with size 32 to match size of target (16)" {  } { { "ltm_spi.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/ltm_spi.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400316721257 "|LTM_spi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LTM_ADC_DIN ltm_spi.v(60) " "Output port \"LTM_ADC_DIN\" at ltm_spi.v(60) has no driver" {  } { { "ltm_spi.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/ltm_spi.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400316721257 "|LTM_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_generator block_generator:pp_inst " "Elaborating entity \"block_generator\" for hierarchy \"block_generator:pp_inst\"" {  } { { "ltm_spi.v" "pp_inst" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/ltm_spi.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400316721273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 block_generator.v(54) " "Verilog HDL assignment warning at block_generator.v(54): truncated value with size 32 to match size of target (9)" {  } { { "block_generator.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/block_generator.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400316721273 "|LTM_spi|block_generator:pp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 block_generator.v(55) " "Verilog HDL assignment warning at block_generator.v(55): truncated value with size 32 to match size of target (9)" {  } { { "block_generator.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/block_generator.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400316721273 "|LTM_spi|block_generator:pp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LTM_timing_control LTM_timing_control:b2v_inst12 " "Elaborating entity \"LTM_timing_control\" for hierarchy \"LTM_timing_control:b2v_inst12\"" {  } { { "ltm_spi.v" "b2v_inst12" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/ltm_spi.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400316721288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mden LTM_timing_control.v(73) " "Verilog HDL or VHDL warning at LTM_timing_control.v(73): object \"mden\" assigned a value but never read" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mblue LTM_timing_control.v(162) " "Verilog HDL Always Construct warning at LTM_timing_control.v(162): inferring latch(es) for variable \"mblue\", which holds its previous value in one or more paths through the always construct" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 162 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LTM_timing_control.v(208) " "Verilog HDL assignment warning at LTM_timing_control.v(208): truncated value with size 32 to match size of target (11)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LTM_timing_control.v(209) " "Verilog HDL assignment warning at LTM_timing_control.v(209): truncated value with size 32 to match size of target (11)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LTM_timing_control.v(210) " "Verilog HDL assignment warning at LTM_timing_control.v(210): truncated value with size 32 to match size of target (20)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[0\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[0\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[1\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[1\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[2\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[2\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[3\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[3\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[4\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[4\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[5\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[5\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[6\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[6\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mblue\[7\] LTM_timing_control.v(186) " "Inferred latch for \"mblue\[7\]\" at LTM_timing_control.v(186)" {  } { { "LTM_timing_control.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_timing_control.v" 186 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400316721288 "|LTM_spi|LTM_timing_control:b2v_inst12"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "spi0 spi_write " "Node instance \"spi0\" instantiates undefined entity \"spi_write\"" {  } { { "ltm_spi.v" "spi0" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/ltm_spi.v" 117 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400316721288 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400316721382 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 17 16:52:01 2014 " "Processing ended: Sat May 17 16:52:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400316721382 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400316721382 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400316721382 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400316721382 ""}
