
ubuntu-preinstalled/traceroute6.iputils:     file format elf32-littlearm


Disassembly of section .init:

00000ba0 <.init>:
 ba0:	push	{r3, lr}
 ba4:	bl	1fa0 <connect@plt+0x1160>
 ba8:	pop	{r3, pc}

Disassembly of section .plt:

00000bac <__cxa_finalize@plt-0x14>:
 bac:	push	{lr}		; (str lr, [sp, #-4]!)
 bb0:	ldr	lr, [pc, #4]	; bbc <__cxa_finalize@plt-0x4>
 bb4:	add	lr, pc, lr
 bb8:	ldr	pc, [lr, #8]!
 bbc:	andeq	r2, r1, ip, lsr #6

00000bc0 <__cxa_finalize@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #73728	; 0x12000
 bc8:	ldr	pc, [ip, #812]!	; 0x32c

00000bcc <strtol@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #804]!	; 0x324

00000bd8 <setsockopt@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #73728	; 0x12000
 be0:	ldr	pc, [ip, #796]!	; 0x31c

00000be4 <__isoc99_fscanf@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #73728	; 0x12000
 bec:	ldr	pc, [ip, #788]!	; 0x314

00000bf0 <fflush@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #73728	; 0x12000
 bf8:	ldr	pc, [ip, #780]!	; 0x30c

00000bfc <getuid@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #73728	; 0x12000
 c04:	ldr	pc, [ip, #772]!	; 0x304

00000c08 <free@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #73728	; 0x12000
 c10:	ldr	pc, [ip, #764]!	; 0x2fc

00000c14 <gai_strerror@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #756]!	; 0x2f4

00000c20 <ferror@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #73728	; 0x12000
 c28:	ldr	pc, [ip, #748]!	; 0x2ec

00000c2c <inet_pton@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #73728	; 0x12000
 c34:	ldr	pc, [ip, #740]!	; 0x2e4

00000c38 <clock_gettime@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #732]!	; 0x2dc

00000c44 <_exit@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #724]!	; 0x2d4

00000c50 <select@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #716]!	; 0x2cc

00000c5c <dcgettext@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #73728	; 0x12000
 c64:	ldr	pc, [ip, #708]!	; 0x2c4

00000c68 <strdup@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #73728	; 0x12000
 c70:	ldr	pc, [ip, #700]!	; 0x2bc

00000c74 <__stack_chk_fail@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #73728	; 0x12000
 c7c:	ldr	pc, [ip, #692]!	; 0x2b4

00000c80 <__fdelt_chk@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #73728	; 0x12000
 c88:	ldr	pc, [ip, #684]!	; 0x2ac

00000c8c <textdomain@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #73728	; 0x12000
 c94:	ldr	pc, [ip, #676]!	; 0x2a4

00000c98 <__fpending@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #73728	; 0x12000
 ca0:	ldr	pc, [ip, #668]!	; 0x29c

00000ca4 <error@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #73728	; 0x12000
 cac:	ldr	pc, [ip, #660]!	; 0x294

00000cb0 <cap_set_proc@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #73728	; 0x12000
 cb8:	ldr	pc, [ip, #652]!	; 0x28c

00000cbc <malloc@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #73728	; 0x12000
 cc4:	ldr	pc, [ip, #644]!	; 0x284

00000cc8 <__libc_start_main@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #73728	; 0x12000
 cd0:	ldr	pc, [ip, #636]!	; 0x27c

00000cd4 <__gmon_start__@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #73728	; 0x12000
 cdc:	ldr	pc, [ip, #628]!	; 0x274

00000ce0 <getpid@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #73728	; 0x12000
 ce8:	ldr	pc, [ip, #620]!	; 0x26c

00000cec <exit@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #73728	; 0x12000
 cf4:	ldr	pc, [ip, #612]!	; 0x264

00000cf8 <strlen@plt>:
 cf8:	add	ip, pc, #0, 12
 cfc:	add	ip, ip, #73728	; 0x12000
 d00:	ldr	pc, [ip, #604]!	; 0x25c

00000d04 <cap_init@plt>:
 d04:	add	ip, pc, #0, 12
 d08:	add	ip, ip, #73728	; 0x12000
 d0c:	ldr	pc, [ip, #596]!	; 0x254

00000d10 <getopt@plt>:
 d10:	add	ip, pc, #0, 12
 d14:	add	ip, ip, #73728	; 0x12000
 d18:	ldr	pc, [ip, #588]!	; 0x24c

00000d1c <setlinebuf@plt>:
 d1c:	add	ip, pc, #0, 12
 d20:	add	ip, ip, #73728	; 0x12000
 d24:	ldr	pc, [ip, #580]!	; 0x244

00000d28 <__errno_location@plt>:
 d28:	add	ip, pc, #0, 12
 d2c:	add	ip, ip, #73728	; 0x12000
 d30:	ldr	pc, [ip, #572]!	; 0x23c

00000d34 <__cxa_atexit@plt>:
 d34:			; <UNDEFINED> instruction: 0xe7fd4778
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #73728	; 0x12000
 d40:	ldr	pc, [ip, #560]!	; 0x230

00000d44 <bind@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #73728	; 0x12000
 d4c:	ldr	pc, [ip, #552]!	; 0x228

00000d50 <memset@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #544]!	; 0x220

00000d5c <__printf_chk@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #536]!	; 0x218

00000d68 <__fprintf_chk@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #528]!	; 0x210

00000d74 <fclose@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #520]!	; 0x208

00000d80 <sendto@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #512]!	; 0x200

00000d8c <setlocale@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #73728	; 0x12000
 d94:	ldr	pc, [ip, #504]!	; 0x1f8

00000d98 <getnameinfo@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #73728	; 0x12000
 da0:	ldr	pc, [ip, #496]!	; 0x1f0

00000da4 <setuid@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #73728	; 0x12000
 dac:	ldr	pc, [ip, #488]!	; 0x1e8

00000db0 <cap_free@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #73728	; 0x12000
 db8:	ldr	pc, [ip, #480]!	; 0x1e0

00000dbc <putc@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #73728	; 0x12000
 dc4:	ldr	pc, [ip, #472]!	; 0x1d8

00000dc8 <getsockname@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #73728	; 0x12000
 dd0:	ldr	pc, [ip, #464]!	; 0x1d0

00000dd4 <recvmsg@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #73728	; 0x12000
 ddc:	ldr	pc, [ip, #456]!	; 0x1c8

00000de0 <fopen64@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #73728	; 0x12000
 de8:	ldr	pc, [ip, #448]!	; 0x1c0

00000dec <freeaddrinfo@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #73728	; 0x12000
 df4:	ldr	pc, [ip, #440]!	; 0x1b8

00000df8 <getaddrinfo@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #73728	; 0x12000
 e00:	ldr	pc, [ip, #432]!	; 0x1b0

00000e04 <inet_ntop@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #73728	; 0x12000
 e0c:	ldr	pc, [ip, #424]!	; 0x1a8

00000e10 <socket@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #73728	; 0x12000
 e18:	ldr	pc, [ip, #416]!	; 0x1a0

00000e1c <bindtextdomain@plt>:
 e1c:	add	ip, pc, #0, 12
 e20:	add	ip, ip, #73728	; 0x12000
 e24:	ldr	pc, [ip, #408]!	; 0x198

00000e28 <abort@plt>:
 e28:	add	ip, pc, #0, 12
 e2c:	add	ip, ip, #73728	; 0x12000
 e30:	ldr	pc, [ip, #400]!	; 0x190

00000e34 <close@plt>:
 e34:	add	ip, pc, #0, 12
 e38:	add	ip, ip, #73728	; 0x12000
 e3c:	ldr	pc, [ip, #392]!	; 0x188

00000e40 <connect@plt>:
 e40:	add	ip, pc, #0, 12
 e44:	add	ip, ip, #73728	; 0x12000
 e48:	ldr	pc, [ip, #384]!	; 0x180

Disassembly of section .text:

00000e50 <.text>:
     e50:	svcmi	0x00f0e92d
     e54:	eorvc	pc, r3, #1325400064	; 0x4f000000
     e58:	blhi	13c314 <connect@plt+0x13b4d4>
     e5c:			; <UNDEFINED> instruction: 0xf8df4605
     e60:	strmi	r6, [ip], -r0, asr #24
     e64:	ldccc	8, cr15, [ip], #-892	; 0xfffffc84
     e68:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
     e6c:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e70:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
     e74:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e78:	ldmpl	r3!, {r0, r1, r7, ip, sp, pc}^
     e7c:	blvc	fedbe2b8 <connect@plt+0xfedbd478>
     e80:	strpl	pc, [r0, sp, lsl #10]
     e84:	rsbsvs	r6, fp, fp, lsl r8
     e88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     e8c:	ldrbmi	r3, [r8], -r4, lsl #14
     e90:	ldcvc	8, cr15, [r4], {223}	; 0xdf
     e94:	svc	0x005cf7ff
     e98:	movwls	sl, #19222	; 0x4b16
     e9c:	orrscs	pc, sl, #72, 4	; 0x80000004
     ea0:	rsbscc	pc, ip, #11206656	; 0xab0000
     ea4:			; <UNDEFINED> instruction: 0xf8cb2305
     ea8:	movwcs	r3, #8836	; 0x2284
     eac:	blne	fff3f230 <connect@plt+0xfff3e3f0>
     eb0:	stmdage	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
     eb4:	andls	r2, r5, lr, lsl r2
     eb8:			; <UNDEFINED> instruction: 0xf8cb2601
     ebc:	andcs	r2, r0, #116, 4	; 0x40000007
     ec0:	rsbsls	pc, r0, #13303808	; 0xcb0000
     ec4:			; <UNDEFINED> instruction: 0xf8cd922b
     ec8:	stmib	sp, {r2, r4, r7, pc}^
     ecc:	stmib	sp, {r0, r1, r2, r5, r9, sp}^
     ed0:	andvs	r2, r3, r9, lsr #4
     ed4:			; <UNDEFINED> instruction: 0xf8c09b04
     ed8:	andsvs	r9, lr, r8
     edc:			; <UNDEFINED> instruction: 0xf0015878
     ee0:	strbmi	pc, [r9], -sp, lsr #19	; <UNPREDICTABLE>
     ee4:	eorscs	r4, sl, #64, 12	; 0x4000000
     ee8:			; <UNDEFINED> instruction: 0xf8cb2310
     eec:			; <UNDEFINED> instruction: 0xf7ff320c
     ef0:	stmdacs	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
     ef4:	andeq	pc, r0, #13303808	; 0xcb0000
     ef8:	ldrhi	pc, [r5, r0, asr #5]
     efc:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     f00:	svc	0x0050f7ff
     f04:			; <UNDEFINED> instruction: 0xf0402800
     f08:			; <UNDEFINED> instruction: 0xf7ff8785
     f0c:			; <UNDEFINED> instruction: 0x4606eefc
     f10:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f14:			; <UNDEFINED> instruction: 0xf0402800
     f18:			; <UNDEFINED> instruction: 0x46308774
     f1c:	blhi	fe43f2a0 <connect@plt+0xfe43e460>
     f20:	svc	0x0046f7ff
     f24:	blne	fe33f2a8 <connect@plt+0xfe33e468>
     f28:	ldrbtmi	r2, [r8], #6
     f2c:			; <UNDEFINED> instruction: 0xf8df4479
     f30:			; <UNDEFINED> instruction: 0xf7ff6b88
     f34:			; <UNDEFINED> instruction: 0xf8dfef2c
     f38:	strbmi	r1, [r0], -r4, lsl #23
     f3c:	blls	fe03f2c0 <connect@plt+0xfe03e480>
     f40:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
     f44:	svc	0x006af7ff
     f48:			; <UNDEFINED> instruction: 0xf7ff4640
     f4c:			; <UNDEFINED> instruction: 0xf8dfeea0
     f50:	ldrbtmi	r8, [r9], #2932	; 0xb74
     f54:			; <UNDEFINED> instruction: 0x463244f8
     f58:	strtmi	r4, [r8], -r1, lsr #12
     f5c:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     f60:	suble	r1, ip, r3, asr #24
     f64:	stmdacs	r1!, {r1, r2, r4, r6, fp, ip, sp}
     f68:	ldrhi	pc, [r9, -r0, lsl #4]!
     f6c:			; <UNDEFINED> instruction: 0xf010e8df
     f70:	ldreq	r0, [r7, -r3, lsr #5]!
     f74:			; <UNDEFINED> instruction: 0x07370737
     f78:			; <UNDEFINED> instruction: 0x07370737
     f7c:			; <UNDEFINED> instruction: 0x07370737
     f80:			; <UNDEFINED> instruction: 0x07370737
     f84:			; <UNDEFINED> instruction: 0x07370737
     f88:			; <UNDEFINED> instruction: 0x07370737
     f8c:			; <UNDEFINED> instruction: 0x0737029c
     f90:			; <UNDEFINED> instruction: 0x07370737
     f94:	addseq	r0, r5, #14417920	; 0xdc0000
     f98:			; <UNDEFINED> instruction: 0x07370737
     f9c:	rsbseq	r0, pc, #14417920	; 0xdc0000
     fa0:			; <UNDEFINED> instruction: 0x07370278
     fa4:	subseq	r0, r0, #100, 4	; 0x40000006
     fa8:	subeq	r0, r2, #-1879048188	; 0x90000004
     fac:			; <UNDEFINED> instruction: 0x07370737
     fb0:	eoreq	r0, r2, sl, lsr r0
     fb4:	blcc	43f338 <connect@plt+0x43e4f8>
     fb8:	tstcs	r0, sl, lsl #4
     fbc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
     fc0:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     fc4:			; <UNDEFINED> instruction: 0xf8cb2801
     fc8:	sfmle	f0, 2, [r4], {132}	; 0x84
     fcc:	bne	fff3f350 <connect@plt+0xfff3e510>
     fd0:	andcs	r2, r0, r5, lsl #4
     fd4:			; <UNDEFINED> instruction: 0xf7ff4479
     fd8:	tstcs	r0, r2, asr #28
     fdc:	andcs	r4, r1, r2, lsl #12
     fe0:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     fe4:	addcc	pc, r8, #10158080	; 0x9b0000
     fe8:			; <UNDEFINED> instruction: 0x46214632
     fec:			; <UNDEFINED> instruction: 0xf0434628
     ff0:			; <UNDEFINED> instruction: 0xf88b0302
     ff4:			; <UNDEFINED> instruction: 0xf7ff3288
     ff8:	mcrrne	14, 8, lr, r3, cr12
     ffc:			; <UNDEFINED> instruction: 0xf8dfd1b2
    1000:	ldmpl	fp!, {r4, r6, r7, r9, fp, ip, sp}^
    1004:	ldrdhi	pc, [r0], -r3
    1008:	streq	lr, [r8, #-2981]	; 0xfffff45b
    100c:	bl	10c414 <connect@plt+0x10b5d4>
    1010:	vpmax.u8	d16, d16, d8
    1014:			; <UNDEFINED> instruction: 0xf8df86e4
    1018:			; <UNDEFINED> instruction: 0xaedf3abc
    101c:			; <UNDEFINED> instruction: 0xf50d960e
    1020:	strcs	r7, [r0, #-2401]	; 0xfffff69f
    1024:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1028:			; <UNDEFINED> instruction: 0xf7ff930a
    102c:	andcs	lr, sl, r8, ror lr
    1030:	strpl	lr, [r0, #-2502]	; 0xfffff63a
    1034:	eorne	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    1038:	adcsvs	r4, r5, sl, asr #12
    103c:	strpl	lr, [r3, #-2502]	; 0xfffff63a
    1040:			; <UNDEFINED> instruction: 0x61b56175
    1044:	andseq	pc, r0, #11206656	; 0xab0000
    1048:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
    104c:	vhsub.u8	d20, d16, d24
    1050:			; <UNDEFINED> instruction: 0xf8548245
    1054:	ldrls	r3, [r3, #-40]	; 0xffffffd8
    1058:	rsbcc	pc, ip, #13303808	; 0xcb0000
    105c:	cdpge	13, 14, cr9, cr13, cr14, {0}
    1060:	rsbscc	pc, ip, #12255232	; 0xbb0000
    1064:			; <UNDEFINED> instruction: 0xf8da4634
    1068:	blt	16f1080 <connect@plt+0x16f0240>
    106c:	andscc	pc, r2, #11206656	; 0xab0000
    1070:	strgt	ip, [pc], #-3343	; 1078 <connect@plt+0x238>
    1074:	muleq	r7, r5, r8
    1078:	andeq	lr, r7, r4, lsl #17
    107c:	svceq	0x0000f1bc
    1080:	strbtmi	sp, [r0], -ip
    1084:	tstcs	r0, sl, lsl #4
    1088:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    108c:	andeq	pc, ip, #13303808	; 0xcb0000
    1090:			; <UNDEFINED> instruction: 0xf0402800
    1094:	tstcs	r0, #252, 10	; 0x3f000000
    1098:	andcc	pc, ip, #13303808	; 0xcb0000
    109c:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    10a0:			; <UNDEFINED> instruction: 0xf8db4603
    10a4:			; <UNDEFINED> instruction: 0xf8cb020c
    10a8:			; <UNDEFINED> instruction: 0xf7ff3278
    10ac:			; <UNDEFINED> instruction: 0xf8cbee08
    10b0:	stmdacs	r0, {r3, r9}
    10b4:	ldrhi	pc, [r3, -r0]
    10b8:	strcs	r9, [r4], #-3332	; 0xfffff2fc
    10bc:			; <UNDEFINED> instruction: 0x21292231
    10c0:	strtmi	r9, [fp], -r0, lsl #8
    10c4:	andeq	pc, r0, #14352384	; 0xdb0000
    10c8:	stc	7, cr15, [r6, #1020]	; 0x3fc
    10cc:	strls	r4, [r0], #-1579	; 0xfffff9d5
    10d0:			; <UNDEFINED> instruction: 0xf8db2202
    10d4:			; <UNDEFINED> instruction: 0x21290200
    10d8:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    10dc:	addcc	pc, r0, #14352384	; 0xdb0000
    10e0:			; <UNDEFINED> instruction: 0xf10007d8
    10e4:			; <UNDEFINED> instruction: 0xf8db8642
    10e8:			; <UNDEFINED> instruction: 0xf0133280
    10ec:			; <UNDEFINED> instruction: 0xf0400f05
    10f0:	blls	122a64 <connect@plt+0x121c24>
    10f4:	mvnscs	r2, r4, lsl #4
    10f8:	strcs	r9, [r2], #-512	; 0xfffffe00
    10fc:	andeq	pc, r0, #14352384	; 0xdb0000
    1100:	andsvs	r2, ip, r7, lsl #4
    1104:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1108:	vmlal.s8	q9, d0, d0
    110c:	andcs	r8, r0, #88, 12	; 0x5800000
    1110:	andcs	r2, sl, r2, lsl #2
    1114:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
    1118:			; <UNDEFINED> instruction: 0xf8cb2800
    111c:	vsubl.s8	q8, d0, d4
    1120:	blge	ff7a2c80 <connect@plt+0xff7a1e40>
    1124:	andcs	r2, r7, #4, 8	; 0x4000000
    1128:	strls	r2, [r0], #-257	; 0xfffffeff
    112c:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1130:	vmlal.s8	q9, d0, d0
    1134:			; <UNDEFINED> instruction: 0xf8db86c4
    1138:	ldrbeq	r3, [r9, r0, lsl #5]
    113c:	strthi	pc, [sl], -r0, lsl #2
    1140:	addcc	pc, r0, #14352384	; 0xdb0000
    1144:	svceq	0x0005f013
    1148:	ldrhi	pc, [r9], -r0, asr #32
    114c:	rsbpl	pc, r4, #14352384	; 0xdb0000
    1150:			; <UNDEFINED> instruction: 0xf0002d00
    1154:	cdpge	5, 14, cr8, cr6, cr12, {5}
    1158:	andcs	r2, sl, r0, lsl #8
    115c:	stmib	r6, {r3, r5, r6, r7, r9, fp, sp, pc}^
    1160:	strtmi	r4, [r9], -r0, lsl #8
    1164:	strmi	lr, [r2], #-2502	; 0xfffff63a
    1168:	strmi	lr, [r4], #-2502	; 0xfffff63a
    116c:			; <UNDEFINED> instruction: 0xf8ab61b4
    1170:			; <UNDEFINED> instruction: 0xf7ff022c
    1174:	adcmi	lr, r0, #92, 26	; 0x1700
    1178:	ldrhi	pc, [r4], r0, asr #6
    117c:	andeq	pc, r4, #14352384	; 0xdb0000
    1180:			; <UNDEFINED> instruction: 0x4631221c
    1184:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
    1188:	vmlal.s8	q9, d0, d0
    118c:			; <UNDEFINED> instruction: 0xf8db8683
    1190:	ldrtmi	r0, [r1], -r0, lsl #4
    1194:			; <UNDEFINED> instruction: 0xf7ff221c
    1198:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    119c:	ldrbthi	pc, [r2], -r0, asr #5	; <UNPREDICTABLE>
    11a0:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11a4:			; <UNDEFINED> instruction: 0xf8df2205
    11a8:	andcs	r1, r0, r4, lsr r9
    11ac:	ldmdavc	lr!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    11b0:	ldrbtmi	r5, [r9], #-2300	; 0xfffff704
    11b4:			; <UNDEFINED> instruction: 0xf7ff6826
    11b8:			; <UNDEFINED> instruction: 0x4649ed52
    11bc:	vmax.s8	q10, q0, q1
    11c0:			; <UNDEFINED> instruction: 0xf8db4301
    11c4:	strmi	r7, [r5], -ip, ror #4
    11c8:			; <UNDEFINED> instruction: 0xf7ff200a
    11cc:			; <UNDEFINED> instruction: 0x462aee1c
    11d0:			; <UNDEFINED> instruction: 0x4601463b
    11d4:	tstls	r0, r0, lsr r6
    11d8:			; <UNDEFINED> instruction: 0xf7ff2101
    11dc:			; <UNDEFINED> instruction: 0xf8dfedc6
    11e0:	andcs	r1, r5, #0, 18
    11e4:	ldrbtmi	r2, [r9], #-0
    11e8:			; <UNDEFINED> instruction: 0xf7ff6826
    11ec:	stmibge	r8!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    11f0:	vmax.s8	q10, q0, q1
    11f4:	strmi	r4, [r5], -r1, lsl #6
    11f8:			; <UNDEFINED> instruction: 0xf7ff200a
    11fc:	strtmi	lr, [sl], -r4, lsl #28
    1200:	strmi	r2, [r3], -r1, lsl #2
    1204:			; <UNDEFINED> instruction: 0xf7ff4630
    1208:			; <UNDEFINED> instruction: 0xf8dfedb0
    120c:	andcs	r1, r5, #216, 16	; 0xd80000
    1210:	ldrbtmi	r2, [r9], #-0
    1214:			; <UNDEFINED> instruction: 0xf7ff6826
    1218:			; <UNDEFINED> instruction: 0xf8dbed22
    121c:			; <UNDEFINED> instruction: 0xf8db520c
    1220:	tstcs	r1, r4, ror r2
    1224:	strmi	r9, [r2], -r0, lsl #10
    1228:			; <UNDEFINED> instruction: 0xf7ff4630
    122c:	stmdavs	r0!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    1230:	ldcl	7, cr15, [lr], {255}	; 0xff
    1234:	rsbscc	pc, r4, #14352384	; 0xdb0000
    1238:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    123c:			; <UNDEFINED> instruction: 0xf8df84ec
    1240:	ldrbmi	r3, [sl], r8, lsr #17
    1244:	stmiacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1248:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    124c:	cdp	2, 0, cr9, cr9, cr8, {0}
    1250:	andcs	r3, r0, #144, 20	; 0x90000
    1254:	movtmi	pc, #42063	; 0xa44f	; <UNPREDICTABLE>
    1258:	orrscc	pc, sl, #204472320	; 0xc300000
    125c:	blge	b25eac <connect@plt+0xb2506c>
    1260:	movwcs	r9, #4880	; 0x1310
    1264:	andcc	lr, ip, #3358720	; 0x334000
    1268:	andcs	r9, r1, r0, lsl fp
    126c:	bne	fe43cad8 <connect@plt+0xfe43bc98>
    1270:	bls	30a278 <connect@plt+0x309438>
    1274:	strmi	lr, [r0], #-2499	; 0xfffff63d
    1278:	smullsvs	r6, ip, ip, r0
    127c:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1280:	rsbscc	pc, r0, #14286848	; 0xda0000
    1284:	vhsub.u8	d20, d16, d19
    1288:	blls	362680 <connect@plt+0x361840>
    128c:	bleq	1d3d6c8 <connect@plt+0x1d3c888>
    1290:	movwcc	r9, #5135	; 0x140f
    1294:	blge	5e5ec0 <connect@plt+0x5e5080>
    1298:			; <UNDEFINED> instruction: 0xf8df930b
    129c:	ldrls	r3, [r1], #-2132	; 0xfffff7ac
    12a0:	ldrbtmi	r4, [fp], #-1620	; 0xfffff9ac
    12a4:	bcc	43cad0 <connect@plt+0x43bc90>
    12a8:	andcs	r9, r4, fp, lsl #18
    12ac:	stcl	7, cr15, [r4], {255}	; 0xff
    12b0:			; <UNDEFINED> instruction: 0xf8d49909
    12b4:	blt	20dadc <connect@plt+0x20cc9c>
    12b8:			; <UNDEFINED> instruction: 0xf8d4990c
    12bc:			; <UNDEFINED> instruction: 0xf8cb2278
    12c0:	blt	4852c8 <connect@plt+0x484488>
    12c4:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    12c8:	andcs	lr, r0, r3, asr #19
    12cc:			; <UNDEFINED> instruction: 0xf7ff2004
    12d0:	movwcs	lr, #19636	; 0x4cb4
    12d4:	movwls	r2, #528	; 0x210
    12d8:			; <UNDEFINED> instruction: 0xf8d42129
    12dc:	ldrbmi	r0, [fp], -r4, lsl #4
    12e0:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    12e4:	vmlal.s8	q9, d0, d0
    12e8:	svcls	0x000e85c5
    12ec:	and	r2, r5, ip, lsl r6
    12f0:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    12f4:	stmdbcs	pc!, {r0, fp, sp, lr}^	; <UNPREDICTABLE>
    12f8:	ldrbhi	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    12fc:	movwcs	r9, #1537	; 0x601
    1300:	ldmib	r4, {r8, r9, sl, ip, pc}^
    1304:			; <UNDEFINED> instruction: 0xf8d41282
    1308:			; <UNDEFINED> instruction: 0xf7ff0204
    130c:	mcrne	13, 0, lr, cr5, cr10, {1}
    1310:			; <UNDEFINED> instruction: 0xf8d4dbee
    1314:	addsmi	r3, sp, #12, 4	; 0xc0000000
    1318:	mrc	0, 0, sp, cr9, cr2, {0}
    131c:	andcs	r1, r5, #16, 20	; 0x10000
    1320:			; <UNDEFINED> instruction: 0xf7ff2000
    1324:	strls	lr, [r0, #-3228]	; 0xfffff364
    1328:	andcc	pc, ip, #212, 16	; 0xd40000
    132c:	rsbcs	pc, ip, #212, 16	; 0xd40000
    1330:	andcs	r4, r1, r1, lsl #12
    1334:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1338:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
    133c:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1340:	movwls	sl, #23354	; 0x5b3a
    1344:	movwls	sl, #27482	; 0x6b5a
    1348:	sbfxcc	pc, pc, #17, #9
    134c:			; <UNDEFINED> instruction: 0xf04fae3b
    1350:	ldrbtmi	r0, [fp], #-2305	; 0xfffff6ff
    1354:			; <UNDEFINED> instruction: 0xf8df9304
    1358:	ldrbtmi	r3, [fp], #-1952	; 0xfffff860
    135c:	bcc	fe43cb84 <connect@plt+0xfe43bd44>
    1360:			; <UNDEFINED> instruction: 0x3798f8df
    1364:	mcr	4, 0, r4, cr8, cr11, {3}
    1368:	smladcs	r0, r0, sl, r3
    136c:	bls	1a7f88 <connect@plt+0x1a7148>
    1370:	svcvc	0x0004f843
    1374:			; <UNDEFINED> instruction: 0xd1fa429a
    1378:	andeq	pc, r0, #212, 16	; 0xd40000
    137c:	stc	7, cr15, [r0], {255}	; 0xff
    1380:	andne	pc, r0, #212, 16	; 0xd40000
    1384:			; <UNDEFINED> instruction: 0xf1d12301
    1388:			; <UNDEFINED> instruction: 0xf0010c00
    138c:			; <UNDEFINED> instruction: 0xf00c051f
    1390:	svclt	0x00580c1f
    1394:	streq	pc, [r0, #-460]	; 0xfffffe34
    1398:			; <UNDEFINED> instruction: 0xf85640ab
    139c:	tstmi	r3, #32
    13a0:	eorcc	pc, r0, r6, asr #16
    13a4:	svceq	0x0000f1b9
    13a8:	bls	2353c0 <connect@plt+0x234580>
    13ac:	addcc	pc, r4, #212, 16	; 0xd40000
    13b0:	andsvs	r6, r3, r7, asr r0
    13b4:	movwcs	r9, #2564	; 0xa04
    13b8:	ldrtmi	r1, [r1], -r8, asr #24
    13bc:	ldrmi	r9, [sl], -r0, lsl #4
    13c0:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    13c4:	vsub.i8	d2, d0, d0
    13c8:			; <UNDEFINED> instruction: 0xf8df80b1
    13cc:	andcs	r1, r1, r4, lsr r7
    13d0:			; <UNDEFINED> instruction: 0xf7ff4479
    13d4:	blls	2bc6ec <connect@plt+0x2bb8ac>
    13d8:			; <UNDEFINED> instruction: 0xf7ff6818
    13dc:	stmdbls	r9, {r1, r3, sl, fp, sp, lr, pc}
    13e0:			; <UNDEFINED> instruction: 0xf8d49b0d
    13e4:	bne	ff2c9dac <connect@plt+0xff2c8f6c>
    13e8:	addsmi	r3, sl, #1073741824	; 0x40000000
    13ec:	mvnshi	pc, #64, 6
    13f0:	ldrb	r9, [r9, -r9, lsl #2]
    13f4:			; <UNDEFINED> instruction: 0x36d0f8df
    13f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    13fc:	rsbcc	pc, r4, #13303808	; 0xcb0000
    1400:			; <UNDEFINED> instruction: 0xf8dbe5a9
    1404:			; <UNDEFINED> instruction: 0xf0433280
    1408:			; <UNDEFINED> instruction: 0xf8cb0305
    140c:	str	r3, [r2, #640]!	; 0x280
    1410:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    1414:	strbmi	r2, [r9], -r5, lsl #4
    1418:	ldmpl	fp!, {sp}^
    141c:	ldrdge	pc, [r0], -r3
    1420:	ldc	7, cr15, [ip], {255}	; 0xff
    1424:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    1428:	strmi	r2, [r1], -r1, lsl #4
    142c:			; <UNDEFINED> instruction: 0xf0004650
    1430:			; <UNDEFINED> instruction: 0xf8cbfe89
    1434:	str	r0, [lr, #624]	; 0x270
    1438:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    143c:	strbmi	r2, [r1], -r5, lsl #4
    1440:	ldmpl	fp!, {sp}^
    1444:	ldrdge	pc, [r0], -r3
    1448:	stc	7, cr15, [r8], {255}	; 0xff
    144c:	mvnsvc	pc, #82837504	; 0x4f00000
    1450:	strmi	r2, [r1], -r1, lsl #4
    1454:			; <UNDEFINED> instruction: 0xf0004650
    1458:			; <UNDEFINED> instruction: 0xf8abfe75
    145c:	ldrb	r0, [sl, #-636]!	; 0xfffffd84
    1460:	addcc	pc, r8, #10158080	; 0x9b0000
    1464:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1468:	addcc	pc, r8, #9109504	; 0x8b0000
    146c:			; <UNDEFINED> instruction: 0xf8dfe573
    1470:	andcs	r3, r5, #88, 12	; 0x5800000
    1474:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    1478:	ldmpl	fp!, {sp}^
    147c:			; <UNDEFINED> instruction: 0xf8d34479
    1480:			; <UNDEFINED> instruction: 0xf7ffa000
    1484:			; <UNDEFINED> instruction: 0xf06febec
    1488:	andcs	r4, r2, #0, 6
    148c:	ldrbmi	r4, [r0], -r1, lsl #12
    1490:	cdp2	0, 5, cr15, cr8, cr0, {0}
    1494:	rsbseq	pc, r4, #13303808	; 0xcb0000
    1498:			; <UNDEFINED> instruction: 0xf8dfe55d
    149c:	ldmpl	fp!, {r2, r3, r5, r9, sl, ip, sp}^
    14a0:			; <UNDEFINED> instruction: 0xf8cb681b
    14a4:	ldrb	r3, [r6, #-616]	; 0xfffffd98
    14a8:	addcc	pc, r0, #14352384	; 0xdb0000
    14ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    14b0:	addcc	pc, r0, #13303808	; 0xcb0000
    14b4:			; <UNDEFINED> instruction: 0xf8dfe54f
    14b8:	andcs	r1, r1, r0, asr r6
    14bc:			; <UNDEFINED> instruction: 0x364cf8df
    14c0:			; <UNDEFINED> instruction: 0xf8df4479
    14c4:	tstls	r0, ip, asr #12
    14c8:			; <UNDEFINED> instruction: 0xf8df447b
    14cc:	ldrbtmi	r1, [sl], #-1608	; 0xfffff9b8
    14d0:			; <UNDEFINED> instruction: 0xf7ff4479
    14d4:	andcs	lr, r0, r4, asr #24
    14d8:	stc	7, cr15, [r8], {255}	; 0xff
    14dc:	bls	16cd38 <connect@plt+0x16bef8>
    14e0:	eoreq	pc, r8, r4, asr r8	; <UNPREDICTABLE>
    14e4:	ldrtmi	r4, [r3], -r9, lsr #12
    14e8:	stc	7, cr15, [r6], {255}	; 0xff
    14ec:			; <UNDEFINED> instruction: 0xf0402800
    14f0:			; <UNDEFINED> instruction: 0xf8d684b4
    14f4:	stcls	0, cr12, [lr], {-0}
    14f8:			; <UNDEFINED> instruction: 0x5014f8dc
    14fc:	stmdavs	r9!, {r3, r5, fp, sp, lr}^
    1500:	stmiavs	fp!, {r1, r3, r5, r7, fp, sp, lr}^
    1504:	stmdbvs	r8!, {r0, r1, r2, r3, sl, lr, pc}
    1508:	stmibvs	sl!, {r0, r3, r5, r6, r8, fp, sp, lr}
    150c:			; <UNDEFINED> instruction: 0xf8dcc407
    1510:			; <UNDEFINED> instruction: 0xf7ff0018
    1514:	andsls	lr, r3, sl, lsr #23
    1518:			; <UNDEFINED> instruction: 0xf0002800
    151c:	blls	4e277c <connect@plt+0x4e193c>
    1520:			; <UNDEFINED> instruction: 0xf8cb6830
    1524:			; <UNDEFINED> instruction: 0xf7ff326c
    1528:	ldr	lr, [r7, #3170]	; 0xc62
    152c:	andeq	pc, r0, #212, 16	; 0xd40000
    1530:	ldrbmi	r2, [r9], -r0, lsl #4
    1534:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
    1538:			; <UNDEFINED> instruction: 0xf04fab1b
    153c:			; <UNDEFINED> instruction: 0xf8cb0c1c
    1540:			; <UNDEFINED> instruction: 0xf10d3008
    1544:	movwcs	r0, #6608	; 0x19d0
    1548:			; <UNDEFINED> instruction: 0xf8cb951c
    154c:			; <UNDEFINED> instruction: 0xf50d5014
    1550:			; <UNDEFINED> instruction: 0xf8cb6540
    1554:	ldrls	r7, [fp], #-24	; 0xffffffe8
    1558:			; <UNDEFINED> instruction: 0x9c00e9cb
    155c:	stmib	fp, {r0, r1, r2, r8, sl, ip, pc}^
    1560:			; <UNDEFINED> instruction: 0xf7ff3503
    1564:			; <UNDEFINED> instruction: 0xf1b0ec38
    1568:	blle	a83570 <connect@plt+0xa82730>
    156c:			; <UNDEFINED> instruction: 0x3014f8db
    1570:	stmdble	r2!, {r0, r1, r3, r8, r9, fp, sp}
    1574:			; <UNDEFINED> instruction: 0x5010f8db
    1578:	beq	ff03d9b4 <connect@plt+0xff03cb74>
    157c:			; <UNDEFINED> instruction: 0x0c03eb05
    1580:	stmdavs	fp!, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}^
    1584:	tstle	r6, r9, lsr #22
    1588:	blcs	9b83c <connect@plt+0x9a9fc>
    158c:	movwhi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    1590:			; <UNDEFINED> instruction: 0xf0002b32
    1594:	stmdavs	fp!, {r1, r2, r8, r9, pc}
    1598:	stmdble	lr, {r0, r1, r3, r8, r9, fp, sp}
    159c:			; <UNDEFINED> instruction: 0xf0233303
    15a0:	ldrmi	r0, [sp], #-771	; 0xfffffcfd
    15a4:	movweq	pc, #49413	; 0xc105	; <UNPREDICTABLE>
    15a8:	movwle	r4, #26012	; 0x659c
    15ac:	movwcc	r6, #14379	; 0x382b
    15b0:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    15b4:	ldrmi	r4, [ip, #1067]	; 0x42b
    15b8:			; <UNDEFINED> instruction: 0xf1b8d2e2
    15bc:			; <UNDEFINED> instruction: 0xf43f0f00
    15c0:			; <UNDEFINED> instruction: 0xf10daf04
    15c4:	andcs	r0, r4, r4, ror #20
    15c8:			; <UNDEFINED> instruction: 0xf7ff4651
    15cc:	stmdavc	r5!, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    15d0:	stccs	8, cr7, [r3, #-392]	; 0xfffffe78
    15d4:	bcs	311fc <connect@plt+0x303bc>
    15d8:	movwcs	fp, #7948	; 0x1f0c
    15dc:	stccs	3, cr2, [r1, #-0]
    15e0:			; <UNDEFINED> instruction: 0xf043bf08
    15e4:	cmplt	fp, r1, lsl #6
    15e8:	blcs	b2047c <connect@plt+0xb1f63c>
    15ec:	stmdage	r9!, {r1, r3, r8, r9, sl, fp, ip, sp, pc}^
    15f0:			; <UNDEFINED> instruction: 0xf894a867
    15f4:	blcs	44d6bc <connect@plt+0x44c87c>
    15f8:			; <UNDEFINED> instruction: 0x81b7f000
    15fc:	addls	pc, r8, #148, 16	; 0x940000
    1600:	stmdbeq	r2, {r0, r3, r4, ip, sp, lr, pc}
    1604:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {1}
    1608:	rscsvc	pc, ip, #-805306368	; 0xd0000000
    160c:	vmul.i8	d26, d0, d22
    1610:	andcs	r4, sl, r1, lsl #6
    1614:	bl	ffdbf618 <connect@plt+0xffdbe7d8>
    1618:	ldmdbge	r0!, {r0, r1, r2, r9, fp, ip, pc}
    161c:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    1620:	andcs	r4, sl, r7, lsl #12
    1624:	bl	ffbbf628 <connect@plt+0xffbbe7e8>
    1628:	bne	fe43ce90 <connect@plt+0xfe43c050>
    162c:			; <UNDEFINED> instruction: 0x4642463b
    1630:	andcs	r9, r1, r0
    1634:	bl	fe4bf638 <connect@plt+0xfe4be7f8>
    1638:	vmla.f32	d2, d16, d3
    163c:	ldm	pc, {r1, r2, r4, r7, pc}^	; <UNPREDICTABLE>
    1640:	cmneq	ip, r5, lsl r0	; <UNPREDICTABLE>
    1644:	smceq	49172	; 0xc014
    1648:	cmpeq	ip, r4, ror #2
    164c:	umullseq	r0, r4, r4, r0
    1650:	umullseq	r0, r4, r4, r0
    1654:	umullseq	r0, r4, r4, r0
    1658:	umullseq	r0, r4, r4, r0
    165c:	umullseq	r0, r4, r4, r0
    1660:	umullseq	r0, r4, r4, r0
    1664:	umullseq	r0, r4, r4, r0
    1668:	umullseq	r0, r4, r4, r0
    166c:	umullseq	r0, r4, r4, r0
    1670:	umullseq	r0, r4, r4, r0
    1674:	umullseq	r0, r4, r4, r0
    1678:	umullseq	r0, r4, r4, r0
    167c:	umullseq	r0, r4, r4, r0
    1680:	umullseq	r0, r4, r4, r0
    1684:	umullseq	r0, r4, r4, r0
    1688:	umullseq	r0, r4, r4, r0
    168c:	umullseq	r0, r4, r4, r0
    1690:	umullseq	r0, r4, r4, r0
    1694:	umullseq	r0, r4, r4, r0
    1698:	umullseq	r0, r4, r4, r0
    169c:	umullseq	r0, r4, r4, r0
    16a0:	umullseq	r0, r4, r4, r0
    16a4:	umullseq	r0, r4, r4, r0
    16a8:	umullseq	r0, r4, r4, r0
    16ac:	umullseq	r0, r4, r4, r0
    16b0:	umullseq	r0, r4, r4, r0
    16b4:	umullseq	r0, r4, r4, r0
    16b8:	umullseq	r0, r4, r4, r0
    16bc:	umullseq	r0, r4, r4, r0
    16c0:	umullseq	r0, r4, r4, r0
    16c4:	umullseq	r0, r4, r4, r0
    16c8:	umullseq	r0, r4, r4, r0
    16cc:	umullseq	r0, r4, r4, r0
    16d0:	umullseq	r0, r4, r4, r0
    16d4:	umullseq	r0, r4, r4, r0
    16d8:	umullseq	r0, r4, r4, r0
    16dc:	umullseq	r0, r4, r4, r0
    16e0:	umullseq	r0, r4, r4, r0
    16e4:	umullseq	r0, r4, r4, r0
    16e8:	umullseq	r0, r4, r4, r0
    16ec:	umullseq	r0, r4, r4, r0
    16f0:	umullseq	r0, r4, r4, r0
    16f4:	umullseq	r0, r4, r4, r0
    16f8:	umullseq	r0, r4, r4, r0
    16fc:	umullseq	r0, r4, r4, r0
    1700:	umullseq	r0, r4, r4, r0
    1704:	umullseq	r0, r4, r4, r0
    1708:	umullseq	r0, r4, r4, r0
    170c:	umullseq	r0, r4, r4, r0
    1710:	umullseq	r0, r4, r4, r0
    1714:	umullseq	r0, r4, r4, r0
    1718:	umullseq	r0, r4, r4, r0
    171c:	umullseq	r0, r4, r4, r0
    1720:	umullseq	r0, r4, r4, r0
    1724:	umullseq	r0, r4, r4, r0
    1728:	umullseq	r0, r4, r4, r0
    172c:	umullseq	r0, r4, r4, r0
    1730:	umullseq	r0, r4, r4, r0
    1734:	umullseq	r0, r4, r4, r0
    1738:	umullseq	r0, r4, r4, r0
    173c:	umullseq	r0, r4, r4, r0
    1740:			; <UNDEFINED> instruction: 0x01540094
    1744:	cmpeq	r4, ip, asr #2
    1748:	teqeq	r4, ip, lsr r1
    174c:			; <UNDEFINED> instruction: 0x0124012c
    1750:	tsteq	r4, ip, lsl r1
    1754:	addseq	r0, r4, ip, lsl #2
    1758:	rscseq	r0, ip, r4, lsl #2
    175c:	umullseq	r0, r4, r4, r0
    1760:	strdeq	r0, [ip], #4	; <UNPREDICTABLE>
    1764:	sbcseq	r0, ip, r4, ror #1
    1768:	stmibmi	fp!, {r2, r4, r6, r7}^
    176c:	andcs	r2, r0, r5, lsl #4
    1770:			; <UNDEFINED> instruction: 0xf7ff4479
    1774:			; <UNDEFINED> instruction: 0x4603ea74
    1778:	strtmi	r7, [sl], -r7, ror #16
    177c:			; <UNDEFINED> instruction: 0xf1a849e7
    1780:	andcs	r0, r1, r8, lsl #10
    1784:	smlsdxls	r0, r9, r4, r4
    1788:	b	ffa3f78c <connect@plt+0xffa3e94c>
    178c:	vpadd.f32	d18, d0, d0
    1790:			; <UNDEFINED> instruction: 0xf8df80de
    1794:	svcge	0x005d938c
    1798:	beq	3d8dc <connect@plt+0x3ca9c>
    179c:			; <UNDEFINED> instruction: 0xf01a44f9
    17a0:	andsle	r0, r4, pc, lsl #16
    17a4:	svceq	0x0003f01a
    17a8:	ldmibmi	lr, {r0, r3, r4, ip, lr, pc}^
    17ac:			; <UNDEFINED> instruction: 0xf8172001
    17b0:	strmi	r2, [r2], #2817	; 0xb01
    17b4:			; <UNDEFINED> instruction: 0xf7ff4479
    17b8:			; <UNDEFINED> instruction: 0xf1b8ead2
    17bc:			; <UNDEFINED> instruction: 0xf0000f0f
    17c0:	ldrbmi	r8, [r5, #-196]	; 0xffffff3c
    17c4:	sbchi	pc, r3, r0, asr #6
    17c8:	stmdaeq	pc, {r1, r3, r4, ip, sp, lr, pc}	; <UNPREDICTABLE>
    17cc:	ldrbmi	sp, [r2], -sl, ror #3
    17d0:	andcs	r4, r1, r9, asr #12
    17d4:	b	ff0bf7d8 <connect@plt+0xff0be998>
    17d8:	svceq	0x0003f01a
    17dc:	mnf<illegal precision>z	f5, f5
    17e0:	andcs	r1, r1, r0, lsl sl
    17e4:	b	feebf7e8 <connect@plt+0xfeebe9a8>
    17e8:	stmibmi	pc, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    17ec:	andcs	r2, r0, r5, lsl #4
    17f0:			; <UNDEFINED> instruction: 0xf7ff4479
    17f4:			; <UNDEFINED> instruction: 0x4603ea34
    17f8:	stmibmi	ip, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    17fc:	andcs	r2, r0, r5, lsl #4
    1800:			; <UNDEFINED> instruction: 0xf7ff4479
    1804:	strmi	lr, [r3], -ip, lsr #20
    1808:	stmibmi	r9, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    180c:	andcs	r2, r0, r5, lsl #4
    1810:			; <UNDEFINED> instruction: 0xf7ff4479
    1814:	strmi	lr, [r3], -r4, lsr #20
    1818:	stmibmi	r6, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    181c:	andcs	r2, r0, r5, lsl #4
    1820:			; <UNDEFINED> instruction: 0xf7ff4479
    1824:			; <UNDEFINED> instruction: 0x4603ea1c
    1828:	stmibmi	r3, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    182c:	andcs	r2, r0, r5, lsl #4
    1830:			; <UNDEFINED> instruction: 0xf7ff4479
    1834:			; <UNDEFINED> instruction: 0x4603ea14
    1838:	stmibmi	r0, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    183c:	andcs	r2, r0, r5, lsl #4
    1840:			; <UNDEFINED> instruction: 0xf7ff4479
    1844:	strmi	lr, [r3], -ip, lsl #20
    1848:	ldmibmi	sp!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    184c:	andcs	r2, r0, r5, lsl #4
    1850:			; <UNDEFINED> instruction: 0xf7ff4479
    1854:	strmi	lr, [r3], -r4, lsl #20
    1858:	ldmibmi	sl!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    185c:	andcs	r2, r0, r5, lsl #4
    1860:			; <UNDEFINED> instruction: 0xf7ff4479
    1864:			; <UNDEFINED> instruction: 0x4603e9fc
    1868:	ldmibmi	r7!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    186c:	andcs	r2, r0, r5, lsl #4
    1870:			; <UNDEFINED> instruction: 0xf7ff4479
    1874:			; <UNDEFINED> instruction: 0x4603e9f4
    1878:	ldmibmi	r4!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    187c:	andcs	r2, r0, r5, lsl #4
    1880:			; <UNDEFINED> instruction: 0xf7ff4479
    1884:	strmi	lr, [r3], -ip, ror #19
    1888:	ldmibmi	r1!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    188c:	andcs	r2, r0, r5, lsl #4
    1890:			; <UNDEFINED> instruction: 0xf7ff4479
    1894:	strmi	lr, [r3], -r4, ror #19
    1898:	stmibmi	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    189c:	andcs	r2, r0, r5, lsl #4
    18a0:			; <UNDEFINED> instruction: 0xf7ff4479
    18a4:			; <UNDEFINED> instruction: 0x4603e9dc
    18a8:	stmibmi	fp!, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    18ac:	andcs	r2, r0, r5, lsl #4
    18b0:			; <UNDEFINED> instruction: 0xf7ff4479
    18b4:			; <UNDEFINED> instruction: 0x4603e9d4
    18b8:	stmibmi	r8!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    18bc:	andcs	r2, r0, r5, lsl #4
    18c0:			; <UNDEFINED> instruction: 0xf7ff4479
    18c4:	strmi	lr, [r3], -ip, asr #19
    18c8:	stmibmi	r5!, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    18cc:	andcs	r2, r0, r5, lsl #4
    18d0:			; <UNDEFINED> instruction: 0xf7ff4479
    18d4:	strmi	lr, [r3], -r4, asr #19
    18d8:	stmibmi	r2!, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    18dc:	andcs	r2, r0, r5, lsl #4
    18e0:			; <UNDEFINED> instruction: 0xf7ff4479
    18e4:			; <UNDEFINED> instruction: 0x4603e9bc
    18e8:	ldmibmi	pc, {r1, r2, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    18ec:	andcs	r2, r0, r5, lsl #4
    18f0:			; <UNDEFINED> instruction: 0xf7ff4479
    18f4:			; <UNDEFINED> instruction: 0x4603e9b4
    18f8:	ldmibmi	ip, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    18fc:	andcs	r2, r0, r5, lsl #4
    1900:			; <UNDEFINED> instruction: 0xf7ff4479
    1904:	strmi	lr, [r3], -ip, lsr #19
    1908:	ldmibmi	r9, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    190c:	andcs	r2, r0, r5, lsl #4
    1910:			; <UNDEFINED> instruction: 0xf7ff4479
    1914:	strmi	lr, [r3], -r4, lsr #19
    1918:	ldmibmi	r6, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    191c:	andcs	r2, r0, r5, lsl #4
    1920:			; <UNDEFINED> instruction: 0xf7ff4479
    1924:			; <UNDEFINED> instruction: 0x4603e99c
    1928:	ldmibmi	r3, {r1, r2, r5, r8, r9, sl, sp, lr, pc}
    192c:	andcs	r2, r0, r5, lsl #4
    1930:			; <UNDEFINED> instruction: 0xf7ff4479
    1934:			; <UNDEFINED> instruction: 0x4603e994
    1938:	ldmibmi	r0, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    193c:	andcs	r2, r0, r5, lsl #4
    1940:			; <UNDEFINED> instruction: 0xf7ff4479
    1944:	strmi	lr, [r3], -ip, lsl #19
    1948:	ldrbmi	lr, [r5, #-1814]	; 0xfffff8ea
    194c:	stmibmi	ip, {r0, r1, r2, sl, fp, ip, lr, pc}
    1950:			; <UNDEFINED> instruction: 0xf04f2001
    1954:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
    1958:	b	3f95c <connect@plt+0x3eb1c>
    195c:	stmibmi	r9, {r0, r2, r8, sl, sp, lr, pc}
    1960:	ldrbtmi	r2, [r9], #-1
    1964:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1968:	stmvs	r3, {r0, r3, r4, r8, r9, sl, sp, lr, pc}
    196c:	rsbsne	pc, r8, #212, 16	; 0xd40000
    1970:	addmi	fp, fp, #110592	; 0x1b000
    1974:	mcrge	4, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    1978:	stmdbls	r9, {r0, r1, r6, r7, fp, sp, lr}
    197c:	addmi	fp, fp, #110592	; 0x1b000
    1980:	mrcge	4, 1, APSR_nzcv, cr12, cr15, {3}
    1984:	blls	d8cd98 <connect@plt+0xd8bf58>
    1988:	ldrdeq	lr, [r4, -r0]
    198c:	svclt	0x0008af36
    1990:	andeq	pc, r1, #111	; 0x6f
    1994:	bls	4261ac <connect@plt+0x42536c>
    1998:	ldmdavs	r2, {r0, r1, r3, r8, sl, fp, ip, pc}
    199c:	andeq	lr, r3, r5, lsl #17
    19a0:			; <UNDEFINED> instruction: 0xf0004293
    19a4:	strcs	r8, [r0, #-271]	; 0xfffffef1
    19a8:	rscscc	pc, sp, #64, 4
    19ac:			; <UNDEFINED> instruction: 0xf50d4629
    19b0:			; <UNDEFINED> instruction: 0xf8cd6000
    19b4:			; <UNDEFINED> instruction: 0xf7ff57fc
    19b8:	blls	1fc0f0 <connect@plt+0x1fb2b0>
    19bc:			; <UNDEFINED> instruction: 0xf60d4629
    19c0:	vhadd.s8	d20, d0, d4
    19c4:	vqsub.s8	<illegal reg q1.5>, <illegal reg q14.5>, <illegal reg q14.5>
    19c8:			; <UNDEFINED> instruction: 0x601d76fc
    19cc:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d0:	addpl	pc, r8, #148, 16	; 0x940000
    19d4:	streq	pc, [r1, #-21]	; 0xffffffeb
    19d8:	teqhi	r4, r0	; <UNPREDICTABLE>
    19dc:			; <UNDEFINED> instruction: 0x46394632
    19e0:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    19e4:			; <UNDEFINED> instruction: 0xf7ff200a
    19e8:	stmdbmi	r7!, {r1, r2, r3, r9, fp, sp, lr, pc}^
    19ec:			; <UNDEFINED> instruction: 0x46024479
    19f0:			; <UNDEFINED> instruction: 0xf7ff2001
    19f4:	ldm	r7, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    19f8:	ldcls	0, cr0, [r0, #-60]	; 0xffffffc4
    19fc:	andeq	lr, pc, r5, lsl #17
    1a00:	stmdbmi	r2!, {r0, r2, r9, sp}^
    1a04:	ldrbtmi	r2, [r9], #-0
    1a08:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a0c:			; <UNDEFINED> instruction: 0xf8da9d0b
    1a10:	ldc	0, cr3, [pc, #16]	; 1a28 <connect@plt+0xbe8>
    1a14:			; <UNDEFINED> instruction: 0xf8da3b1f
    1a18:	ldc	0, cr2, [pc]	; 1a20 <connect@plt+0xbe0>
    1a1c:			; <UNDEFINED> instruction: 0x46014b1f
    1a20:	stmdavs	sp!, {r3, r5, r6, fp, sp, lr}
    1a24:	bl	fe888298 <connect@plt+0xfe887458>
    1a28:	svclt	0x00420205
    1a2c:			; <UNDEFINED> instruction: 0xf1029812
    1a30:	ldmdane	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    1a34:	bcs	fe43d254 <connect@plt+0xfe43c414>
    1a38:	cdp	0, 0, cr2, cr7, cr1, {0}
    1a3c:			; <UNDEFINED> instruction: 0xeeb83a90
    1a40:			; <UNDEFINED> instruction: 0xee877be7
    1a44:	vmov.f64	d5, #131	; 0xc0180000 -2.375
    1a48:	vmls.f64	d7, d23, d22
    1a4c:	mrrc	11, 0, r5, r3, cr4
    1a50:			; <UNDEFINED> instruction: 0xf7ff2b15
    1a54:	blls	13c06c <connect@plt+0x13b22c>
    1a58:	stmdale	ip, {r2, r8, r9, fp, sp}
    1a5c:			; <UNDEFINED> instruction: 0xf003e8df
    1a60:	movweq	r1, #45075	; 0xb013
    1a64:	stmdbmi	sl, {r1, r2, r3, r4, r7}^
    1a68:	blls	3d2c54 <connect@plt+0x3d1e14>
    1a6c:	strmi	r2, [r3], #-1
    1a70:			; <UNDEFINED> instruction: 0xf7ff930f
    1a74:			; <UNDEFINED> instruction: 0xf1b8e974
    1a78:			; <UNDEFINED> instruction: 0xf73f0f00
    1a7c:	strt	sl, [r4], #3244	; 0xcac
    1a80:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
    1a84:	stmdbmi	r4, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1a88:			; <UNDEFINED> instruction: 0xe7ee4479
    1a8c:	andhi	pc, r0, pc, lsr #7
    1a90:	andeq	r0, r0, r0
    1a94:	smlawbmi	lr, r0, r4, r8
    1a98:	andeq	r0, r0, r0
    1a9c:	addmi	r4, pc, r0
    1aa0:	andeq	r2, r1, sl, ror r0
    1aa4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1aa8:	andeq	r2, r1, r4, lsr r0
    1aac:	strdeq	r0, [r0], -ip
    1ab0:	andeq	r1, r0, lr, lsr r5
    1ab4:			; <UNDEFINED> instruction: 0x000019b0
    1ab8:	andeq	r1, r0, lr, ror r5
    1abc:	andeq	r1, r0, r4, lsl r5
    1ac0:	andeq	r1, r0, lr, lsl r5
    1ac4:	andeq	r1, r0, ip, lsl r5
    1ac8:	andeq	r0, r0, r4, lsl r1
    1acc:			; <UNDEFINED> instruction: 0x000014b0
    1ad0:	strdeq	r0, [r0], -r4
    1ad4:	andeq	r0, r0, r8, lsl #2
    1ad8:	strdeq	r0, [r0], -r8
    1adc:	andeq	r1, r0, r2, asr r4
    1ae0:	andeq	r1, r0, r6, lsr r4
    1ae4:	andeq	r1, r0, r6, lsl r4
    1ae8:	andeq	r1, r0, r0, lsl #8
    1aec:			; <UNDEFINED> instruction: 0x00011dbe
    1af0:			; <UNDEFINED> instruction: 0x000013ba
    1af4:			; <UNDEFINED> instruction: 0x00011cb6
    1af8:	andeq	r1, r0, sl, lsr #6
    1afc:	andeq	r1, r0, r4, lsl #11
    1b00:	andeq	r1, r0, r8, asr #10
    1b04:	strdeq	r0, [r0], -r4
    1b08:	strdeq	r0, [r0], -r4
    1b0c:	andeq	r0, r0, r0, lsr #31
    1b10:	andeq	r0, r0, sl, asr #31
    1b14:	ldrdeq	r0, [r0], -r4
    1b18:	andeq	r1, r0, r0, asr #2
    1b1c:	andeq	r1, r0, ip, lsr r1
    1b20:	andeq	r1, r0, r4, asr #2
    1b24:	andeq	r1, r0, r8, lsr r1
    1b28:	muleq	r0, r4, r0
    1b2c:	andeq	r1, r0, r0, rrx
    1b30:	andeq	r1, r0, r4, lsr #32
    1b34:	andeq	r0, r0, r4, ror #31
    1b38:			; <UNDEFINED> instruction: 0x00000fb0
    1b3c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    1b40:	andeq	r0, r0, r0, ror pc
    1b44:	andeq	r0, r0, r4, asr pc
    1b48:	andeq	r0, r0, ip, lsr #30
    1b4c:	andeq	r0, r0, r4, lsl #30
    1b50:	ldrdeq	r0, [r0], -ip
    1b54:			; <UNDEFINED> instruction: 0x00000eb8
    1b58:	muleq	r0, r0, lr
    1b5c:	andeq	r0, r0, ip, ror #28
    1b60:	andeq	r0, r0, r8, asr #28
    1b64:	andeq	r0, r0, ip, lsr #28
    1b68:	andeq	r0, r0, ip, lsl #28
    1b6c:	andeq	r0, r0, r8, ror #27
    1b70:			; <UNDEFINED> instruction: 0x00000dbc
    1b74:	muleq	r0, ip, sp
    1b78:	andeq	r0, r0, r4, ror sp
    1b7c:	andeq	r0, r0, ip, asr sp
    1b80:	ldrdeq	r0, [r0], -r6
    1b84:	andeq	r0, r0, sl, asr #21
    1b88:	andeq	r0, r0, ip, lsr #25
    1b8c:	strdeq	r0, [r0], -sl
    1b90:	andeq	r0, r0, r8, lsr #29
    1b94:	muleq	r0, r2, lr
    1b98:	andeq	r0, r0, r4, lsl #29
    1b9c:	tstls	r1, #67108864	; 0x4000000
    1ba0:	strtmi	lr, [fp], -r9, ror #14
    1ba4:			; <UNDEFINED> instruction: 0xf85346d6
    1ba8:	ldmdavs	r9, {r2, r3, r8, r9, sl, fp}^
    1bac:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
    1bb0:	andeq	lr, pc, lr, lsr #17
    1bb4:	bmi	ff3baf78 <connect@plt+0xff3ba138>
    1bb8:	ldrbtmi	r2, [sl], #-0
    1bbc:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bc0:	bllt	feaffbc4 <connect@plt+0xfeafed84>
    1bc4:	blls	b684a8 <connect@plt+0xb67668>
    1bc8:			; <UNDEFINED> instruction: 0xf47f429a
    1bcc:	bls	e2d784 <connect@plt+0xe2c944>
    1bd0:	addsmi	r9, sl, #47104	; 0xb800
    1bd4:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    1bd8:	blls	be84c4 <connect@plt+0xbe7684>
    1bdc:			; <UNDEFINED> instruction: 0xf47f429a
    1be0:	str	sl, [sp, -r2, ror #29]
    1be4:	andcs	r9, sl, sl, lsl #22
    1be8:	ldmdavs	r9, {r1, r5, r7, r9, sl, lr}
    1bec:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bf0:	stmiblt	r3, {r0, r4, r8, r9, fp, ip, pc}
    1bf4:			; <UNDEFINED> instruction: 0xb1229a0f
    1bf8:	rsbscc	pc, r0, #212, 16	; 0xd40000
    1bfc:	addsmi	r3, r3, #1024	; 0x400
    1c00:	blls	27902c <connect@plt+0x2781ec>
    1c04:	bls	326840 <connect@plt+0x325a00>
    1c08:	rsbscc	pc, r4, #14286848	; 0xda0000
    1c0c:	andls	r3, ip, #268435456	; 0x10000000
    1c10:			; <UNDEFINED> instruction: 0xf6bf4293
    1c14:	ldmdals	r3, {r0, r3, r5, r8, r9, fp, sp, pc}
    1c18:	svc	0x00f6f7fe
    1c1c:	blmi	fed946f8 <connect@plt+0xfed938b8>
    1c20:	orrpl	pc, r0, sp, lsl #10
    1c24:	tstcc	r4, sl, ror r4
    1c28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c2c:	subsmi	r6, sl, fp, lsl #16
    1c30:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    1c34:			; <UNDEFINED> instruction: 0xf50d2000
    1c38:	andlt	r5, r3, r0, lsl #27
    1c3c:	blhi	13cf38 <connect@plt+0x13c0f8>
    1c40:	svchi	0x00f0e8bd
    1c44:			; <UNDEFINED> instruction: 0x46394632
    1c48:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    1c4c:			; <UNDEFINED> instruction: 0xf7ff200a
    1c50:	stmib	sp, {r1, r3, r4, r6, r7, fp, sp, lr, pc}^
    1c54:	strls	r5, [r0, #-1281]	; 0xfffffaff
    1c58:	stcls	6, cr4, [r7, #-288]	; 0xfffffee0
    1c5c:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    1c60:			; <UNDEFINED> instruction: 0x462a211c
    1c64:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c68:	strtmi	r7, [r8], -sl, lsr #16
    1c6c:	bcs	14300 <connect@plt+0x134c0>
    1c70:	ldrtmi	fp, [r0], -r8, lsl #30
    1c74:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    1c78:	andcs	r4, r1, r2, lsl #12
    1c7c:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c80:	blls	2bb76c <connect@plt+0x2ba92c>
    1c84:	ldmdavs	r9, {r1, r3, sp}
    1c88:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c8c:	ldmdacc	r0, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1c90:	mvnvc	pc, #82837504	; 0x4f00000
    1c94:			; <UNDEFINED> instruction: 0xf67f4298
    1c98:			; <UNDEFINED> instruction: 0xf64faa01
    1c9c:	andls	r7, r0, #-268435441	; 0xf000000f
    1ca0:	tstcs	r0, #618496	; 0x97000
    1ca4:	andcs	r2, r1, r0, lsl #2
    1ca8:			; <UNDEFINED> instruction: 0xf7fe447a
    1cac:	qsub8mi	lr, sl, ip
    1cb0:	andcs	r2, sl, r2, lsl #2
    1cb4:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cb8:	vmull.p8	<illegal reg q8.5>, d0, d4
    1cbc:			; <UNDEFINED> instruction: 0xf8db80bc
    1cc0:	mvnlt	r3, r8, ror #4
    1cc4:	movwls	r4, #17944	; 0x4618
    1cc8:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ccc:	andscs	r9, r9, #4, 22	; 0x1000
    1cd0:	andcc	r2, r1, r1, lsl #2
    1cd4:	strtmi	r9, [r0], -r0
    1cd8:	svc	0x007ef7fe
    1cdc:	tstle	lr, r1
    1ce0:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ce4:	andcs	r4, r5, #2211840	; 0x21c000
    1ce8:			; <UNDEFINED> instruction: 0xf8d04479
    1cec:	strtmi	r8, [r8], -r0
    1cf0:	svc	0x00b4f7fe
    1cf4:	strmi	r4, [r2], -r1, asr #12
    1cf8:			; <UNDEFINED> instruction: 0xf7fe4628
    1cfc:	stmibmi	r2, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1d00:	stmmi	r2, {r0, r2, r3, r4, r8, sl, fp, sp, pc}
    1d04:	stmdami	r1, {r6, r9, ip, sp, lr, pc}
    1d08:			; <UNDEFINED> instruction: 0xf8a54479
    1d0c:	ldrbtmi	r8, [r8], #-0
    1d10:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d14:	cmplt	r8, r2, lsl #13
    1d18:			; <UNDEFINED> instruction: 0x462a497d
    1d1c:			; <UNDEFINED> instruction: 0xf7fe4479
    1d20:	stmdacs	r1, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1d24:	svclt	0x00184650
    1d28:	andhi	pc, r0, r5, lsr #17
    1d2c:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d30:	ldrtmi	r8, [r1], -fp, lsr #16
    1d34:			; <UNDEFINED> instruction: 0x4620221c
    1d38:			; <UNDEFINED> instruction: 0xf8abba5b
    1d3c:			; <UNDEFINED> instruction: 0xf7ff324a
    1d40:	andcc	lr, r1, r0, lsl #17
    1d44:	mcrge	0, 7, sp, cr6, cr5, {2}
    1d48:	strtmi	r4, [r0], -sl, lsr #12
    1d4c:			; <UNDEFINED> instruction: 0x4631231c
    1d50:			; <UNDEFINED> instruction: 0xf7ff602b
    1d54:	andcc	lr, r1, sl, lsr r8
    1d58:	strtmi	sp, [r0], -r3, asr #32
    1d5c:			; <UNDEFINED> instruction: 0xf8ab2300
    1d60:			; <UNDEFINED> instruction: 0xf7ff322e
    1d64:			; <UNDEFINED> instruction: 0xf7ffe868
    1d68:	andcs	fp, r1, #36864	; 0x9000
    1d6c:	blls	126d74 <connect@plt+0x125f34>
    1d70:			; <UNDEFINED> instruction: 0xf8db4611
    1d74:			; <UNDEFINED> instruction: 0xf7fe0200
    1d78:			; <UNDEFINED> instruction: 0xf7ffef30
    1d7c:			; <UNDEFINED> instruction: 0x2104b9b4
    1d80:	tstls	r0, r4, lsl #22
    1d84:			; <UNDEFINED> instruction: 0xf8db2205
    1d88:	tstcs	r1, r4, lsl #4
    1d8c:	svc	0x0024f7fe
    1d90:	ldmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d94:	strls	r2, [r0], #-513	; 0xfffffdff
    1d98:	ldrmi	r9, [r1], -r4, lsl #22
    1d9c:	andeq	pc, r4, #14352384	; 0xdb0000
    1da0:	svc	0x001af7fe
    1da4:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1da8:	blls	10a5c0 <connect@plt+0x109780>
    1dac:	mrscs	r9, R9_usr
    1db0:	andeq	pc, r0, #14352384	; 0xdb0000
    1db4:			; <UNDEFINED> instruction: 0xf7fe2205
    1db8:			; <UNDEFINED> instruction: 0xf7ffef10
    1dbc:	blmi	157042c <connect@plt+0x156f5ec>
    1dc0:	ldmdbmi	r5, {r0, r2, r9, sp}^
    1dc4:	ldmpl	fp!, {sp}^
    1dc8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1dcc:	svc	0x0046f7fe
    1dd0:	strmi	r2, [r2], -r1, lsl #2
    1dd4:			; <UNDEFINED> instruction: 0xf7fe4620
    1dd8:			; <UNDEFINED> instruction: 0xf7ffefc8
    1ddc:			; <UNDEFINED> instruction: 0xf000b998
    1de0:			; <UNDEFINED> instruction: 0xf7fef943
    1de4:	bmi	137dc74 <connect@plt+0x137ce34>
    1de8:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1dec:			; <UNDEFINED> instruction: 0xf7fe2001
    1df0:			; <UNDEFINED> instruction: 0xf7feef5a
    1df4:	bmi	12bdc64 <connect@plt+0x12bce24>
    1df8:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1dfc:			; <UNDEFINED> instruction: 0xf7fe2001
    1e00:			; <UNDEFINED> instruction: 0xf7feef52
    1e04:	bmi	11fdc54 <connect@plt+0x11fce14>
    1e08:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1e0c:	rscscc	pc, pc, pc, asr #32
    1e10:	svc	0x0048f7fe
    1e14:	svc	0x0088f7fe
    1e18:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
    1e1c:			; <UNDEFINED> instruction: 0xf04f6801
    1e20:			; <UNDEFINED> instruction: 0xf7fe30ff
    1e24:			; <UNDEFINED> instruction: 0xf7feef40
    1e28:	bmi	103dc30 <connect@plt+0x103cdf0>
    1e2c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1e30:			; <UNDEFINED> instruction: 0xf7fe4630
    1e34:			; <UNDEFINED> instruction: 0xf7feef38
    1e38:	bmi	f7dc20 <connect@plt+0xf7cde0>
    1e3c:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1e40:			; <UNDEFINED> instruction: 0xf7fe2001
    1e44:			; <UNDEFINED> instruction: 0xf7feef30
    1e48:			; <UNDEFINED> instruction: 0xf7feef16
    1e4c:	bmi	e7dc0c <connect@plt+0xe7cdcc>
    1e50:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1e54:			; <UNDEFINED> instruction: 0xf7fe2001
    1e58:			; <UNDEFINED> instruction: 0xf854ef26
    1e5c:	movwls	r3, #16424	; 0x4028
    1e60:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    1e64:			; <UNDEFINED> instruction: 0x46294a34
    1e68:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    1e6c:	andcs	r9, r1, r0
    1e70:	svc	0x0018f7fe
    1e74:	svc	0x0058f7fe
    1e78:	ldrbtmi	r4, [sl], #-2608	; 0xfffff5d0
    1e7c:	andcs	r6, r1, r1, lsl #16
    1e80:	svc	0x0010f7fe
    1e84:	svc	0x0050f7fe
    1e88:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    1e8c:	andcs	r6, r1, r1, lsl #16
    1e90:	svc	0x0008f7fe
    1e94:	svc	0x0048f7fe
    1e98:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    1e9c:	andcs	r6, r1, r1, lsl #16
    1ea0:	svc	0x0000f7fe
    1ea4:	andcs	r4, r5, #40, 18	; 0xa0000
    1ea8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1eac:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    1eb0:	rsbcc	pc, r4, #14352384	; 0xdb0000
    1eb4:	strmi	r4, [r2], -r1, lsr #12
    1eb8:			; <UNDEFINED> instruction: 0xf7fe2001
    1ebc:			; <UNDEFINED> instruction: 0xf7feeef4
    1ec0:	bmi	8bdb98 <connect@plt+0x8bcd58>
    1ec4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1ec8:			; <UNDEFINED> instruction: 0xf7fe2006
    1ecc:			; <UNDEFINED> instruction: 0xf7feeeec
    1ed0:	bmi	7fdb88 <connect@plt+0x7fcd48>
    1ed4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1ed8:			; <UNDEFINED> instruction: 0xf7fe2005
    1edc:			; <UNDEFINED> instruction: 0xf7feeee4
    1ee0:	bmi	73db78 <connect@plt+0x73cd38>
    1ee4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1ee8:			; <UNDEFINED> instruction: 0xf7fe2001
    1eec:	svclt	0x0000eedc
    1ef0:	andeq	r0, r0, r2, ror #26
    1ef4:	andeq	r1, r1, r0, asr #5
    1ef8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1efc:	andeq	r0, r0, lr, ror ip
    1f00:	andeq	r0, r0, ip, asr #16
    1f04:	andeq	r0, r0, ip, ror r8
    1f08:	muleq	r0, r8, r9
    1f0c:	andeq	r0, r0, r6, ror r8
    1f10:	muleq	r0, r8, r8
    1f14:	strdeq	r0, [r0], -r8
    1f18:	andeq	r0, r0, r0, asr r7
    1f1c:	ldrdeq	r0, [r0], -r8
    1f20:	andeq	r0, r0, r0, asr #15
    1f24:	andeq	r0, r0, ip, lsr r6
    1f28:	andeq	r0, r0, r2, lsr #12
    1f2c:	andeq	r0, r0, r4, lsl #12
    1f30:	andeq	r0, r0, r4, lsl r7
    1f34:	andeq	r0, r0, ip, lsl #13
    1f38:	andeq	r0, r0, sl, ror #12
    1f3c:	ldrdeq	r0, [r0], -r6
    1f40:	andeq	r0, r0, r6, ror #14
    1f44:	andeq	r0, r0, r2, asr #14
    1f48:	andeq	r0, r0, r2, lsr #14
    1f4c:	muleq	r0, r4, r6
    1f50:	andeq	r0, r0, r8, ror r6
    1f54:	strdeq	r0, [r0], -r8
    1f58:	bleq	3e09c <connect@plt+0x3d25c>
    1f5c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1f60:	strbtmi	fp, [sl], -r2, lsl #24
    1f64:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1f68:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1f6c:	ldrmi	sl, [sl], #776	; 0x308
    1f70:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1f74:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1f78:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1f7c:			; <UNDEFINED> instruction: 0xf85a4b06
    1f80:	stmdami	r6, {r0, r1, ip, sp}
    1f84:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1f88:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    1f8c:	svc	0x004cf7fe
    1f90:	andeq	r0, r1, r8, asr pc
    1f94:	andeq	r0, r0, r4, ror #1
    1f98:	andeq	r0, r0, r4, lsl #2
    1f9c:	andeq	r0, r0, ip, lsl #2
    1fa0:	ldr	r3, [pc, #20]	; 1fbc <connect@plt+0x117c>
    1fa4:	ldr	r2, [pc, #20]	; 1fc0 <connect@plt+0x1180>
    1fa8:	add	r3, pc, r3
    1fac:	ldr	r2, [r3, r2]
    1fb0:	cmp	r2, #0
    1fb4:	bxeq	lr
    1fb8:	b	cd4 <__gmon_start__@plt>
    1fbc:	andeq	r0, r1, r8, lsr pc
    1fc0:	andeq	r0, r0, r0, lsl #2
    1fc4:	blmi	1d3fe4 <connect@plt+0x1d31a4>
    1fc8:	bmi	1d31b0 <connect@plt+0x1d2370>
    1fcc:	addmi	r4, r3, #2063597568	; 0x7b000000
    1fd0:	andle	r4, r3, sl, ror r4
    1fd4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1fd8:	ldrmi	fp, [r8, -r3, lsl #2]
    1fdc:	svclt	0x00004770
    1fe0:	andeq	r1, r1, ip, lsr r0
    1fe4:	andeq	r1, r1, r8, lsr r0
    1fe8:	andeq	r0, r1, r4, lsl pc
    1fec:	andeq	r0, r0, ip, ror #1
    1ff0:	stmdbmi	r9, {r3, fp, lr}
    1ff4:	bmi	2531dc <connect@plt+0x25239c>
    1ff8:	bne	2531e4 <connect@plt+0x2523a4>
    1ffc:	svceq	0x00cb447a
    2000:			; <UNDEFINED> instruction: 0x01a1eb03
    2004:	andle	r1, r3, r9, asr #32
    2008:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    200c:	ldrmi	fp, [r8, -r3, lsl #2]
    2010:	svclt	0x00004770
    2014:	andeq	r1, r1, r0, lsl r0
    2018:	andeq	r1, r1, ip
    201c:	andeq	r0, r1, r8, ror #29
    2020:	andeq	r0, r0, r0, lsl r1
    2024:	blmi	2af44c <connect@plt+0x2ae60c>
    2028:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    202c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2030:	blmi	2705e4 <connect@plt+0x26f7a4>
    2034:	ldrdlt	r5, [r3, -r3]!
    2038:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    203c:			; <UNDEFINED> instruction: 0xf7fe6818
    2040:			; <UNDEFINED> instruction: 0xf7ffedc0
    2044:	blmi	1c1f48 <connect@plt+0x1c1108>
    2048:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    204c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2050:	ldrdeq	r0, [r1], -sl
    2054:			; <UNDEFINED> instruction: 0x00010eb8
    2058:	andeq	r0, r0, r8, ror #1
    205c:	andeq	r0, r1, r6, asr #31
    2060:			; <UNDEFINED> instruction: 0x00010fba
    2064:	svclt	0x0000e7c4
    2068:	andcs	fp, r5, #8, 10	; 0x2000000
    206c:	andcs	r4, r0, r8, lsl #22
    2070:	ldrbtmi	r4, [fp], #-3080	; 0xfffff3f8
    2074:	ldmdbpl	fp, {r3, r8, fp, lr}
    2078:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    207c:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2080:	strmi	r2, [r2], -r1, lsl #2
    2084:			; <UNDEFINED> instruction: 0xf7fe4620
    2088:	andcs	lr, r1, r0, ror lr
    208c:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2090:	andeq	r0, r1, r2, ror lr
    2094:	strdeq	r0, [r0], -r8
    2098:	ldrdeq	r0, [r0], -ip
    209c:			; <UNDEFINED> instruction: 0x4604b570
    20a0:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    20a4:	strtmi	r4, [r0], -r6, lsl #12
    20a8:	ldc	7, cr15, [sl, #1016]!	; 0x3f8
    20ac:	strtmi	r4, [r0], -r5, lsl #12
    20b0:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    20b4:	ldmdblt	r5, {r2, r9, sl, lr}^
    20b8:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    20bc:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    20c0:	stccc	8, cr6, [r9], {4}
    20c4:			; <UNDEFINED> instruction: 0xf04fbf18
    20c8:			; <UNDEFINED> instruction: 0x462034ff
    20cc:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    20d0:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    20d4:	blcs	81c0e8 <connect@plt+0x81b2a8>
    20d8:	andvs	sp, r4, r3
    20dc:	ldrbtcc	pc, [pc], #79	; 20e4 <connect@plt+0x12a4>	; <UNPREDICTABLE>
    20e0:			; <UNDEFINED> instruction: 0xf04fe7f3
    20e4:	udf	#847	; 0x34f
    20e8:	cfldr32mi	mvfx11, [r1], {16}
    20ec:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    20f0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    20f4:			; <UNDEFINED> instruction: 0xffd2f7ff
    20f8:			; <UNDEFINED> instruction: 0xf7feb120
    20fc:	stmdavs	r1, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    2100:	tstle	r6, r0, lsr #18
    2104:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
    2108:			; <UNDEFINED> instruction: 0xf7ff6818
    210c:	ldmdblt	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2110:	teqlt	r9, r0, lsl sp
    2114:	andcs	r4, r0, r9, lsl #20
    2118:			; <UNDEFINED> instruction: 0xf7fe447a
    211c:	andcs	lr, r1, r4, asr #27
    2120:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    2124:	strmi	r4, [r8], -r6, lsl #20
    2128:			; <UNDEFINED> instruction: 0xf7fe447a
    212c:			; <UNDEFINED> instruction: 0xe7f6edbc
    2130:	strdeq	r0, [r1], -r6
    2134:	andeq	r0, r0, r8, lsl #2
    2138:	strdeq	r0, [r0], -r8
    213c:	andeq	r0, r0, ip, lsl #16
    2140:	strdeq	r0, [r0], -ip
    2144:	mvnsmi	lr, #737280	; 0xb4000
    2148:	bmi	9939a8 <connect@plt+0x992b68>
    214c:	blmi	9939d0 <connect@plt+0x992b90>
    2150:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    2154:	strmi	r4, [r8], r4, lsl #12
    2158:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    215c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2160:			; <UNDEFINED> instruction: 0xf04f9305
    2164:			; <UNDEFINED> instruction: 0xf8cd0300
    2168:			; <UNDEFINED> instruction: 0xf7fe9010
    216c:			; <UNDEFINED> instruction: 0x4621edde
    2170:	andls	pc, r0, r0, asr #17
    2174:	stmdavc	r1!, {r2, r3, r4, r8, r9, ip, sp, pc}
    2178:	stmdbge	r4, {r0, r3, r8, r9, ip, sp, pc}
    217c:	andcs	r4, sl, #5242880	; 0x500000
    2180:			; <UNDEFINED> instruction: 0xf7fe4620
    2184:	stmdavs	r9!, {r2, r5, r8, sl, fp, sp, lr, pc}
    2188:	blls	1308b4 <connect@plt+0x12fa74>
    218c:	andsle	r4, r6, r3, lsr #5
    2190:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
    2194:	adcsmi	fp, r8, #2539520	; 0x26c000
    2198:	movwcs	fp, #4052	; 0xfd4
    219c:	adcsmi	r2, r0, #67108864	; 0x4000000
    21a0:			; <UNDEFINED> instruction: 0xf043bfb8
    21a4:	ldmiblt	fp, {r0, r8, r9}
    21a8:	blmi	3d49f0 <connect@plt+0x3d3bb0>
    21ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    21b0:	blls	15c220 <connect@plt+0x15b3e0>
    21b4:	qaddle	r4, sl, r9
    21b8:	pop	{r0, r1, r2, ip, sp, pc}
    21bc:	bmi	323184 <connect@plt+0x322344>
    21c0:	andcs	r4, r1, r3, asr #12
    21c4:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    21c8:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    21cc:	ldcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    21d0:	strbmi	r4, [r3], -r8, lsl #20
    21d4:	andcs	r2, r1, r0, lsl #2
    21d8:	smlsdxls	r2, sl, r4, r4
    21dc:	strls	r9, [r0], #-1537	; 0xfffff9ff
    21e0:	stcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    21e4:	muleq	r1, r2, sp
    21e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    21ec:	andeq	r0, r1, r8, lsr sp
    21f0:	muleq	r0, r6, r7
    21f4:	andeq	r0, r0, r8, asr r7
    21f8:	mvnsmi	lr, #737280	; 0xb4000
    21fc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2200:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2204:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2208:	stcl	7, cr15, [sl], {254}	; 0xfe
    220c:	blne	1d93408 <connect@plt+0x1d925c8>
    2210:	strhle	r1, [sl], -r6
    2214:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2218:	svccc	0x0004f855
    221c:	strbmi	r3, [sl], -r1, lsl #8
    2220:	ldrtmi	r4, [r8], -r1, asr #12
    2224:	adcmi	r4, r6, #152, 14	; 0x2600000
    2228:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    222c:	svclt	0x000083f8
    2230:	andeq	r0, r1, sl, asr #23
    2234:	andeq	r0, r1, r0, asr #23
    2238:	svclt	0x00004770
    223c:	tstcs	r0, r2, lsl #22
    2240:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2244:	ldcllt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2248:	andeq	r0, r1, r0, asr #27

Disassembly of section .fini:

0000224c <.fini>:
    224c:	push	{r3, lr}
    2250:	pop	{r3, pc}
