
*** Running vivado
    with args -log juego.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source juego.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source juego.tcl -notrace
Command: synth_design -top juego -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 334.441 ; gain = 94.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'juego' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:33]
WARNING: [Synth 8-614] signal 'clk100hz' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:113]
INFO: [Synth 8-3491] module 'vga_ctrl_640x480_60Hz' declared at 'C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:71' bound to instance 'vgacontroller' of component 'vga_ctrl_640x480_60hz' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:124]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl_640x480_60Hz' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl_640x480_60Hz' (1#1) [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:85]
INFO: [Synth 8-3491] module 'states_machine' declared at 'C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:36' bound to instance 'states_machine1' of component 'states_machine' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:138]
INFO: [Synth 8-638] synthesizing module 'states_machine' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:50]
WARNING: [Synth 8-614] signal 'vcount' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:81]
WARNING: [Synth 8-614] signal 'data11' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:81]
WARNING: [Synth 8-614] signal 'data12' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:81]
WARNING: [Synth 8-614] signal 'data13' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'states_machine' (2#1) [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:50]
INFO: [Synth 8-3491] module 'display_34' declared at 'C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:37' bound to instance 'display' of component 'display_34' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:151]
INFO: [Synth 8-638] synthesizing module 'display_34' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:56]
	Parameter lw bound to: 10 - type: integer 
	Parameter dl bound to: 50 - type: integer 
	Parameter dh bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'segment_decoder_34' declared at 'C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/segment_decoder_34.vhd:34' bound to instance 'decodificador' of component 'segment_decoder_34' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:76]
INFO: [Synth 8-638] synthesizing module 'segment_decoder_34' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/segment_decoder_34.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder_34' (3#1) [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/segment_decoder_34.vhd:41]
WARNING: [Synth 8-614] signal 'posx' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
WARNING: [Synth 8-614] signal 'posy' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
WARNING: [Synth 8-614] signal 'segments' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
WARNING: [Synth 8-614] signal 'vcount' is read in the process but is not in the sensitivity list [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'display_34' (4#1) [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'juego' (5#1) [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:33]
WARNING: [Synth 8-3917] design juego has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design states_machine has unconnected port clk
WARNING: [Synth 8-3331] design states_machine has unconnected port rst
WARNING: [Synth 8-3331] design juego has unconnected port moneda
WARNING: [Synth 8-3331] design juego has unconnected port mult
WARNING: [Synth 8-3331] design juego has unconnected port start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 375.523 ; gain = 135.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 375.523 ; gain = 135.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Juan Carlos/Documents/Vivado/project_game/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Juan Carlos/Documents/Vivado/project_game/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Juan Carlos/Documents/Vivado/project_game/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/juego_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/juego_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 693.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 693.578 ; gain = 454.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 693.578 ; gain = 454.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 693.578 ; gain = 454.027
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hcounter_reg was removed.  [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element vcounter_reg was removed.  [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:383]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:379]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:365]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:361]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:348]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:344]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:326]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:322]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:434]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:434]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:434]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'posx_reg' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'posy_reg' [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/states_machine.vhd:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 693.578 ; gain = 454.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display_34__GB0 |           1|     17108|
|2     |display_34__GB1 |           1|      8481|
|3     |display_34__GB2 |           1|     10845|
|4     |display_34__GB3 |           1|     15463|
|5     |display_34__GB4 |           1|     12444|
|6     |juego__GC0      |           1|       992|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 11    
	   2 Input     31 Bit       Adders := 15    
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 61    
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  38 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module juego 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module segment_decoder_34 
Detailed RTL Component Info : 
+---Muxes : 
	  38 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
Module display_34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 11    
	   2 Input     31 Bit       Adders := 15    
	   3 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 61    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
	  18 Input      1 Bit        Muxes := 1     
Module vga_ctrl_640x480_60Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module states_machine 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/display_34.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element vgacontroller/blank_reg was removed.  [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element vgacontroller/hcounter_reg was removed.  [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element vgacontroller/vcounter_reg was removed.  [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/vga_ctrl_640x480_60Hz.vhd:127]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.srcs/sources_1/new/juego.vhd:103]
WARNING: [Synth 8-3917] design juego has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design juego has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design juego has unconnected port moneda
WARNING: [Synth 8-3331] design juego has unconnected port mult
WARNING: [Synth 8-3331] design juego has unconnected port start
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[0]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[1]' (LD) to 'i_5/states_machine1/posy_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[2]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[3]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[4]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[5]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[6]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_5/\states_machine1/posy_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[8]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[9]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[10]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[11]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[12]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[13]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[14]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[15]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[16]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[17]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[18]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[19]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[20]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[21]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[22]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[23]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[24]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[25]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[26]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[27]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[28]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[29]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posy_reg[30]' (LD) to 'i_5/states_machine1/posy_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\states_machine1/posy_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[0]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_5/\states_machine1/posx_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[2]' (LD) to 'i_5/states_machine1/posx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[3]' (LD) to 'i_5/states_machine1/posx_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[9]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[10]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[11]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[12]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[13]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[14]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[15]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[16]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[17]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[18]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[19]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[20]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[21]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[22]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[23]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[24]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[25]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[26]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[27]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[28]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[29]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[30]' (LD) to 'i_5/states_machine1/posx_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\states_machine1/posx_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/value_reg[0]' (LD) to 'i_5/states_machine1/value_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/value_reg[1]' (LD) to 'i_5/states_machine1/value_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/value_reg[2]' (LD) to 'i_5/states_machine1/value_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/value_reg[3]' (LD) to 'i_5/states_machine1/value_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/value_reg[4]' (LD) to 'i_5/states_machine1/value_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/value_reg[5]' (LD) to 'i_5/states_machine1/value_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\states_machine1/value_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[0]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[1]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[2]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[3]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[4]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[5]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[6]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[8]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[9]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_5/vgacontroller/rgb_out_reg[10]' (FDR) to 'i_5/vgacontroller/rgb_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_5/states_machine1/posx_reg[7]' (LD) to 'i_5/states_machine1/value_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 693.578 ; gain = 454.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display_34__GB0 |           1|       161|
|2     |display_34__GB2 |           1|      3023|
|3     |display_34__GB3 |           1|      7292|
|4     |display_34__GB4 |           1|      4660|
|5     |juego__GC0      |           1|       278|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 693.578 ; gain = 454.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 693.578 ; gain = 454.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |display_34__GB0 |           1|       161|
|2     |display_34__GB2 |           1|      3023|
|3     |display_34__GB3 |           1|      7292|
|4     |display_34__GB4 |           1|      3352|
|5     |juego__GC0      |           1|       278|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1883|
|3     |LUT1   |   254|
|4     |LUT2   |   585|
|5     |LUT3   |  3881|
|6     |LUT4   |  1841|
|7     |LUT5   |   480|
|8     |LUT6   |    87|
|9     |FDRE   |    62|
|10    |LD     |     5|
|11    |IBUF   |     2|
|12    |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------+------+
|      |Instance          |Module                |Cells |
+------+------------------+----------------------+------+
|1     |top               |                      |  9111|
|2     |  display         |display_34            |  7981|
|3     |  states_machine1 |states_machine        |   241|
|4     |  vgacontroller   |vga_ctrl_640x480_60Hz |   740|
+------+------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 730.176 ; gain = 490.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 730.176 ; gain = 172.570
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 730.176 ; gain = 490.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'juego' is not ideal for floorplanning, since the cellview 'display_34' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 730.176 ; gain = 492.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/Juan Carlos/Documents/Vivado/project_game/project_game.runs/synth_1/juego.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file juego_utilization_synth.rpt -pb display_34_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 730.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 17:42:14 2017...
