-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Sat Feb 29 17:58:24 2020
-- Host        : jonathan-System-Product-Name running 64-bit Ubuntu 18.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top CNNA_BD_axi_dma_W_0 -prefix
--               CNNA_BD_axi_dma_W_0_ CNNA_BD_axi_dma_X_0_sim_netlist.vhdl
-- Design      : CNNA_BD_axi_dma_X_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 59 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_fifo;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_fifo is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
begin
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(32),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(33),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(34),
      Q => Q(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(35),
      Q => Q(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(36),
      Q => Q(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(37),
      Q => Q(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(38),
      Q => Q(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(39),
      Q => Q(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(40),
      Q => Q(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(41),
      Q => Q(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(42),
      Q => Q(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(43),
      Q => Q(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(44),
      Q => Q(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(45),
      Q => Q(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(46),
      Q => Q(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(47),
      Q => Q(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(48),
      Q => Q(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(49),
      Q => Q(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(50),
      Q => Q(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(51),
      Q => Q(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(52),
      Q => Q(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(53),
      Q => Q(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(54),
      Q => Q(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(55),
      Q => Q(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(56),
      Q => Q(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(57),
      Q => Q(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(58),
      Q => Q(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(59),
      Q => Q(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^s_axis_mm2s_cmd_tready\,
      I1 => p_4_out,
      I2 => p_0_out,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^s_axis_mm2s_cmd_tready\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata_int : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of mm2s_decerr_i_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of mm2s_interr_i_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair126";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      Q => m_axis_mm2s_sts_tdata_int(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      Q => m_axis_mm2s_sts_tdata_int(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      Q => m_axis_mm2s_sts_tdata_int(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => p_2_out,
      I2 => \^sig_init_done_0\,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I4 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => p_2_out,
      I4 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
mm2s_decerr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_5_out,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_mm2s_sts_tdata_int(5),
      O => mm2s_decerr_i
    );
mm2s_interr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_5_out,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_mm2s_sts_tdata_int(4),
      O => mm2s_interr_i
    );
mm2s_slverr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_5_out,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_mm2s_sts_tdata_int(6),
      O => mm2s_slverr_i
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_dre is
  port (
    sig_dre2skid_wvalid : out STD_LOGIC;
    sig_dre2skid_wlast : out STD_LOGIC;
    sig_flush_db1 : out STD_LOGIC;
    sig_pop_data_fifo : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    sig_dre2skid_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\ : out STD_LOGIC_VECTOR ( 127 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    empty : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 143 downto 0 );
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_7_out : in STD_LOGIC;
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0\ : in STD_LOGIC;
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0\ : in STD_LOGIC;
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0\ : in STD_LOGIC;
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0\ : in STD_LOGIC;
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_1\ : in STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\ : in STD_LOGIC;
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_dre;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_dre is
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__2_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__2_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\ : STD_LOGIC;
  signal \^include_dre_cntl.sig_dre_use_autodest_reg_reg\ : STD_LOGIC;
  signal p_0_in103_in : STD_LOGIC;
  signal p_0_in107_in : STD_LOGIC;
  signal p_0_in111_in : STD_LOGIC;
  signal p_0_in119_in : STD_LOGIC;
  signal p_0_in123_in : STD_LOGIC;
  signal p_0_in127_in : STD_LOGIC;
  signal p_0_in139_in : STD_LOGIC;
  signal p_0_in143_in : STD_LOGIC;
  signal p_0_in147_in : STD_LOGIC;
  signal p_0_in151_in : STD_LOGIC;
  signal p_0_in155_in : STD_LOGIC;
  signal p_0_in159_in : STD_LOGIC;
  signal p_0_in163_in : STD_LOGIC;
  signal p_0_in167_in : STD_LOGIC;
  signal p_0_in171_in : STD_LOGIC;
  signal p_0_in55_in : STD_LOGIC;
  signal p_0_in59_in : STD_LOGIC;
  signal p_0_in63_in : STD_LOGIC;
  signal p_0_in67_in : STD_LOGIC;
  signal p_0_in71_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_0_in79_in : STD_LOGIC;
  signal p_0_in83_in : STD_LOGIC;
  signal p_0_in87_in : STD_LOGIC;
  signal p_0_in91_in : STD_LOGIC;
  signal p_0_in95_in : STD_LOGIC;
  signal p_0_in99_in : STD_LOGIC;
  signal p_100_out : STD_LOGIC;
  signal p_104_out : STD_LOGIC;
  signal p_108_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_120_out : STD_LOGIC;
  signal p_124_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC;
  signal p_132_out : STD_LOGIC;
  signal p_136_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_148_out : STD_LOGIC;
  signal p_152_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC;
  signal p_160_out : STD_LOGIC;
  signal p_164_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_49_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_61_out : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC;
  signal p_68_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC;
  signal p_76_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_92_out : STD_LOGIC;
  signal p_96_out : STD_LOGIC;
  signal s_case_i_128 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sig_advance_pipe_data238_out : STD_LOGIC;
  signal \sig_delay_mux_bus[0]_26\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[11]_1\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \sig_delay_mux_bus[12]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[1]_6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[2]_10\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[3]_5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[4]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[5]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[6]_9\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[7]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[8]_8\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^sig_dre2skid_wlast\ : STD_LOGIC;
  signal \^sig_dre2skid_wstrb\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sig_dre2skid_wvalid\ : STD_LOGIC;
  signal sig_dre_tvalid_i0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_10_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_11_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_12_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_13_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_14_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_15_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_16_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_17_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_18_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_19_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_1_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_20_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_21_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_22_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_23_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_24_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_25_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_26_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_27_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_28_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_29_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_30_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_31_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_4_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_5_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_6_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_7_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_8_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_9_n_0 : STD_LOGIC;
  signal sig_enable_input_rdy : STD_LOGIC;
  signal \sig_final_mux_bus[0]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[10]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[11]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[12]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[13]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[14]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[1]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[3]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[4]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[5]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[6]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[7]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[8]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[9]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_final_mux_has_tlast : STD_LOGIC;
  signal \^sig_flush_db1\ : STD_LOGIC;
  signal sig_flush_db1_i_1_n_0 : STD_LOGIC;
  signal sig_flush_db2 : STD_LOGIC;
  signal sig_flush_db2_i_1_n_0 : STD_LOGIC;
  signal \sig_pass_mux_bus[15]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_pop_data_fifo\ : STD_LOGIC;
  signal sig_shift_case_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_tlast_out_i_10_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_2_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_3_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_4_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_5_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_6_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_7_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_8_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7\ : label is "soft_lutpair29";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]";
  attribute ORIG_CELL_NAME of \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1\ : label is "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_17 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_25 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of sig_dre_tvalid_i_i_4 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sig_flush_db2_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of sig_tlast_out_i_10 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of sig_tlast_out_i_6 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of sig_tlast_out_i_9 : label is "soft_lutpair30";
begin
  \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0\ <= \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\;
  \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ <= \^include_dre_cntl.sig_dre_use_autodest_reg_reg\;
  sig_dre2skid_wlast <= \^sig_dre2skid_wlast\;
  sig_dre2skid_wstrb(15 downto 0) <= \^sig_dre2skid_wstrb\(15 downto 0);
  sig_dre2skid_wvalid <= \^sig_dre2skid_wvalid\;
  sig_flush_db1 <= \^sig_flush_db1\;
  sig_pop_data_fifo <= \^sig_pop_data_fifo\;
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0\,
      O => \sig_delay_mux_bus[0]_26\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0\,
      O => p_0_in171_in
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in171_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in171_in,
      O => p_172_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0\,
      O => \sig_delay_mux_bus[0]_26\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(0),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(1),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(2),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(3),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(4),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(5),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(6),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(7),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => p_0_in171_in,
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(8),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_172_out,
      D => \sig_delay_mux_bus[0]_26\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(9),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A0F000C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_4_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_4_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A0F000C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_3_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A0F000C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_3_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBA0000FFFFFFFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0\,
      I4 => sig_advance_pipe_data238_out,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44450000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0\,
      I4 => sig_advance_pipe_data238_out,
      O => p_132_out
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AFC00000A0C0000"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      O => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_5_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(0),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(1),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(2),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(3),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(4),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(5),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(6),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(7),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(8),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_132_out,
      D => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0\,
      Q => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(9),
      R => \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445444444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0F0A000C000A00"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445444444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F0C000A000C00"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055555555"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0\,
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F0F5FFF3FFF5FF"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000FF00100000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0\,
      O => \sig_delay_mux_bus[11]_1\(3)
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200FF00020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0\,
      O => \sig_delay_mux_bus[11]_1\(4)
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F800F800F8"
    )
        port map (
      I0 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      O => \sig_delay_mux_bus[11]_1\(5)
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_3_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_4_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445444444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200FF00020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0\,
      O => \sig_delay_mux_bus[11]_1\(7)
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0\,
      O => p_0_in127_in
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in127_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in127_in,
      O => p_128_out
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445444444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0F0A000C000A00"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      O => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1_n_0\,
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(0),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1_n_0\,
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(1),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1_n_0\,
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(2),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \sig_delay_mux_bus[11]_1\(3),
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(3),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \sig_delay_mux_bus[11]_1\(4),
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(4),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \sig_delay_mux_bus[11]_1\(5),
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(5),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1_n_0\,
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(6),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \sig_delay_mux_bus[11]_1\(7),
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(7),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => p_0_in127_in,
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(8),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_128_out,
      D => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0\,
      Q => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(9),
      R => \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(0)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(1)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(2)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(3)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(4)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(5)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(6)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(7)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => p_0_in123_in
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in123_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in123_in,
      O => p_124_out
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \sig_delay_mux_bus[12]_0\(9)
    );
\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(0),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(0),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(1),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(1),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(2),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(2),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(3),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(3),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(4),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(4),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(5),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(5),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(6),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(6),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(7),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(7),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => p_0_in123_in,
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(8),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_124_out,
      D => \sig_delay_mux_bus[12]_0\(9),
      Q => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(9),
      R => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003808"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003808"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003808"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003800000008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003800000008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003808"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000CA0"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => p_0_in119_in
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in119_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220020000200000"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I5 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      O => p_120_out
    );
\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003800000008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      O => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(0),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(1),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(2),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(3),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(4),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(5),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(6),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(7),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => p_0_in119_in,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(8),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_120_out,
      D => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0\,
      Q => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(9),
      R => \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I2 => sig_advance_pipe_data238_out,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => p_116_out
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(0),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(1),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(2),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(3),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(4),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(5),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(6),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(7),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => '1',
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(8),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_116_out,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      Q => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(9),
      R => \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFAAAAAEEFAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0\,
      O => \sig_delay_mux_bus[1]_6\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3300B8B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAFEFAAEAAFEAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0\,
      O => \sig_delay_mux_bus[1]_6\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFAAEEFAAAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0\,
      O => \sig_delay_mux_bus[1]_6\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3300B8B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFAAAEEAAFAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0\,
      O => \sig_delay_mux_bus[1]_6\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3300B8B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFAAAAAEEFAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0\,
      O => \sig_delay_mux_bus[1]_6\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFCFCFFF0F0F0"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0\,
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[1]_6\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFAFFAABBFAAAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0\,
      O => \sig_delay_mux_bus[1]_6\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFAAEEFAAAAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0\,
      O => \sig_delay_mux_bus[1]_6\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3300B8B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEEAAFFFAEEAA"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0\,
      O => p_0_in167_in
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in167_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in167_in,
      O => p_168_out
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAF0CCFFAAF0CC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0\,
      O => \sig_delay_mux_bus[1]_6\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0AAAACCCC"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I2 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF550F33"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(0),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(1),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(2),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(3),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(4),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(5),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(6),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(7),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => p_0_in167_in,
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(8),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_168_out,
      D => \sig_delay_mux_bus[1]_6\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(9),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFEEEEEEEFEEE"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0\,
      O => \sig_delay_mux_bus[2]_10\(0)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA000000000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFEEEEEEEFEEE"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_5_n_0\,
      O => \sig_delay_mux_bus[2]_10\(1)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA000000000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFEEEEEEEFEEE"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0\,
      O => \sig_delay_mux_bus[2]_10\(2)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA000000000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF00C00FAF00A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFEEEEEEEFEEE"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0\,
      O => \sig_delay_mux_bus[2]_10\(4)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0008000000080"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF00C00FAF00A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF00C00FAF00A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFEEEEEEEFEEE"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0\,
      O => \sig_delay_mux_bus[2]_10\(7)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFEEEEEEEFEEE"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0\,
      O => p_0_in163_in
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA000000000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in163_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in163_in,
      O => p_164_out
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFFAFEFEFAFA"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0\,
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0\,
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[2]_10\(9)
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00080000000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(0),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(0),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(1),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(1),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(2),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(2),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(3),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(3),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0\,
      O => \sig_delay_mux_bus[2]_10\(3),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(4),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(4),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(5),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(5),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0\,
      O => \sig_delay_mux_bus[2]_10\(5),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(6),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(6),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0\,
      O => \sig_delay_mux_bus[2]_10\(6),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(7),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(7),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => p_0_in163_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(8),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_164_out,
      D => \sig_delay_mux_bus[2]_10\(9),
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(9),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5D080808"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0\,
      O => \sig_delay_mux_bus[3]_5\(0)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\,
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BBFFF033BB00F0"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0\,
      O => \sig_delay_mux_bus[3]_5\(1)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3AFF3AFFF0FF30"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      O => \sig_delay_mux_bus[3]_5\(3)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00CC00F00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I3 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCEECC"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[3]_5\(5)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      I3 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I5 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202FF00"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCEECC"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => p_0_in159_in
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in159_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in159_in,
      O => p_160_out
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFF30FFB0FFB0"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0\,
      I4 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      O => \sig_delay_mux_bus[3]_5\(9)
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I4 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      O => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(0),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(0),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(1),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(1),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(2),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(2),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0\,
      O => \sig_delay_mux_bus[3]_5\(2),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(3),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(3),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(4),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(4),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0\,
      O => \sig_delay_mux_bus[3]_5\(4),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(5),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(5),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(6),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(6),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0\,
      O => \sig_delay_mux_bus[3]_5\(6),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(7),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(7),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0\,
      O => \sig_delay_mux_bus[3]_5\(7),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => p_0_in159_in,
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(8),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_160_out,
      D => \sig_delay_mux_bus[3]_5\(9),
      Q => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(9),
      R => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[4]_4\(0)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[4]_4\(1)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0CCAA00"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCEECC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[4]_4\(2)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCEECC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[4]_4\(3)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FAC00AC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\,
      O => \sig_delay_mux_bus[4]_4\(4)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[4]_4\(5)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCEECC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[4]_4\(6)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CF00A000C000A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0\,
      O => \sig_delay_mux_bus[4]_4\(7)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => p_0_in155_in
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in155_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in155_in,
      O => p_156_out
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\,
      O => \sig_delay_mux_bus[4]_4\(9)
    );
\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      I1 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      O => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(0),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(0),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(1),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(1),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(2),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(2),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(3),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(3),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(4),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(4),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(5),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(5),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(6),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(6),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(7),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(7),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => p_0_in155_in,
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(8),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_156_out,
      D => \sig_delay_mux_bus[4]_4\(9),
      Q => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(9),
      R => \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[5]_3\(0)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDDFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[5]_3\(1)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[5]_3\(2)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCEECC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[5]_3\(3)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0\,
      O => \sig_delay_mux_bus[5]_3\(4)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[5]_3\(5)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDDFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[5]_3\(6)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CFA00000C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFCEECC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[5]_3\(7)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDDFCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => p_0_in151_in
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in151_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in151_in,
      O => p_152_out
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCECCFEC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0\,
      O => \sig_delay_mux_bus[5]_3\(9)
    );
\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      I1 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      O => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(0),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(0),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(1),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(1),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(2),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(2),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(3),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(3),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(4),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(4),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(5),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(5),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(6),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(6),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(7),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(7),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => p_0_in151_in,
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(8),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_152_out,
      D => \sig_delay_mux_bus[5]_3\(9),
      Q => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(9),
      R => \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_5_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0B000800"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I5 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0\,
      O => \sig_delay_mux_bus[6]_9\(4)
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      I3 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in147_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in147_in,
      O => p_148_out
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0E000400"
    )
        port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I5 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0\,
      O => \sig_delay_mux_bus[6]_9\(9)
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0\,
      I2 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      I3 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_7_n_0\,
      I5 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      O => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_7_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(0),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(0),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0\,
      O => \sig_delay_mux_bus[6]_9\(0),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(1),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(1),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0\,
      O => \sig_delay_mux_bus[6]_9\(1),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(2),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(2),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0\,
      O => \sig_delay_mux_bus[6]_9\(2),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(3),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(3),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0\,
      O => \sig_delay_mux_bus[6]_9\(3),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(4),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(4),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(5),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(5),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0\,
      O => \sig_delay_mux_bus[6]_9\(5),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(6),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(6),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0\,
      O => \sig_delay_mux_bus[6]_9\(6),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(7),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(7),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0\,
      O => \sig_delay_mux_bus[6]_9\(7),
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => p_0_in147_in,
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(8),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0\,
      O => p_0_in147_in,
      S => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\
    );
\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_148_out,
      D => \sig_delay_mux_bus[6]_9\(9),
      Q => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(9),
      R => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCCCECECECEC"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_4_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[7]_2\(0)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_4_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0\,
      O => \sig_delay_mux_bus[7]_2\(1)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F0F8F8F8F8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[7]_2\(2)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E020C0C0E020000"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCCCECECECEC"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_delay_mux_bus[7]_2\(3)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[7]_2\(4)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F8F8F0008888"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_5_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I3 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_5_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F002F2F0F002020"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0\,
      O => \sig_delay_mux_bus[7]_2\(5)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0\,
      O => \sig_delay_mux_bus[7]_2\(6)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0F0F8F8F8F8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \sig_delay_mux_bus[7]_2\(7)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0\,
      O => p_0_in143_in
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in143_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in143_in,
      O => p_144_out
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAC00AC00AC00AC"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      O => \sig_delay_mux_bus[7]_2\(9)
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      O => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(0),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(0),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(1),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(1),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(2),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(2),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(3),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(3),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(4),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(4),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(5),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(5),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(6),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(6),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(7),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(7),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => p_0_in143_in,
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(8),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_144_out,
      D => \sig_delay_mux_bus[7]_2\(9),
      Q => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(9),
      R => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_delay_mux_bus[8]_8\(0)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(1)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(2)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(3)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(4)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(5)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(6)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(7)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => p_0_in139_in
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in139_in,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in139_in,
      O => p_140_out
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0\,
      I3 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \sig_delay_mux_bus[8]_8\(9)
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(0),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(0),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(1),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(1),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(2),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(2),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(3),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(3),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(4),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(4),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(5),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(5),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(6),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(6),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(7),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(7),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => p_0_in139_in,
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(8),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_140_out,
      D => \sig_delay_mux_bus[8]_8\(9),
      Q => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(9),
      R => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454555544444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      I3 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ACF0AC00"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004055555540"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03080008"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_4_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554055405540"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4_n_0\,
      I5 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA800A80A080008"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004055555540"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_4_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_4_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555100055555444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_4_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FAC000000AC00"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_4_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454555544444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      I3 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ACF0AC00"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540555555405540"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0\,
      I2 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0\,
      I5 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AA800A80A080008"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555004055555540"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_4_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454555544444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      I3 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F0C000A000C00"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F53F"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1_n_0\,
      I1 => sig_advance_pipe_data238_out,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1_n_0\,
      O => p_136_out
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454555544444444"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      I3 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ACF0AC00"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      O => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(0),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(1),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(2),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(3),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(4),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(5),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(6),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(7),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(8),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_136_out,
      D => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0\,
      Q => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(9),
      R => \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(128),
      O => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(128),
      O => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => dout(128),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      R => p_65_out
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      R => p_65_out
    );
\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(138),
      O => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(138),
      O => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(80),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(81),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(82),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(83),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(84),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(85),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(86),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(87),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => dout(138),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0\(0),
      Q => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      R => \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(139),
      O => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(139),
      O => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(88),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(89),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(90),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(91),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(92),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(93),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(94),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(95),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => dout(139),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0\(0),
      Q => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      R => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(140),
      O => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(140),
      O => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(96),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(97),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(98),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(99),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(100),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(101),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(102),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(103),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => dout(140),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0\(0),
      Q => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      R => \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(141),
      O => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(141),
      O => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(104),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(105),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(106),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(107),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(108),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(109),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(110),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(111),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => dout(141),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0\(0),
      Q => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      R => \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(142),
      O => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(142),
      O => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(112),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(113),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(114),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(115),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(116),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(117),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(118),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(119),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => dout(142),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0\(0),
      Q => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      R => \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(143),
      O => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(143),
      O => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(120),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(121),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(122),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(123),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(124),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(125),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(126),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(127),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => dout(143),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0\(0),
      Q => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      R => \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1_n_0\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(129),
      O => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(129),
      O => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(10),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(11),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(12),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(13),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(14),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(15),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => dout(129),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      R => p_61_out
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      R => p_61_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(130),
      O => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(130),
      O => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(16),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(17),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(18),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(19),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(20),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(21),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(22),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(23),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => dout(130),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      R => p_59_out
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      R => p_59_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(131),
      O => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(131),
      O => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(24),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(25),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(26),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(27),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(28),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(29),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(30),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(31),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => dout(131),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      R => p_57_out
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      R => p_57_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(132),
      O => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(132),
      O => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(32),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(33),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(34),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(35),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(36),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(37),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(38),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(39),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => dout(132),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      R => p_55_out
    );
\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\(0),
      Q => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      R => p_55_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(133),
      O => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(133),
      O => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(40),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(41),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(42),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(43),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(44),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(45),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(46),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(47),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => dout(133),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      R => p_53_out
    );
\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\(0),
      Q => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      R => p_53_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(134),
      O => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(134),
      O => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(48),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(49),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(50),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(51),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(52),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(53),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(54),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(55),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => dout(134),
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      R => p_51_out
    );
\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\,
      Q => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      R => p_51_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(135),
      O => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(135),
      O => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(56),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(57),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(58),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(59),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(60),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(61),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(62),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(63),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => dout(135),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      R => p_49_out
    );
\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(0),
      Q => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      R => p_49_out
    );
\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(136),
      O => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(136),
      O => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(64),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(65),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(66),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(67),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(68),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(69),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(70),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(71),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => dout(136),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0\(0),
      Q => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      R => \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDD5DDD5DDFFFF"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \^sig_flush_db1\,
      I2 => \out\,
      I3 => \^sig_dre2skid_wvalid\,
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I5 => dout(137),
      O => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_pop_data_fifo\,
      I1 => dout(137),
      O => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(72),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(73),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(74),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(75),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(76),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(77),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(78),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(79),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => dout(137),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0\,
      D => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0\(0),
      Q => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      R => \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => s_case_i_128(1)
    );
\GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__0_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__1_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__2_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2F00F0FF02DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => s_case_i_128(2)
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F0F0F000F04"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(11),
      I1 => \^sig_dre2skid_wstrb\(10),
      I2 => \^sig_dre2skid_wstrb\(15),
      I3 => \^sig_dre2skid_wstrb\(14),
      I4 => \^sig_dre2skid_wstrb\(13),
      I5 => \^sig_dre2skid_wstrb\(12),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(7),
      I1 => \^sig_dre2skid_wstrb\(8),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDFDDDFDDDD"
    )
        port map (
      I0 => p_7_out,
      I1 => \^sig_dre2skid_wstrb\(15),
      I2 => \^sig_dre2skid_wstrb\(13),
      I3 => \^sig_dre2skid_wstrb\(14),
      I4 => \^sig_dre2skid_wstrb\(12),
      I5 => \^sig_dre2skid_wstrb\(11),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A800A800A802AA"
    )
        port map (
      I0 => p_7_out,
      I1 => \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\,
      I2 => \^sig_dre2skid_wstrb\(6),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5_n_0\,
      I4 => \^sig_dre2skid_wstrb\(5),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6_n_0\,
      O => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D000DD00DD00"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8_n_0\,
      I3 => p_7_out,
      I4 => \^sig_dre2skid_wstrb\(15),
      I5 => \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1110"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(4),
      I1 => \^sig_dre2skid_wstrb\(3),
      I2 => \^sig_dre2skid_wstrb\(2),
      I3 => \^sig_dre2skid_wstrb\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF2"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(7),
      I1 => \^sig_dre2skid_wstrb\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8_n_0\,
      I3 => \^sig_dre2skid_wstrb\(9),
      I4 => \^sig_dre2skid_wstrb\(10),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0D"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(0),
      I1 => \^sig_dre2skid_wstrb\(1),
      I2 => \^sig_dre2skid_wstrb\(2),
      I3 => \^sig_dre2skid_wstrb\(3),
      I4 => \^sig_dre2skid_wstrb\(4),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(3),
      I1 => \^sig_dre2skid_wstrb\(4),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11_n_0\,
      I2 => \^sig_dre2skid_wstrb\(10),
      I3 => \^sig_dre2skid_wstrb\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8_n_0\,
      I5 => \^sig_dre2skid_wstrb\(6),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8_n_0\,
      I1 => \^sig_dre2skid_wstrb\(9),
      I2 => \^sig_dre2skid_wstrb\(10),
      I3 => \^sig_dre2skid_wstrb\(7),
      I4 => \^sig_dre2skid_wstrb\(8),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2F00F0FF02DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__0_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2F00F0FF02DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__1_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2F00F0FF02DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__2_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[2]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2F00F0FF02DD2"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000FFFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0\,
      I2 => p_8_out,
      I3 => \^sig_pop_data_fifo\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699999969666666"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6_n_0\,
      I1 => Q(3),
      I2 => \^sig_dre2skid_wstrb\(15),
      I3 => p_7_out,
      I4 => \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0\,
      O => s_case_i_128(3)
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\,
      I4 => Q(1),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F4FFFF000040F4"
    )
        port map (
      I0 => \^include_dre_cntl.sig_dre_use_autodest_reg_reg\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3_n_0\,
      I5 => Q(2),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(8),
      I1 => \^sig_dre2skid_wstrb\(7),
      I2 => \^sig_dre2skid_wstrb\(10),
      I3 => \^sig_dre2skid_wstrb\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8_n_0\,
      O => \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sig_dre2skid_wstrb\(13),
      I1 => \^sig_dre2skid_wstrb\(14),
      I2 => \^sig_dre2skid_wstrb\(15),
      I3 => \^sig_dre2skid_wstrb\(11),
      I4 => \^sig_dre2skid_wstrb\(12),
      O => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699999969666666"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6_n_0\,
      I1 => Q(3),
      I2 => \^sig_dre2skid_wstrb\(15),
      I3 => p_7_out,
      I4 => \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__0_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699999969666666"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6_n_0\,
      I1 => Q(3),
      I2 => \^sig_dre2skid_wstrb\(15),
      I3 => p_7_out,
      I4 => \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__1_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699999969666666"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6_n_0\,
      I1 => Q(3),
      I2 => \^sig_dre2skid_wstrb\(15),
      I3 => p_7_out,
      I4 => \^gen_output_reg[8].sig_output_data_reg_reg[8][8]_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0\,
      O => \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => D(0),
      Q => sig_shift_case_reg(0),
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_1\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => s_case_i_128(1),
      Q => sig_shift_case_reg(1),
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__0_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__1_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__2_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => s_case_i_128(2),
      Q => sig_shift_case_reg(2),
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__0_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__1_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__2_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => s_case_i_128(3),
      Q => sig_shift_case_reg(3),
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__0_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_48_out,
      D => \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__1_i_1_n_0\,
      Q => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      R => \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(0),
      I1 => sig_shift_case_reg(2),
      I2 => sig_shift_case_reg(3),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      O => \sig_final_mux_bus[0]_24\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      O => \sig_final_mux_bus[0]_24\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      O => \sig_final_mux_bus[0]_24\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(3),
      I1 => sig_shift_case_reg(2),
      I2 => sig_shift_case_reg(3),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      O => \sig_final_mux_bus[0]_24\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      O => \sig_final_mux_bus[0]_24\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      O => \sig_final_mux_bus[0]_24\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(6),
      I1 => sig_shift_case_reg(2),
      I2 => sig_shift_case_reg(3),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      O => \sig_final_mux_bus[0]_24\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      O => \sig_final_mux_bus[0]_24\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47000000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(8),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I3 => \out\,
      I4 => \^sig_dre2skid_wvalid\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I2 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(8),
      O => p_112_out
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      O => p_0_in111_in
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(1),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(2),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(3),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(4),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(5),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(6),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => \sig_final_mux_bus[0]_24\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(7),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_112_out,
      D => p_0_in111_in,
      Q => \^sig_dre2skid_wstrb\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => sig_shift_case_reg(3),
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0\,
      O => \sig_final_mux_bus[10]_20\(0)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(0),
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I3 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0\,
      I4 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(0),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAEAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => sig_shift_case_reg(3),
      I4 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0\,
      O => \sig_final_mux_bus[10]_20\(1)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(1),
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(1),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(2),
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      O => \sig_final_mux_bus[10]_20\(2)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\,
      I1 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0\,
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I3 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0\,
      I4 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(2),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAEAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => sig_shift_case_reg(3),
      I4 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0\,
      O => \sig_final_mux_bus[10]_20\(3)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(3),
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(3),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_5_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFFFFAEAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(4),
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      O => \sig_final_mux_bus[10]_20\(4)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I3 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0\,
      I4 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAEAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => sig_shift_case_reg(3),
      I4 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0\,
      O => \sig_final_mux_bus[10]_20\(5)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(5),
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_5_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(6),
      I2 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      I3 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \sig_final_mux_bus[10]_20\(6)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\,
      I1 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_5_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      I1 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAEAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => sig_shift_case_reg(3),
      I4 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0\,
      O => \sig_final_mux_bus[10]_20\(7)
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(7),
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in71_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in71_in,
      O => p_72_out
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEAEAEAEAE"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(8),
      I2 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      I3 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => p_0_in71_in
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F222F222F2"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I1 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(8),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC1"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(80),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(81),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(82),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(83),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(84),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(85),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(86),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => \sig_final_mux_bus[10]_20\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(87),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_72_out,
      D => p_0_in71_in,
      Q => \^sig_dre2skid_wstrb\(10),
      R => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80000FFF8FFF8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0\,
      I2 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(0),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \sig_final_mux_bus[11]_19\(0)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I5 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000FAAAAFFFC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0\,
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80000FFF8FFF8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0\,
      I2 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(1),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \sig_final_mux_bus[11]_19\(1)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I5 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFE000300FE"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAA0000AEAAAEAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(2),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \sig_final_mux_bus[11]_19\(2)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(2),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      I3 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I5 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2222222"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(3),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0\,
      O => \sig_final_mux_bus[11]_19\(3)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0CA00CA00CA0"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(3),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2222222"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(4),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0\,
      O => \sig_final_mux_bus[11]_19\(4)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(4),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0CA00CA00CA0"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(4),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA0000FFEAFFEA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(5),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \sig_final_mux_bus[11]_19\(5)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I5 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000FAAAAFFFC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0\,
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2222222"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3_n_0\,
      O => \sig_final_mux_bus[11]_19\(6)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0CA00CA00CA0"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(6),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80000FFF8FFF8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0\,
      I2 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0\,
      I3 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(7),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \sig_final_mux_bus[11]_19\(7)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I1 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I5 => \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFE000300FE"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0154"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_39_out(8),
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_39_out(8),
      O => p_68_out
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2222222"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(8),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0\,
      O => p_39_out(8)
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0AC00AC00AC0"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_7_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(8),
      I5 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(88),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(89),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(90),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(91),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(92),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(93),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(94),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => \sig_final_mux_bus[11]_19\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(95),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_68_out,
      D => p_39_out(8),
      Q => \^sig_dre2skid_wstrb\(11),
      R => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFAAAAAEEFAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0\,
      O => \sig_final_mux_bus[12]_15\(0)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(0),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFAAEEFAAAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0\,
      O => \sig_final_mux_bus[12]_15\(1)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(1),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFAAAAAEEFAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0\,
      O => \sig_final_mux_bus[12]_15\(2)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(2),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFAAAAAEEFAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0\,
      O => \sig_final_mux_bus[12]_15\(3)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(3),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFCFCFFF0F0F0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[12]_15\(4)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(4),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFAAAEEAAFAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0\,
      O => \sig_final_mux_bus[12]_15\(5)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFAAAAAEEFAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0\,
      O => \sig_final_mux_bus[12]_15\(6)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFAAAAAEEFAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0\,
      O => \sig_final_mux_bus[12]_15\(7)
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020302020200"
    )
        port map (
      I0 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(7),
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in63_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in63_in,
      O => p_64_out
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(8),
      I5 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0\,
      O => p_0_in63_in
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFAFCFAFC0A0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0\,
      I5 => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(96),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(97),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(98),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(99),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(100),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(101),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(102),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => \sig_final_mux_bus[12]_15\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(103),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_64_out,
      D => p_0_in63_in,
      Q => \^sig_dre2skid_wstrb\(12),
      R => \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCCEEEE"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[13]_7\(0)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(0),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080B0B0808080808"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(0),
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01100000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(1),
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0\,
      O => \sig_final_mux_bus[13]_7\(1)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCAFACA0A"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0\,
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0\,
      O => \sig_final_mux_bus[13]_7\(2)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(2),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000028"
    )
        port map (
      I0 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01100000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(3),
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0\,
      O => \sig_final_mux_bus[13]_7\(3)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAEFFFFEAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0\,
      O => \sig_final_mux_bus[13]_7\(4)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCE0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E288"
    )
        port map (
      I0 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01100000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(5),
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0\,
      O => \sig_final_mux_bus[13]_7\(5)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAFFFFAEAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0\,
      I4 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0\,
      O => \sig_final_mux_bus[13]_7\(6)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050505400000004"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000800020008"
    )
        port map (
      I0 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01100000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(7),
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0\,
      O => \sig_final_mux_bus[13]_7\(7)
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(7),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in59_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in59_in,
      O => p_60_out
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01100000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(8),
      I5 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0\,
      O => p_0_in59_in
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0AFC0CFC0CF"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0\,
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7CFF7F"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(8),
      O => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(104),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(105),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(106),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(107),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(108),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(109),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(110),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => \sig_final_mux_bus[13]_7\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(111),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_60_out,
      D => p_0_in59_in,
      Q => \^sig_dre2skid_wstrb\(13),
      R => \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD1FFFF1D11"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0\,
      O => \sig_final_mux_bus[14]_16\(0)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000300020000"
    )
        port map (
      I0 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(0),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD1FFFF1D11"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_5_n_0\,
      O => \sig_final_mux_bus[14]_16\(1)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000300020000"
    )
        port map (
      I0 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(1),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000555D"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0\,
      I1 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(2),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0\,
      I4 => sig_shift_case_reg(3),
      I5 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0\,
      O => \sig_final_mux_bus[14]_16\(2)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(2),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_final_mux_bus[14]_16\(3)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC5F5C505"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(3),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD1FFFF1D11"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_5_n_0\,
      O => \sig_final_mux_bus[14]_16\(4)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000300020000"
    )
        port map (
      I0 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(4),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD1FFFF1D11"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0\,
      O => \sig_final_mux_bus[14]_16\(5)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000300020000"
    )
        port map (
      I0 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(5),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(5),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(5),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD1FFFF1D11"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0\,
      O => \sig_final_mux_bus[14]_16\(6)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003200000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(6),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(6),
      I1 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(6),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD1FFFF1D11"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_5_n_0\,
      O => \sig_final_mux_bus[14]_16\(7)
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000300020000"
    )
        port map (
      I0 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(7),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in55_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in55_in,
      O => p_56_out
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD1FFFF1D11"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0\,
      I1 => sig_shift_case_reg(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_5_n_0\,
      O => p_0_in55_in
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003200000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(8),
      O => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(112),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(113),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(114),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(115),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(116),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(117),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(118),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => \sig_final_mux_bus[14]_16\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(119),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_56_out,
      D => p_0_in55_in,
      Q => \^sig_dre2skid_wstrb\(14),
      R => \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0\,
      O => \sig_pass_mux_bus[15]_14\(0)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0\,
      O => \sig_pass_mux_bus[15]_14\(1)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(1),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEFAAEFFAEAAAEA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\,
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_3_n_0\,
      O => \sig_pass_mux_bus[15]_14\(2)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202320202020"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(2),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0\,
      O => \sig_pass_mux_bus[15]_14\(3)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0\,
      O => \sig_pass_mux_bus[15]_14\(4)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAF0CA0FCA00CA"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(4),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0\,
      O => \sig_pass_mux_bus[15]_14\(5)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0\,
      O => \sig_pass_mux_bus[15]_14\(6)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(6),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0\,
      I4 => sig_shift_case_reg(2),
      I5 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0\,
      O => \sig_pass_mux_bus[15]_14\(7)
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCCCAAAAFF00"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in67_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in67_in,
      O => p_52_out
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0\,
      O => p_0_in67_in
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(8),
      O => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(120),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(121),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(122),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(123),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(124),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(125),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(126),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => \sig_pass_mux_bus[15]_14\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(127),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_52_out,
      D => p_0_in67_in,
      Q => \^sig_dre2skid_wstrb\(15),
      R => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(0),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      O => \sig_final_mux_bus[1]_13\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(1),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      O => \sig_final_mux_bus[1]_13\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(2),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      O => \sig_final_mux_bus[1]_13\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(3),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      O => \sig_final_mux_bus[1]_13\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(4),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      O => \sig_final_mux_bus[1]_13\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(5),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      O => \sig_final_mux_bus[1]_13\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(6),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      O => \sig_final_mux_bus[1]_13\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(7),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      O => \sig_final_mux_bus[1]_13\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in107_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in107_in,
      O => p_108_out
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88888BBB8888888"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(8),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      O => p_0_in107_in
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(8),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(9),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(10),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(11),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(12),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(13),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(14),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => \sig_final_mux_bus[1]_13\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(15),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_108_out,
      D => p_0_in107_in,
      Q => \^sig_dre2skid_wstrb\(1),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAB0AAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(0),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_25\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_25\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFE80000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(1),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_25\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2AAAAAB22AAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B88888BBBBBBBB"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(3),
      I1 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3_n_0\,
      O => \sig_final_mux_bus[2]_25\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FFE"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFEFFFFFFFEFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_25\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFE80000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(4),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_25\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2AAAAAB22AAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAAAAB0AAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(6),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => sig_shift_case_reg(1),
      I5 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_25\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3300B8B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\,
      I4 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0\,
      O => \sig_final_mux_bus[2]_25\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2AAAAAB22AAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in103_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in103_in,
      O => p_104_out
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAEEBABBBAAABA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      I3 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      O => p_0_in103_in
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2AA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2001"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(16),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(17),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(18),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(19),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(20),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(21),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(22),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => \sig_final_mux_bus[2]_25\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(23),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_104_out,
      D => p_0_in103_in,
      Q => \^sig_dre2skid_wstrb\(2),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(0),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      O => \sig_final_mux_bus[3]_23\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I5 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(1),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      O => \sig_final_mux_bus[3]_23\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F4F444444444"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I5 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(2),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[3]_23\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000A0A00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(3),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[3]_23\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00CC00F0000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      I3 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(4),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[3]_23\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000A0A00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(5),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[3]_23\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000A0A00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(6),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[3]_23\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00000A0A00000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(7),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0\,
      I3 => \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      O => \sig_final_mux_bus[3]_23\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I5 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_4_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in99_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in99_in,
      O => p_100_out
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(8),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => p_0_in99_in
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C081"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC0000AA000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(24),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(25),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(26),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(27),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(28),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(29),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(30),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => \sig_final_mux_bus[3]_23\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(31),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_100_out,
      D => p_0_in99_in,
      Q => \^sig_dre2skid_wstrb\(3),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F40"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(0),
      I2 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_12\(0)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000008000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008C008000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2A00"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(1),
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_12\(1)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CC0000AA000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000001110000000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2A00"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(2),
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_12\(2)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0F0C000A000C000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000001110000000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2A00"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(3),
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_12\(3)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00AC00F0000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001000000010"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F40"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(4),
      I2 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_12\(4)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000008000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2A00"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(5),
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0\,
      O => \sig_final_mux_bus[4]_12\(5)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAC0000F0000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000001110000000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70FF70FFFFFF00"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(6),
      I3 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[4]_12\(6)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B08080B08080"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF0"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(7),
      I2 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[4]_12\(7)
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080000000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AC000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in95_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in95_in,
      O => p_96_out
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(8),
      I2 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I4 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_6_n_0\,
      I5 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_7_n_0\,
      O => p_0_in95_in
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FFE"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000001110000000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_6_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000008000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      O => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_7_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(32),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(33),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(34),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(35),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(36),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(37),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(38),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => \sig_final_mux_bus[4]_12\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(39),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_96_out,
      D => p_0_in95_in,
      Q => \^sig_dre2skid_wstrb\(4),
      R => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(0),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0\,
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_11\(0)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001000000010"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(1),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0\,
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0\,
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0\,
      O => \sig_final_mux_bus[5]_11\(1)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001000000010"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(2),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_5_n_0\,
      O => \sig_final_mux_bus[5]_11\(2)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001000000010"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_5_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(3),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0\,
      O => \sig_final_mux_bus[5]_11\(3)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001000000010"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(4),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_final_mux_bus[5]_11\(4)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(4),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(5),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0\,
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5_n_0\,
      O => \sig_final_mux_bus[5]_11\(5)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001000000010"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(6),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0\,
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \sig_final_mux_bus[5]_11\(6)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(7),
      I2 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I3 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(7),
      I4 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0\,
      O => \sig_final_mux_bus[5]_11\(7)
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in91_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in91_in,
      O => p_92_out
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4F4F4F4F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(8),
      I2 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0\,
      I3 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => p_0_in91_in
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0A1"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000320000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      O => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(40),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(41),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(42),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(43),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(44),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(45),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(46),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => \sig_final_mux_bus[5]_11\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(47),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_92_out,
      D => p_0_in91_in,
      Q => \^sig_dre2skid_wstrb\(5),
      R => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0\,
      I3 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(0),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      O => \sig_final_mux_bus[6]_18\(0)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(1),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      O => \sig_final_mux_bus[6]_18\(1)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(2),
      I3 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[6]_18\(2)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(3),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      O => \sig_final_mux_bus[6]_18\(3)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(4),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(4),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      O => \sig_final_mux_bus[6]_18\(4)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(5),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      O => \sig_final_mux_bus[6]_18\(5)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0\,
      I3 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(6),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      O => \sig_final_mux_bus[6]_18\(6)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_5_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_4_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_5_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(7),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(7),
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      O => \sig_final_mux_bus[6]_18\(7)
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in87_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in87_in,
      O => p_88_out
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(8),
      I3 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\,
      I4 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => p_0_in87_in
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005F77FFFF5F77"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC01"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(48),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(49),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(50),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(51),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(52),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(53),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(54),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => \sig_final_mux_bus[6]_18\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(55),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_88_out,
      D => p_0_in87_in,
      Q => \^sig_dre2skid_wstrb\(6),
      R => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0CEA0CFFFFEA0C"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(0),
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(0),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[7]_22\(0)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(0),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0CEA0CFFFFEA0C"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(1),
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(1),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[7]_22\(1)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(1),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(2),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0\,
      O => \sig_final_mux_bus[7]_22\(2)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(2),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I5 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FFE000F010E0"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_3_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0CEA0CFFFFEA0C"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(3),
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(3),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[7]_22\(3)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(3),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22F22222"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(4),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0\,
      O => \sig_final_mux_bus[7]_22\(4)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3B3BC80808080"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(4),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0CEA0CFFFFEA0C"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(5),
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(5),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[7]_22\(5)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(5),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0CEA0CFFFFEA0C"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(6),
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(6),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \sig_final_mux_bus[7]_22\(6)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(6),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22F22222"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(7),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I5 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0\,
      O => \sig_final_mux_bus[7]_22\(7)
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3B3BC80808080"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(7),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in83_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in83_in,
      O => p_84_out
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA0CEA0CFFFFEA0C"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(8),
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0\,
      I4 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0\,
      I5 => \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_4_n_0\,
      O => p_0_in83_in
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0\,
      I2 => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_7_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(8),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(8),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      O => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_7_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(56),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(57),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(58),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(59),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(60),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(61),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(62),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => \sig_final_mux_bus[7]_22\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(63),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_84_out,
      D => p_0_in83_in,
      Q => \^sig_dre2skid_wstrb\(7),
      R => \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(0)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(0),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCCC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(1)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(1),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(1),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(2)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(2),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(2),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000CCAACCAA"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCCC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(3)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC0C0CFA0AFA0A"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(3),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(4)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(4),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(4),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000CCAACCAA"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(5)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(5),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(5),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCCC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(6)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC0C0CFA0AFA0A"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(6),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(6),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCCC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => \sig_final_mux_bus[8]_21\(7)
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(7),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in79_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in79_in,
      O => p_80_out
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFCCCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0\,
      I1 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => p_0_in79_in
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0B0A0A0A08"
    )
        port map (
      I0 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(8),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(8),
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(8),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(8),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(8),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      O => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(64),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(65),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(66),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(67),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(68),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(69),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(70),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => \sig_final_mux_bus[8]_21\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(71),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_80_out,
      D => p_0_in79_in,
      Q => \^sig_dre2skid_wstrb\(8),
      R => \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0\,
      I1 => sig_shift_case_reg(2),
      I2 => sig_shift_case_reg(3),
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0\,
      O => \sig_final_mux_bus[9]_17\(0)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(0),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(0),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(0),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(0),
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(0),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(0),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(1),
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\,
      O => \sig_final_mux_bus[9]_17\(1)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(1),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I4 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\,
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(1),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(1),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(1),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(1),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(1),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEAEAEAEAE"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0\,
      I1 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(2),
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \sig_final_mux_bus[9]_17\(2)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0\,
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(2),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(2),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(2),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(2),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(2),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFFFEEE"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0\,
      I3 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(3),
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\,
      O => \sig_final_mux_bus[9]_17\(3)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(3),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0\,
      I5 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000030000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(3),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(3),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(3),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFFFFAEAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(4),
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\,
      O => \sig_final_mux_bus[9]_17\(4)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0\,
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I3 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0\,
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(4),
      I5 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(4),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(4),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(4),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(4),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(4),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAFFFFAEAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(5),
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\,
      O => \sig_final_mux_bus[9]_17\(5)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0\,
      I2 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(5),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0\,
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(5),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(5),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(5),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(5),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(5),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCEECCCC"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0\,
      I1 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0\,
      I2 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0\,
      I3 => sig_shift_case_reg(2),
      I4 => sig_shift_case_reg(3),
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0\,
      O => \sig_final_mux_bus[9]_17\(6)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(6),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(6),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(6),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(6),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000000400000004"
    )
        port map (
      I0 => sig_shift_case_reg(3),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(6),
      I2 => sig_shift_case_reg(2),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(6),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(6),
      I1 => sig_shift_case_reg(2),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => sig_shift_case_reg(3),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFCCCCC"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0\,
      I1 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0\,
      I2 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => sig_shift_case_reg(3),
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0\,
      O => \sig_final_mux_bus[9]_17\(7)
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000030000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => sig_shift_case_reg(3),
      I4 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(7),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(7),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(7),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(7),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(7),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(7),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0\,
      I4 => sig_shift_case_reg(3),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => p_0_in75_in,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => p_0_in75_in,
      O => p_76_out
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAFFFFEAAA"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(8),
      I5 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\,
      O => p_0_in75_in
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0\,
      I1 => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\,
      I2 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(8),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_6_n_0\,
      I5 => \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAB"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(8),
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      O => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(0),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(72),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(1),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(73),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(2),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(74),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(3),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(75),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(4),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(76),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(5),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(77),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(6),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(78),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => \sig_final_mux_bus[9]_17\(7),
      Q => \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(79),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => p_76_out,
      D => p_0_in75_in,
      Q => \^sig_dre2skid_wstrb\(9),
      R => \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1_n_0\
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_advance_pipe_data238_out,
      I1 => \out\,
      I2 => \^sig_dre2skid_wvalid\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_dre_tvalid_i_i_1_n_0
    );
sig_dre_tvalid_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => sig_tlast_out_i_7_n_0,
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_38\(9),
      I2 => \GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_39\(9),
      I3 => \GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_41\(9),
      I4 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_42\(9),
      I5 => \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0\,
      O => sig_dre_tvalid_i_i_10_n_0
    );
sig_dre_tvalid_i_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFDFDFDFDFD00"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_22_n_0,
      I1 => \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_51\(9),
      I2 => \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_52\(9),
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      O => sig_dre_tvalid_i_i_11_n_0
    );
sig_dre_tvalid_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83FF33FC80000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_48\(9),
      O => sig_dre_tvalid_i_i_12_n_0
    );
sig_dre_tvalid_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFECCFEFFFFCCFE"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_23_n_0,
      I1 => sig_dre_tvalid_i_i_24_n_0,
      I2 => \GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_40\(9),
      I3 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I4 => \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_56\(9),
      I5 => sig_dre_tvalid_i_i_25_n_0,
      O => sig_dre_tvalid_i_i_13_n_0
    );
sig_dre_tvalid_i_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_26_n_0,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I2 => \GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_37\(9),
      I3 => \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I5 => sig_dre_tvalid_i_i_27_n_0,
      O => sig_dre_tvalid_i_i_14_n_0
    );
sig_dre_tvalid_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFFEAEAEA"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_28_n_0,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_45\(9),
      I2 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0\,
      I3 => sig_dre_tvalid_i_i_29_n_0,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => sig_dre_tvalid_i_i_15_n_0
    );
sig_dre_tvalid_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B8B8B8B8B8B8B"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_18_n_0,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      O => sig_dre_tvalid_i_i_16_n_0
    );
sig_dre_tvalid_i_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => sig_dre_tvalid_i_i_17_n_0
    );
sig_dre_tvalid_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => sig_dre_tvalid_i_i_18_n_0
    );
sig_dre_tvalid_i_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0\,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0\,
      I2 => sig_dre_tvalid_i_i_29_n_0,
      I3 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0\,
      I4 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0\,
      O => sig_dre_tvalid_i_i_19_n_0
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404440"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_4_n_0,
      I1 => sig_enable_input_rdy,
      I2 => \^sig_flush_db1\,
      I3 => sig_flush_db2,
      I4 => empty,
      I5 => lsig_cmd_loaded,
      O => sig_advance_pipe_data238_out
    );
sig_dre_tvalid_i_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0\,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0\,
      I2 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0\,
      I3 => sig_dre_tvalid_i_i_30_n_0,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      I5 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      O => sig_dre_tvalid_i_i_20_n_0
    );
sig_dre_tvalid_i_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_17_n_0,
      I1 => sig_dre_tvalid_i_i_9_n_0,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => sig_dre_tvalid_i_i_31_n_0,
      I4 => sig_dre_tvalid_i_i_18_n_0,
      O => sig_dre_tvalid_i_i_21_n_0
    );
sig_dre_tvalid_i_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF51115"
    )
        port map (
      I0 => \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_54\(9),
      I1 => \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_55\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      O => sig_dre_tvalid_i_i_22_n_0
    );
sig_dre_tvalid_i_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      I1 => \GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_36\(9),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      I3 => \GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_35\(9),
      I4 => \GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_34\(9),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      O => sig_dre_tvalid_i_i_23_n_0
    );
sig_dre_tvalid_i_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00EAEA00000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0\,
      I5 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      O => sig_dre_tvalid_i_i_24_n_0
    );
sig_dre_tvalid_i_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => sig_dre_tvalid_i_i_25_n_0
    );
sig_dre_tvalid_i_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40504000F0F0C000"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      I5 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => sig_dre_tvalid_i_i_26_n_0
    );
sig_dre_tvalid_i_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAB8AAAAAAA8"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_43\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_57\(9),
      O => sig_dre_tvalid_i_i_27_n_0
    );
sig_dre_tvalid_i_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFFFFCA0A0A0A0"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_31_n_0,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I5 => \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_49\(9),
      O => sig_dre_tvalid_i_i_28_n_0
    );
sig_dre_tvalid_i_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_33\(9),
      I1 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      O => sig_dre_tvalid_i_i_29_n_0
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => p_0_in67_in,
      I1 => sig_dre_tvalid_i_i_5_n_0,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => sig_dre_tvalid_i_i_6_n_0,
      I4 => sig_dre_tvalid_i_i_7_n_0,
      I5 => sig_dre_tvalid_i_i_8_n_0,
      O => sig_dre_tvalid_i0
    );
sig_dre_tvalid_i_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E00FFFF"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I4 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      O => sig_dre_tvalid_i_i_30_n_0
    );
sig_dre_tvalid_i_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      I1 => \GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_31\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      O => sig_dre_tvalid_i_i_31_n_0
    );
sig_dre_tvalid_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_dre2skid_wvalid\,
      I1 => \out\,
      O => sig_dre_tvalid_i_i_4_n_0
    );
sig_dre_tvalid_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000DFD"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I1 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => sig_dre_tvalid_i_i_9_n_0,
      I4 => sig_dre_tvalid_i_i_10_n_0,
      I5 => sig_dre_tvalid_i_i_11_n_0,
      O => sig_dre_tvalid_i_i_5_n_0
    );
sig_dre_tvalid_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_12_n_0,
      I1 => \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_46\(9),
      I2 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0\,
      I3 => sig_dre_tvalid_i_i_13_n_0,
      I4 => sig_dre_tvalid_i_i_14_n_0,
      I5 => sig_dre_tvalid_i_i_15_n_0,
      O => sig_dre_tvalid_i_i_6_n_0
    );
sig_dre_tvalid_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEEEEE"
    )
        port map (
      I0 => sig_tlast_out_i_4_n_0,
      I1 => sig_tlast_out_i_3_n_0,
      I2 => sig_dre_tvalid_i_i_16_n_0,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      I5 => sig_dre_tvalid_i_i_17_n_0,
      O => sig_dre_tvalid_i_i_7_n_0
    );
sig_dre_tvalid_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800F800F8F8"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_18_n_0,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I3 => sig_dre_tvalid_i_i_19_n_0,
      I4 => sig_dre_tvalid_i_i_20_n_0,
      I5 => sig_dre_tvalid_i_i_21_n_0,
      O => sig_dre_tvalid_i_i_8_n_0
    );
sig_dre_tvalid_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      O => sig_dre_tvalid_i_i_9_n_0
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_advance_pipe_data238_out,
      D => sig_dre_tvalid_i0,
      Q => \^sig_dre2skid_wvalid\,
      R => sig_dre_tvalid_i_i_1_n_0
    );
sig_enable_input_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => sig_enable_input_rdy,
      R => SR(0)
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^sig_dre2skid_wvalid\,
      I1 => \out\,
      I2 => sig_flush_db2,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_flush_db1_i_1_n_0
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_flush_db1_reg_0,
      Q => \^sig_flush_db1\,
      R => sig_flush_db1_i_1_n_0
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => \^sig_dre2skid_wvalid\,
      I2 => \out\,
      I3 => \^sig_flush_db1\,
      O => sig_flush_db2_i_1_n_0
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_flush_db2_i_1_n_0,
      Q => sig_flush_db2,
      R => sig_flush_db1_i_1_n_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dre2skid_wlast\,
      I1 => sig_sstrb_stop_mask(0),
      O => sig_slast_with_stop
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_8_n_0,
      I1 => sig_tlast_out_i_2_n_0,
      I2 => sig_tlast_out_i_3_n_0,
      I3 => sig_tlast_out_i_4_n_0,
      I4 => sig_dre_tvalid_i_i_6_n_0,
      I5 => sig_tlast_out_i_5_n_0,
      O => sig_final_mux_has_tlast
    );
sig_tlast_out_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      O => sig_tlast_out_i_10_n_0
    );
sig_tlast_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1F3D10000000000"
    )
        port map (
      I0 => sig_tlast_out_i_6_n_0,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I2 => sig_dre_tvalid_i_i_18_n_0,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I4 => \GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_32\(9),
      I5 => sig_dre_tvalid_i_i_17_n_0,
      O => sig_tlast_out_i_2_n_0
    );
sig_tlast_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC0A0A0FFC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      I2 => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_5_n_0\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_30\(9),
      I4 => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0\,
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_44\(9),
      O => sig_tlast_out_i_3_n_0
    );
sig_tlast_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F080000"
    )
        port map (
      I0 => sig_tlast_out_i_7_n_0,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0\,
      I3 => \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_47\(9),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0\,
      I5 => sig_tlast_out_i_8_n_0,
      O => sig_tlast_out_i_4_n_0
    );
sig_tlast_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555545454"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      I1 => sig_dre_tvalid_i_i_11_n_0,
      I2 => sig_dre_tvalid_i_i_10_n_0,
      I3 => sig_dre_tvalid_i_i_9_n_0,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I5 => sig_tlast_out_i_9_n_0,
      O => sig_tlast_out_i_5_n_0
    );
sig_tlast_out_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      O => sig_tlast_out_i_6_n_0
    );
sig_tlast_out_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_29\(9),
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_27\(9),
      O => sig_tlast_out_i_7_n_0
    );
sig_tlast_out_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8FFFF88F8"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0\,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0\,
      I2 => \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_50\(9),
      I3 => sig_tlast_out_i_10_n_0,
      I4 => \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_53\(9),
      I5 => \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0\,
      O => sig_tlast_out_i_8_n_0
    );
sig_tlast_out_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_28\(9),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0\,
      I2 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0\,
      I4 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0\,
      O => sig_tlast_out_i_9_n_0
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_advance_pipe_data238_out,
      D => sig_final_mux_has_tlast,
      Q => \^sig_dre2skid_wlast\,
      R => sig_dre_tvalid_i_i_1_n_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\,
      I1 => sig_enable_input_rdy,
      I2 => \^sig_flush_db1\,
      I3 => sig_flush_db2,
      O => \^sig_pop_data_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_pcc is
  port (
    sig_reset_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    sig_mmap_reset_reg_reg_0 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_1 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_2 : out STD_LOGIC;
    sig_mmap_reset_reg_reg_3 : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sig_first_xfer_im0_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[15]_0\ : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_cmd2dre_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_inhibit_rdy_n_3 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_4 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_pcc;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\ : STD_LOGIC;
  signal \I_STRT_STRB_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \I_STRT_STRB_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal sig_addr_aligned_ireg1_i_1_n_0 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_7_n_0 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_11_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_12_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_13_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_14_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_15_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_16_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_17_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_4 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_finish_addr_offset_im1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_finish_addr_offset_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_addr_offset_im2_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_mstr2sf_eof : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_xfer_end_strb_ireg3[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_2_n_0 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_3_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[14]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_4_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair204";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of sig_addr_aligned_ireg1_i_1 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[9]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[11]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[12]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_5 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_15 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_16 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_17 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_ireg2[3]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of sig_first_xfer_im0_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[10]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[11]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[12]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[13]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[15]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[9]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of sig_xfer_len_eq_0_ireg3_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[11]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[12]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[13]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[14]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_6\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[5]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[6]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[7]_i_2\ : label is "soft_lutpair133";
begin
  \in\(41 downto 0) <= \^in\(41 downto 0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
  sig_reset_reg <= \^sig_reset_reg\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_calc_error_pushed,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_calc_error_pushed,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_parent_done,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \sig_addr_cntr_im0_msh_reg[15]_0\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_im0_msh_reg[15]_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => \^sig_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => \^sig_reset_reg\
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_btt_eq_b2mbaa_ireg1,
      I3 => sig_addr_aligned_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mstr2sf_eof,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(32)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(31)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(30)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(29)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      O => \^in\(39)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(28)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \^in\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(27)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(26)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(25)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(24)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(23)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(22)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(21)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(20)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(19)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(18)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(17)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(16)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(15)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(14)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(13)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(12)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(11)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(10)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(9)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(8)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(7)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(6)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(5)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_mstr2sf_eof,
      O => sig_first_xfer_im0_reg_0(0)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(4)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(3)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(2)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(1)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_calc_error_reg_reg_0(0)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(41),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(33)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_calc_error_pushed,
      O => p_0_out
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88CC88C088CC88"
    )
        port map (
      I0 => E(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_input_reg_empty,
      I5 => sig_calc_error_pushed,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      O => sig_addr_aligned_ireg1_i_1_n_0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_ireg1_i_1_n_0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(44),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => p_0_in(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(54),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(10),
      O => p_0_in(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[10]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(55),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      O => p_0_in(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(56),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(12),
      I3 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(11),
      O => p_0_in(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(57),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => sig_addr_cntr_im0_msh_reg(11),
      I4 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => p_0_in(13)
    );
\sig_addr_cntr_im0_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => sig_addr_cntr_im0_msh_reg(9),
      I2 => sig_addr_cntr_im0_msh_reg(7),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(6),
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[13]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(58),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(14),
      I3 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      O => p_0_in(14)
    );
\sig_addr_cntr_im0_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => \sig_addr_cntr_im0_msh_reg[15]_0\,
      O => \sig_addr_cntr_im0_msh[15]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(59),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(15),
      I3 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(14),
      O => p_0_in(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => \sig_addr_cntr_im0_msh[13]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[15]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(45),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      O => p_0_in(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => Q(46),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(2),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(0),
      O => p_0_in(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => Q(47),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(3),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(1),
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => p_0_in(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(48),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(4),
      I3 => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(49),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(5),
      I3 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      I4 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[5]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(50),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      O => p_0_in(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(51),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(7),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(6),
      O => p_0_in(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => Q(52),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => p_0_in(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(53),
      I1 => sig_push_input_reg11_out,
      I2 => sig_addr_cntr_im0_msh_reg(9),
      I3 => \sig_addr_cntr_im0_msh[9]_i_2_n_0\,
      O => p_0_in(9)
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[9]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(11),
      O => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_input_reg11_out,
      I1 => \sig_addr_cntr_im0_msh_reg[15]_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => sig_push_input_reg11_out,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => sig_push_input_reg11_out,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(11),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(10),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(10),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(11),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sig_adjusted_addr_incr_im1(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(6) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(5) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(4) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      DI(2) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      DI(1) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      DI(0) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\,
      O(7 downto 0) => sig_adjusted_addr_incr_im1(7 downto 0),
      S(7) => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\,
      S(6) => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\,
      S(5) => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\,
      S(4) => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\,
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => \^sig_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      R => \^sig_reset_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_reset_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      I2 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(12),
      O => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(11),
      O => \sig_btt_cntr_im0[15]_i_11_n_0\
    );
\sig_btt_cntr_im0[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(10),
      O => \sig_btt_cntr_im0[15]_i_12_n_0\
    );
\sig_btt_cntr_im0[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(9),
      O => \sig_btt_cntr_im0[15]_i_13_n_0\
    );
\sig_btt_cntr_im0[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(8),
      O => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(15),
      O => \sig_btt_cntr_im0[15]_i_7_n_0\
    );
\sig_btt_cntr_im0[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(14),
      O => \sig_btt_cntr_im0[15]_i_8_n_0\
    );
\sig_btt_cntr_im0[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(13),
      O => \sig_btt_cntr_im0[15]_i_9_n_0\
    );
\sig_btt_cntr_im0[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(23),
      O => \sig_btt_cntr_im0[23]_i_2_n_0\
    );
\sig_btt_cntr_im0[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(22),
      O => \sig_btt_cntr_im0[23]_i_3_n_0\
    );
\sig_btt_cntr_im0[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(21),
      O => \sig_btt_cntr_im0[23]_i_4_n_0\
    );
\sig_btt_cntr_im0[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(20),
      O => \sig_btt_cntr_im0[23]_i_5_n_0\
    );
\sig_btt_cntr_im0[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(19),
      O => \sig_btt_cntr_im0[23]_i_6_n_0\
    );
\sig_btt_cntr_im0[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(18),
      O => \sig_btt_cntr_im0[23]_i_7_n_0\
    );
\sig_btt_cntr_im0[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(17),
      O => \sig_btt_cntr_im0[23]_i_8_n_0\
    );
\sig_btt_cntr_im0[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(16),
      O => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => \^in\(41),
      O => \sig_btt_cntr_im0[25]_i_2_n_0\
    );
\sig_btt_cntr_im0[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(25),
      O => \sig_btt_cntr_im0[25]_i_3_n_0\
    );
\sig_btt_cntr_im0[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => sig_push_input_reg11_out,
      I2 => Q(24),
      O => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(7),
      O => \sig_btt_cntr_im0[7]_i_10_n_0\
    );
\sig_btt_cntr_im0[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(6),
      O => \sig_btt_cntr_im0[7]_i_11_n_0\
    );
\sig_btt_cntr_im0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(5),
      O => \sig_btt_cntr_im0[7]_i_12_n_0\
    );
\sig_btt_cntr_im0[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(4),
      O => \sig_btt_cntr_im0[7]_i_13_n_0\
    );
\sig_btt_cntr_im0[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(3),
      O => \sig_btt_cntr_im0[7]_i_14_n_0\
    );
\sig_btt_cntr_im0[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(2),
      O => \sig_btt_cntr_im0[7]_i_15_n_0\
    );
\sig_btt_cntr_im0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(1),
      O => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_push_input_reg11_out,
      I3 => Q(0),
      O => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_push_input_reg11_out,
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      DI(2) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      DI(1) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_6_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_7_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_8_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_9_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_10_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_11_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_12_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_13_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_14_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[23]_i_2_n_0\,
      S(6) => \sig_btt_cntr_im0[23]_i_3_n_0\,
      S(5) => \sig_btt_cntr_im0[23]_i_4_n_0\,
      S(4) => \sig_btt_cntr_im0[23]_i_5_n_0\,
      S(3) => \sig_btt_cntr_im0[23]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[23]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[23]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_im0[25]_i_3_n_0\,
      S(0) => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[25]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_9_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_10_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_11_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_12_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_13_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_14_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_15_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_16_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => \^sig_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => \^sig_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_addr_aligned_ireg1_i_1_n_0,
      I2 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I3 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_5_n_0,
      I5 => sig_btt_eq_b2mbaa_ireg1_i_6_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_17_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800008200000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_7_n_0,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I5 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EDDBB77E"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_5_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EDDBB77E"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_6_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1112222444488881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_7_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7),
      CO(6) => sig_btt_lt_b2mbaa_im01,
      CO(5) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(4) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_4,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7) => '0',
      DI(6) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(5) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(4) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      S(5) => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      S(4) => sig_btt_lt_b2mbaa_im01_carry_i_10_n_0,
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_11_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_12_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_13_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14284281"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14284281"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_11_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_17_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_12_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1112222444488881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_13_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_14_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_17_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"104551C7"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0110377C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_16_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0110377C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0110377C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_17_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000111103337777C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_aligned_ireg1_i_1_n_0,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_15_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\,
      O => sig_bytes_to_mbaa_im0(11)
    );
\sig_bytes_to_mbaa_ireg1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_bytes_to_mbaa_im0(7)
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_bytes_to_mbaa_im0(9)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(10),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(11),
      Q => sig_bytes_to_mbaa_ireg1(11),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => \^sig_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => \^sig_reset_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(41),
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => \^sig_reset_reg\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => sig_push_input_reg11_out,
      I2 => \^in\(41),
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => sig_calc_error_reg_i_4_n_0,
      I2 => sig_calc_error_reg_i_5_n_0,
      I3 => sig_calc_error_reg_i_6_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => sig_calc_error_reg_i_6_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^in\(41),
      R => \^sig_reset_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55054444"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_inhibit_rdy_n_4,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55054444"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_inhibit_rdy_n_3,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => \^sig_mstr2data_cmd_valid\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500555540404040"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_first_xfer_im0,
      I2 => sig_sm_ld_xfer_reg_ns,
      I3 => sig_cmd2dre_valid_reg_0,
      I4 => sig_inhibit_rdy_n,
      I5 => \^sig_mstr2sf_cmd_valid\,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_finish_addr_offset_im1(0)
    );
\sig_finish_addr_offset_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_finish_addr_offset_im1(1)
    );
\sig_finish_addr_offset_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F80807F707F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => \sig_finish_addr_offset_ireg2[3]_i_2_n_0\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_finish_addr_offset_im1(2)
    );
\sig_finish_addr_offset_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_finish_addr_offset_ireg2[3]_i_2_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_finish_addr_offset_im1(3)
    );
\sig_finish_addr_offset_ireg2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      O => \sig_finish_addr_offset_ireg2[3]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_finish_addr_offset_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => \^sig_reset_reg\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_push_input_reg11_out,
      I2 => \sig_addr_cntr_im0_msh_reg[15]_0\,
      I3 => \^sig_reset_reg\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => sig_mmap_reset_reg_reg_0
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_1,
      O => sig_mmap_reset_reg_reg_1
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_2,
      O => sig_mmap_reset_reg_reg_2
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_mmap_reset_reg_reg_3
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_sm_pop_input_reg,
      I1 => \^sig_reset_reg\,
      I2 => sig_calc_error_pushed,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^in\(41),
      I1 => sig_input_reg_empty,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      O => sig_push_input_reg11_out
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(26),
      Q => \^in\(40),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => Q(27),
      Q => sig_mstr2sf_eof,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_input_reg11_out,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => sig_last_addr_offset_im2_n_0
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_xfer_reg_empty,
      I3 => sig_ld_xfer_reg,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \sig_addr_cntr_im0_msh_reg[15]_0\,
      I3 => \^sig_reset_reg\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_reset_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => sig_no_btt_residue_ireg1_i_2_n_0,
      I5 => sig_no_btt_residue_ireg1_i_3_n_0,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_no_btt_residue_ireg1_i_3_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_reset_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_push_input_reg11_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[12]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[11]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in_0,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => \^sig_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => \^sig_reset_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => \^sig_reset_reg\
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_reset_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_parent_done,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      Q => sig_strbgen_addr_ireg2(3),
      R => \^sig_reset_reg\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_strbgen_bytes_ireg2[3]_i_2_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I5 => \^sig_reset_reg\,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\,
      I1 => \sig_addr_cntr_incr_ireg2[12]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[11]_i_1_n_0\,
      O => \sig_strbgen_bytes_ireg2[3]_i_2_n_0\
    );
\sig_strbgen_bytes_ireg2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_strbgen_bytes_ireg2[3]_i_2_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      O => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[4]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA81"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA01"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8881"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8801"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      O => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA89"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      O => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_last_addr_offset_im2_n_0,
      Q => sig_xfer_end_strb_ireg3(8),
      R => \^sig_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => \^sig_reset_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_xfer_len_eq_0_ireg3_i_2_n_0,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I3 => sig_xfer_len_eq_0_ireg3_i_3_n_0,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => sig_xfer_len_eq_0_ireg3_i_2_n_0
    );
sig_xfer_len_eq_0_ireg3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[11]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[10]\,
      O => sig_xfer_len_eq_0_ireg3_i_3_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_reset_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg[15]_0\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \^sig_reset_reg\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_start_vect\(0)
    );
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00404040C0C0C0C0"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(10)
    );
\sig_xfer_strt_strb_ireg3[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF56A9FFFFFFFF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      O => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[11]_i_2_n_0\,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(11)
    );
\sig_xfer_strt_strb_ireg3[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBBFBFBBBBBBF"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[11]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DF7E7FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_5_n_0\,
      O => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_2_n_0\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\,
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => sig_strbgen_addr_ireg2(2),
      I4 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(13)
    );
\sig_xfer_strt_strb_ireg3[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7EBFFFF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      O => \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAAAAAA"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_2_n_0\,
      I1 => sig_strbgen_addr_ireg2(3),
      I2 => sig_strbgen_addr_ireg2(2),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_xfer_strt_strb_ireg3[14]_i_2_n_0\,
      O => sig_xfer_strt_strb_im2(14)
    );
\sig_xfer_strt_strb_ireg3[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88822228"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[14]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2222A2A222222A"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \I_STRT_STRB_GEN/lsig_end_vect\(15)
    );
\sig_xfer_strt_strb_ireg3[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9503A995"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_5_n_0\,
      I2 => sig_strbgen_addr_ireg2(3),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABEBA9A1018100"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[15]_i_5_n_0\
    );
\sig_xfer_strt_strb_ireg3[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[15]_i_6_n_0\
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E000E000E"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      I2 => sig_strbgen_addr_ireg2(2),
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(3),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => \sig_xfer_strt_strb_ireg3[11]_i_2_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3[7]_i_4_n_0\,
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0EEE"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      I2 => sig_strbgen_addr_ireg2(2),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(4)
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777DDDD7DDD7777D"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => \sig_xfer_strt_strb_ireg3[6]_i_4_n_0\,
      O => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000E000E0"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[13]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_4_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\,
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(5)
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      O => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F2F2F2"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\,
      I5 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(6)
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882222822288882"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => \sig_xfer_strt_strb_ireg3[6]_i_4_n_0\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"52FB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[6]_i_4_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8F00"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3[7]_i_4_n_0\,
      I5 => sig_strbgen_addr_ireg2(3),
      O => sig_xfer_strt_strb_im2(7)
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777DDDD7"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5870F1E5A78F0E1"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666669"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_5_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I5 => sig_strbgen_addr_ireg2(3),
      O => \sig_xfer_strt_strb_ireg3[7]_i_4_n_0\
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => sig_strbgen_addr_ireg2(2),
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(3),
      I4 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(8)
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EEEEE00000000"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[10]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\,
      I2 => sig_strbgen_addr_ireg2(2),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => sig_strbgen_addr_ireg2(3),
      I5 => \sig_xfer_strt_strb_ireg3[11]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(9)
    );
\sig_xfer_strt_strb_ireg3[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[15]_i_3_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[15]_i_4_n_0\,
      I2 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[9]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \I_STRT_STRB_GEN/lsig_end_vect\(15),
      Q => sig_xfer_strt_strb_ireg3(15),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => \^sig_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => \^sig_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_rd_status_cntl is
  port (
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_reg_full_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_reg_empty_reg_0 : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_rd_status_cntl is
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      O => sig_rd_sts_reg_full_reg_0(0)
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(2),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_reg_empty_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_reset;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_reset is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => sig_data2addr_stop_req,
      I4 => sig_halt_cmplt_reg_0,
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_slast_with_stop : in STD_LOGIC;
    \sig_sstrb_stop_mask_reg[15]_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_dre2skid_wlast : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_dre2skid_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_skid_buf;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_skid_buf is
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_dup_i_2_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_reg_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_dup_i_2_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[10]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[11]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[12]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[13]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[15]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[8]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[9]_i_1\ : label is "soft_lutpair16";
begin
  m_axis_mm2s_tvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_out;
  sig_sstrb_stop_mask(0) <= \^sig_sstrb_stop_mask\(0);
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(100),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(100),
      O => sig_data_skid_mux_out(100)
    );
\sig_data_reg_out[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(101),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(101),
      O => sig_data_skid_mux_out(101)
    );
\sig_data_reg_out[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(102),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(102),
      O => sig_data_skid_mux_out(102)
    );
\sig_data_reg_out[103]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(103),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(103),
      O => sig_data_skid_mux_out(103)
    );
\sig_data_reg_out[104]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(104),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(104),
      O => sig_data_skid_mux_out(104)
    );
\sig_data_reg_out[105]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(105),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(105),
      O => sig_data_skid_mux_out(105)
    );
\sig_data_reg_out[106]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(106),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(106),
      O => sig_data_skid_mux_out(106)
    );
\sig_data_reg_out[107]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(107),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(107),
      O => sig_data_skid_mux_out(107)
    );
\sig_data_reg_out[108]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(108),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(108),
      O => sig_data_skid_mux_out(108)
    );
\sig_data_reg_out[109]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(109),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(109),
      O => sig_data_skid_mux_out(109)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[110]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(110),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(110),
      O => sig_data_skid_mux_out(110)
    );
\sig_data_reg_out[111]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(111),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(111),
      O => sig_data_skid_mux_out(111)
    );
\sig_data_reg_out[112]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(112),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(112),
      O => sig_data_skid_mux_out(112)
    );
\sig_data_reg_out[113]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(113),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(113),
      O => sig_data_skid_mux_out(113)
    );
\sig_data_reg_out[114]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(114),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(114),
      O => sig_data_skid_mux_out(114)
    );
\sig_data_reg_out[115]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(115),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(115),
      O => sig_data_skid_mux_out(115)
    );
\sig_data_reg_out[116]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(116),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(116),
      O => sig_data_skid_mux_out(116)
    );
\sig_data_reg_out[117]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(117),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(117),
      O => sig_data_skid_mux_out(117)
    );
\sig_data_reg_out[118]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(118),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(118),
      O => sig_data_skid_mux_out(118)
    );
\sig_data_reg_out[119]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(119),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(119),
      O => sig_data_skid_mux_out(119)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[120]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(120),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(120),
      O => sig_data_skid_mux_out(120)
    );
\sig_data_reg_out[121]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(121),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(121),
      O => sig_data_skid_mux_out(121)
    );
\sig_data_reg_out[122]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(122),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(122),
      O => sig_data_skid_mux_out(122)
    );
\sig_data_reg_out[123]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(123),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(123),
      O => sig_data_skid_mux_out(123)
    );
\sig_data_reg_out[124]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(124),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(124),
      O => sig_data_skid_mux_out(124)
    );
\sig_data_reg_out[125]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(125),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(125),
      O => sig_data_skid_mux_out(125)
    );
\sig_data_reg_out[126]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(126),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(126),
      O => sig_data_skid_mux_out(126)
    );
\sig_data_reg_out[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[127]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[127]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(127),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(127),
      O => sig_data_skid_mux_out(127)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(64),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(65),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(66),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(67),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(68),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(68),
      O => sig_data_skid_mux_out(68)
    );
\sig_data_reg_out[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(69),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(69),
      O => sig_data_skid_mux_out(69)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(70),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(70),
      O => sig_data_skid_mux_out(70)
    );
\sig_data_reg_out[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(71),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(71),
      O => sig_data_skid_mux_out(71)
    );
\sig_data_reg_out[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(72),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(72),
      O => sig_data_skid_mux_out(72)
    );
\sig_data_reg_out[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(73),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(73),
      O => sig_data_skid_mux_out(73)
    );
\sig_data_reg_out[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(74),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(74),
      O => sig_data_skid_mux_out(74)
    );
\sig_data_reg_out[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(75),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(75),
      O => sig_data_skid_mux_out(75)
    );
\sig_data_reg_out[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(76),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(76),
      O => sig_data_skid_mux_out(76)
    );
\sig_data_reg_out[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(77),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(77),
      O => sig_data_skid_mux_out(77)
    );
\sig_data_reg_out[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(78),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(78),
      O => sig_data_skid_mux_out(78)
    );
\sig_data_reg_out[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(79),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(79),
      O => sig_data_skid_mux_out(79)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(80),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(80),
      O => sig_data_skid_mux_out(80)
    );
\sig_data_reg_out[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(81),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(81),
      O => sig_data_skid_mux_out(81)
    );
\sig_data_reg_out[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(82),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(82),
      O => sig_data_skid_mux_out(82)
    );
\sig_data_reg_out[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(83),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(83),
      O => sig_data_skid_mux_out(83)
    );
\sig_data_reg_out[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(84),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(84),
      O => sig_data_skid_mux_out(84)
    );
\sig_data_reg_out[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(85),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(85),
      O => sig_data_skid_mux_out(85)
    );
\sig_data_reg_out[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(86),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(86),
      O => sig_data_skid_mux_out(86)
    );
\sig_data_reg_out[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(87),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(87),
      O => sig_data_skid_mux_out(87)
    );
\sig_data_reg_out[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(88),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(88),
      O => sig_data_skid_mux_out(88)
    );
\sig_data_reg_out[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(89),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(89),
      O => sig_data_skid_mux_out(89)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(90),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(90),
      O => sig_data_skid_mux_out(90)
    );
\sig_data_reg_out[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(91),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(91),
      O => sig_data_skid_mux_out(91)
    );
\sig_data_reg_out[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(92),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(92),
      O => sig_data_skid_mux_out(92)
    );
\sig_data_reg_out[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(93),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(93),
      O => sig_data_skid_mux_out(93)
    );
\sig_data_reg_out[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(94),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(94),
      O => sig_data_skid_mux_out(94)
    );
\sig_data_reg_out[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(95),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(95),
      O => sig_data_skid_mux_out(95)
    );
\sig_data_reg_out[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(96),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(96),
      O => sig_data_skid_mux_out(96)
    );
\sig_data_reg_out[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(97),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(97),
      O => sig_data_skid_mux_out(97)
    );
\sig_data_reg_out[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(98),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(98),
      O => sig_data_skid_mux_out(98)
    );
\sig_data_reg_out[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(99),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(99),
      O => sig_data_skid_mux_out(99)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(100),
      Q => m_axis_mm2s_tdata(100),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(101),
      Q => m_axis_mm2s_tdata(101),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(102),
      Q => m_axis_mm2s_tdata(102),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(103),
      Q => m_axis_mm2s_tdata(103),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(104),
      Q => m_axis_mm2s_tdata(104),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(105),
      Q => m_axis_mm2s_tdata(105),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(106),
      Q => m_axis_mm2s_tdata(106),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(107),
      Q => m_axis_mm2s_tdata(107),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(108),
      Q => m_axis_mm2s_tdata(108),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(109),
      Q => m_axis_mm2s_tdata(109),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(110),
      Q => m_axis_mm2s_tdata(110),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(111),
      Q => m_axis_mm2s_tdata(111),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(112),
      Q => m_axis_mm2s_tdata(112),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(113),
      Q => m_axis_mm2s_tdata(113),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(114),
      Q => m_axis_mm2s_tdata(114),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(115),
      Q => m_axis_mm2s_tdata(115),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(116),
      Q => m_axis_mm2s_tdata(116),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(117),
      Q => m_axis_mm2s_tdata(117),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(118),
      Q => m_axis_mm2s_tdata(118),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(119),
      Q => m_axis_mm2s_tdata(119),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(120),
      Q => m_axis_mm2s_tdata(120),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(121),
      Q => m_axis_mm2s_tdata(121),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(122),
      Q => m_axis_mm2s_tdata(122),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(123),
      Q => m_axis_mm2s_tdata(123),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(124),
      Q => m_axis_mm2s_tdata(124),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(125),
      Q => m_axis_mm2s_tdata(125),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(126),
      Q => m_axis_mm2s_tdata(126),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(127),
      Q => m_axis_mm2s_tdata(127),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axis_mm2s_tdata(32),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axis_mm2s_tdata(33),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axis_mm2s_tdata(34),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axis_mm2s_tdata(35),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axis_mm2s_tdata(36),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axis_mm2s_tdata(37),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axis_mm2s_tdata(38),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axis_mm2s_tdata(39),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axis_mm2s_tdata(40),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axis_mm2s_tdata(41),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axis_mm2s_tdata(42),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axis_mm2s_tdata(43),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axis_mm2s_tdata(44),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axis_mm2s_tdata(45),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axis_mm2s_tdata(46),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axis_mm2s_tdata(47),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axis_mm2s_tdata(48),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axis_mm2s_tdata(49),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axis_mm2s_tdata(50),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axis_mm2s_tdata(51),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axis_mm2s_tdata(52),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axis_mm2s_tdata(53),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axis_mm2s_tdata(54),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axis_mm2s_tdata(55),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axis_mm2s_tdata(56),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axis_mm2s_tdata(57),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axis_mm2s_tdata(58),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axis_mm2s_tdata(59),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axis_mm2s_tdata(60),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axis_mm2s_tdata(61),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axis_mm2s_tdata(62),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axis_mm2s_tdata(63),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => m_axis_mm2s_tdata(64),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => m_axis_mm2s_tdata(65),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => m_axis_mm2s_tdata(66),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => m_axis_mm2s_tdata(67),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(68),
      Q => m_axis_mm2s_tdata(68),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(69),
      Q => m_axis_mm2s_tdata(69),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(70),
      Q => m_axis_mm2s_tdata(70),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(71),
      Q => m_axis_mm2s_tdata(71),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(72),
      Q => m_axis_mm2s_tdata(72),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(73),
      Q => m_axis_mm2s_tdata(73),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(74),
      Q => m_axis_mm2s_tdata(74),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(75),
      Q => m_axis_mm2s_tdata(75),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(76),
      Q => m_axis_mm2s_tdata(76),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(77),
      Q => m_axis_mm2s_tdata(77),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(78),
      Q => m_axis_mm2s_tdata(78),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(79),
      Q => m_axis_mm2s_tdata(79),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(80),
      Q => m_axis_mm2s_tdata(80),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(81),
      Q => m_axis_mm2s_tdata(81),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(82),
      Q => m_axis_mm2s_tdata(82),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(83),
      Q => m_axis_mm2s_tdata(83),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(84),
      Q => m_axis_mm2s_tdata(84),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(85),
      Q => m_axis_mm2s_tdata(85),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(86),
      Q => m_axis_mm2s_tdata(86),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(87),
      Q => m_axis_mm2s_tdata(87),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(88),
      Q => m_axis_mm2s_tdata(88),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(89),
      Q => m_axis_mm2s_tdata(89),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(90),
      Q => m_axis_mm2s_tdata(90),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(91),
      Q => m_axis_mm2s_tdata(91),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(92),
      Q => m_axis_mm2s_tdata(92),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(93),
      Q => m_axis_mm2s_tdata(93),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(94),
      Q => m_axis_mm2s_tdata(94),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(95),
      Q => m_axis_mm2s_tdata(95),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(96),
      Q => m_axis_mm2s_tdata(96),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(97),
      Q => m_axis_mm2s_tdata(97),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(98),
      Q => m_axis_mm2s_tdata(98),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(99),
      Q => m_axis_mm2s_tdata(99),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(100),
      Q => sig_data_skid_reg(100),
      R => SR(0)
    );
\sig_data_skid_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(101),
      Q => sig_data_skid_reg(101),
      R => SR(0)
    );
\sig_data_skid_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(102),
      Q => sig_data_skid_reg(102),
      R => SR(0)
    );
\sig_data_skid_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(103),
      Q => sig_data_skid_reg(103),
      R => SR(0)
    );
\sig_data_skid_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(104),
      Q => sig_data_skid_reg(104),
      R => SR(0)
    );
\sig_data_skid_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(105),
      Q => sig_data_skid_reg(105),
      R => SR(0)
    );
\sig_data_skid_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(106),
      Q => sig_data_skid_reg(106),
      R => SR(0)
    );
\sig_data_skid_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(107),
      Q => sig_data_skid_reg(107),
      R => SR(0)
    );
\sig_data_skid_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(108),
      Q => sig_data_skid_reg(108),
      R => SR(0)
    );
\sig_data_skid_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(109),
      Q => sig_data_skid_reg(109),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(110),
      Q => sig_data_skid_reg(110),
      R => SR(0)
    );
\sig_data_skid_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(111),
      Q => sig_data_skid_reg(111),
      R => SR(0)
    );
\sig_data_skid_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(112),
      Q => sig_data_skid_reg(112),
      R => SR(0)
    );
\sig_data_skid_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(113),
      Q => sig_data_skid_reg(113),
      R => SR(0)
    );
\sig_data_skid_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(114),
      Q => sig_data_skid_reg(114),
      R => SR(0)
    );
\sig_data_skid_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(115),
      Q => sig_data_skid_reg(115),
      R => SR(0)
    );
\sig_data_skid_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(116),
      Q => sig_data_skid_reg(116),
      R => SR(0)
    );
\sig_data_skid_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(117),
      Q => sig_data_skid_reg(117),
      R => SR(0)
    );
\sig_data_skid_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(118),
      Q => sig_data_skid_reg(118),
      R => SR(0)
    );
\sig_data_skid_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(119),
      Q => sig_data_skid_reg(119),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(120),
      Q => sig_data_skid_reg(120),
      R => SR(0)
    );
\sig_data_skid_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(121),
      Q => sig_data_skid_reg(121),
      R => SR(0)
    );
\sig_data_skid_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(122),
      Q => sig_data_skid_reg(122),
      R => SR(0)
    );
\sig_data_skid_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(123),
      Q => sig_data_skid_reg(123),
      R => SR(0)
    );
\sig_data_skid_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(124),
      Q => sig_data_skid_reg(124),
      R => SR(0)
    );
\sig_data_skid_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(125),
      Q => sig_data_skid_reg(125),
      R => SR(0)
    );
\sig_data_skid_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(126),
      Q => sig_data_skid_reg(126),
      R => SR(0)
    );
\sig_data_skid_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(127),
      Q => sig_data_skid_reg(127),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => SR(0)
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => SR(0)
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => SR(0)
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => SR(0)
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => SR(0)
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => SR(0)
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => SR(0)
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => SR(0)
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => SR(0)
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => SR(0)
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => SR(0)
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => SR(0)
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => SR(0)
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => SR(0)
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => SR(0)
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => SR(0)
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => SR(0)
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => SR(0)
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => SR(0)
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => SR(0)
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => SR(0)
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => SR(0)
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => SR(0)
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => SR(0)
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => SR(0)
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => SR(0)
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => SR(0)
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => SR(0)
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => SR(0)
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(64),
      Q => sig_data_skid_reg(64),
      R => SR(0)
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(65),
      Q => sig_data_skid_reg(65),
      R => SR(0)
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(66),
      Q => sig_data_skid_reg(66),
      R => SR(0)
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(67),
      Q => sig_data_skid_reg(67),
      R => SR(0)
    );
\sig_data_skid_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(68),
      Q => sig_data_skid_reg(68),
      R => SR(0)
    );
\sig_data_skid_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(69),
      Q => sig_data_skid_reg(69),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(70),
      Q => sig_data_skid_reg(70),
      R => SR(0)
    );
\sig_data_skid_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(71),
      Q => sig_data_skid_reg(71),
      R => SR(0)
    );
\sig_data_skid_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(72),
      Q => sig_data_skid_reg(72),
      R => SR(0)
    );
\sig_data_skid_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(73),
      Q => sig_data_skid_reg(73),
      R => SR(0)
    );
\sig_data_skid_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(74),
      Q => sig_data_skid_reg(74),
      R => SR(0)
    );
\sig_data_skid_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(75),
      Q => sig_data_skid_reg(75),
      R => SR(0)
    );
\sig_data_skid_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(76),
      Q => sig_data_skid_reg(76),
      R => SR(0)
    );
\sig_data_skid_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(77),
      Q => sig_data_skid_reg(77),
      R => SR(0)
    );
\sig_data_skid_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(78),
      Q => sig_data_skid_reg(78),
      R => SR(0)
    );
\sig_data_skid_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(79),
      Q => sig_data_skid_reg(79),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(80),
      Q => sig_data_skid_reg(80),
      R => SR(0)
    );
\sig_data_skid_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(81),
      Q => sig_data_skid_reg(81),
      R => SR(0)
    );
\sig_data_skid_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(82),
      Q => sig_data_skid_reg(82),
      R => SR(0)
    );
\sig_data_skid_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(83),
      Q => sig_data_skid_reg(83),
      R => SR(0)
    );
\sig_data_skid_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(84),
      Q => sig_data_skid_reg(84),
      R => SR(0)
    );
\sig_data_skid_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(85),
      Q => sig_data_skid_reg(85),
      R => SR(0)
    );
\sig_data_skid_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(86),
      Q => sig_data_skid_reg(86),
      R => SR(0)
    );
\sig_data_skid_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(87),
      Q => sig_data_skid_reg(87),
      R => SR(0)
    );
\sig_data_skid_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(88),
      Q => sig_data_skid_reg(88),
      R => SR(0)
    );
\sig_data_skid_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(89),
      Q => sig_data_skid_reg(89),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(90),
      Q => sig_data_skid_reg(90),
      R => SR(0)
    );
\sig_data_skid_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(91),
      Q => sig_data_skid_reg(91),
      R => SR(0)
    );
\sig_data_skid_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(92),
      Q => sig_data_skid_reg(92),
      R => SR(0)
    );
\sig_data_skid_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(93),
      Q => sig_data_skid_reg(93),
      R => SR(0)
    );
\sig_data_skid_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(94),
      Q => sig_data_skid_reg(94),
      R => SR(0)
    );
\sig_data_skid_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(95),
      Q => sig_data_skid_reg(95),
      R => SR(0)
    );
\sig_data_skid_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(96),
      Q => sig_data_skid_reg(96),
      R => SR(0)
    );
\sig_data_skid_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(97),
      Q => sig_data_skid_reg(97),
      R => SR(0)
    );
\sig_data_skid_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(98),
      Q => sig_data_skid_reg(98),
      R => SR(0)
    );
\sig_data_skid_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(99),
      Q => sig_data_skid_reg(99),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => sig_dre2skid_wlast,
      I1 => \^sig_sstrb_stop_mask\(0),
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => sig_data_reg_out0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040F0F070F0"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      I2 => sig_m_valid_dup_i_2_n_0,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      I5 => \^sig_sstrb_stop_mask\(0),
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F4FC"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      I2 => sig_dre2skid_wvalid,
      I3 => sig_s_ready_dup,
      I4 => sig_data_reg_out0,
      I5 => sig_reset_reg,
      O => sig_m_valid_dup_i_2_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBB0080"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      I2 => sig_halt_reg_dly2,
      I3 => sig_halt_reg_dly3,
      I4 => \^sig_sstrb_stop_mask\(0),
      I5 => sig_mvalid_stop,
      O => sig_mvalid_stop_reg_i_1_n_0
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_mvalid_stop_reg_i_1_n_0,
      Q => sig_mvalid_stop,
      R => SR(0)
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => sig_s_ready_dup_i_2_n_0,
      I1 => \^sig_sstrb_stop_mask\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
        port map (
      I0 => sig_dre2skid_wvalid,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => m_axis_mm2s_tready,
      I4 => sig_reset_reg,
      O => sig_s_ready_dup_i_2_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_sstrb_stop_mask_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_sstrb_stop_mask_reg[15]_0\,
      Q => \^sig_sstrb_stop_mask\(0),
      R => SR(0)
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(10),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(10),
      O => sig_strb_skid_mux_out(10)
    );
\sig_strb_reg_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(11),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(11),
      O => sig_strb_skid_mux_out(11)
    );
\sig_strb_reg_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(12),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(12),
      O => sig_strb_skid_mux_out(12)
    );
\sig_strb_reg_out[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(13),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(13),
      O => sig_strb_skid_mux_out(13)
    );
\sig_strb_reg_out[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(14),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(14),
      O => sig_strb_skid_mux_out(14)
    );
\sig_strb_reg_out[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(15),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(15),
      O => sig_strb_skid_mux_out(15)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(1),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(2),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(3),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(4),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(5),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(6),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(7),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(8),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(9),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg(9),
      O => sig_strb_skid_mux_out(9)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(10),
      Q => m_axis_mm2s_tkeep(10),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(11),
      Q => m_axis_mm2s_tkeep(11),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(12),
      Q => m_axis_mm2s_tkeep(12),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(13),
      Q => m_axis_mm2s_tkeep(13),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(14),
      Q => m_axis_mm2s_tkeep(14),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(15),
      Q => m_axis_mm2s_tkeep(15),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => m_axis_mm2s_tkeep(4),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(5),
      Q => m_axis_mm2s_tkeep(5),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(6),
      Q => m_axis_mm2s_tkeep(6),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(7),
      Q => m_axis_mm2s_tkeep(7),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => m_axis_mm2s_tkeep(8),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(9),
      Q => m_axis_mm2s_tkeep(9),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(0),
      O => sig_sstrb_with_stop(0)
    );
\sig_strb_skid_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(10),
      O => sig_sstrb_with_stop(10)
    );
\sig_strb_skid_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(11),
      O => sig_sstrb_with_stop(11)
    );
\sig_strb_skid_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(12),
      O => sig_sstrb_with_stop(12)
    );
\sig_strb_skid_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(13),
      O => sig_sstrb_with_stop(13)
    );
\sig_strb_skid_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(14),
      O => sig_sstrb_with_stop(14)
    );
\sig_strb_skid_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(15),
      O => sig_sstrb_with_stop(15)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(1),
      O => sig_sstrb_with_stop(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(2),
      O => sig_sstrb_with_stop(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(3),
      O => sig_sstrb_with_stop(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(4),
      O => sig_sstrb_with_stop(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(5),
      O => sig_sstrb_with_stop(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(6),
      O => sig_sstrb_with_stop(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(7),
      O => sig_sstrb_with_stop(7)
    );
\sig_strb_skid_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(8),
      O => sig_sstrb_with_stop(8)
    );
\sig_strb_skid_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\(0),
      I1 => sig_dre2skid_wstrb(9),
      O => sig_sstrb_with_stop(9)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(0),
      Q => sig_strb_skid_reg(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(10),
      Q => sig_strb_skid_reg(10),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(11),
      Q => sig_strb_skid_reg(11),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(12),
      Q => sig_strb_skid_reg(12),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(13),
      Q => sig_strb_skid_reg(13),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(14),
      Q => sig_strb_skid_reg(14),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(15),
      Q => sig_strb_skid_reg(15),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(1),
      Q => sig_strb_skid_reg(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(2),
      Q => sig_strb_skid_reg(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(3),
      Q => sig_strb_skid_reg(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(4),
      Q => sig_strb_skid_reg(4),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(5),
      Q => sig_strb_skid_reg(5),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(6),
      Q => sig_strb_skid_reg(6),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(7),
      Q => sig_strb_skid_reg(7),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(8),
      Q => sig_strb_skid_reg(8),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop(9),
      Q => sig_strb_skid_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    rdy : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0\ : out STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[5]_0\ : out STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdaddr_reg[5]_1\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dmacr_i_reg[23]\ : in STD_LOGIC;
    \dmacr_i_reg[23]_0\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_dma_lite_if;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_lite_if is
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0\ : STD_LOGIC;
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0\ : STD_LOGIC;
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0\ : STD_LOGIC;
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\ : STD_LOGIC;
  signal \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\ : STD_LOGIC;
  signal \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.rdy_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.rdy_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdaddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi2ip_rdaddr_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^p_2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdy\ : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.rdy_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_addr_cap_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair6";
begin
  \GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0\ <= \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\;
  \GEN_SYNC_READ.axi2ip_rdaddr_reg[5]_0\ <= \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\;
  \GEN_SYNC_READ.axi2ip_rdaddr_reg[5]_1\ <= \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\;
  \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ <= \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\;
  p_2_out(1 downto 0) <= \^p_2_out\(1 downto 0);
  rdy <= \^rdy\;
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
\GEN_REG_FOR_SMPL.buffer_length_wren_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0\,
      I1 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0\,
      I2 => \^p_2_out\(1),
      I3 => s_axi_lite_wdata(3),
      I4 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0\,
      I5 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0\,
      O => p_4_out
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => s_axi_lite_wdata(9),
      I1 => s_axi_lite_wdata(12),
      I2 => s_axi_lite_wdata(13),
      I3 => s_axi_lite_wdata(11),
      I4 => \^p_2_out\(1),
      I5 => s_axi_lite_wdata(10),
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => s_axi_lite_wdata(4),
      I1 => s_axi_lite_wdata(7),
      I2 => s_axi_lite_wdata(8),
      I3 => s_axi_lite_wdata(6),
      I4 => \^p_2_out\(1),
      I5 => s_axi_lite_wdata(5),
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => s_axi_lite_wdata(16),
      I2 => s_axi_lite_wdata(17),
      I3 => \dmacr_i_reg[23]\,
      I4 => \^p_2_out\(1),
      I5 => s_axi_lite_wdata(15),
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => s_axi_lite_wdata(2),
      I1 => s_axi_lite_wdata(1),
      I2 => \^p_2_out\(1),
      I3 => s_axi_lite_wdata(0),
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(0),
      Q => axi2ip_rdaddr_i(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(1),
      Q => axi2ip_rdaddr_i(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => axi2ip_rdaddr_i(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => axi2ip_rdaddr_i(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => axi2ip_rdaddr_i(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => axi2ip_rdaddr_i(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(6),
      Q => axi2ip_rdaddr_i(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(7),
      Q => axi2ip_rdaddr_i(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(8),
      Q => axi2ip_rdaddr_i(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(9),
      Q => axi2ip_rdaddr_i(9),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(0),
      Q => axi2ip_rdaddr(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(1),
      Q => axi2ip_rdaddr(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(2),
      Q => axi2ip_rdaddr(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(3),
      Q => axi2ip_rdaddr(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(4),
      Q => axi2ip_rdaddr(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(5),
      Q => axi2ip_rdaddr(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(6),
      Q => axi2ip_rdaddr(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(7),
      Q => axi2ip_rdaddr(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(8),
      Q => axi2ip_rdaddr(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(9),
      Q => axi2ip_rdaddr(9),
      R => SR(0)
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => rvalid,
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\,
      O => ip2axi_rddata1_out(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I1 => mm2s_dmasr,
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(0),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(7),
      I1 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\,
      O => ip2axi_rddata1_out(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\,
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(7),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(1),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(8),
      I4 => Q(8),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(9),
      I1 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      O => ip2axi_rddata1_out(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\,
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(9),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(0),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(10),
      I4 => Q(10),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(1),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(11),
      I4 => Q(11),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(2),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(12),
      I4 => Q(12),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(3),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(13),
      I4 => Q(13),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      I1 => Q(1),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(1),
      I3 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\,
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      O => ip2axi_rddata1_out(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(3),
      I3 => axi2ip_rdaddr(5),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(4),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(14),
      I4 => Q(14),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(5),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(15),
      I4 => Q(15),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(6),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(16),
      I4 => Q(16),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(7),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(17),
      I4 => Q(17),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(0),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(18),
      I4 => Q(18),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(1),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(19),
      I4 => Q(19),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => axi2ip_rdaddr(4),
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(3),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => axi2ip_rdaddr(2),
      O => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\,
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(2),
      I4 => Q(2),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \out\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => axi2ip_rdaddr(5),
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(3),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => axi2ip_rdaddr(2),
      O => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi2ip_rdaddr(5),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      O => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => axi2ip_rdaddr(6),
      I1 => axi2ip_rdaddr(7),
      I2 => axi2ip_rdaddr(8),
      I3 => axi2ip_rdaddr(9),
      I4 => axi2ip_rdaddr(1),
      I5 => axi2ip_rdaddr(0),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(0),
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(3),
      I4 => Q(3),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\,
      O => ip2axi_rddata1_out(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\,
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_1\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(1),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(4),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\,
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(5),
      I4 => Q(5),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\,
      I2 => \^gen_sync_read.axi2ip_rdaddr_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(6),
      I4 => Q(6),
      I5 => \^gen_sync_read.axi2ip_rdaddr_reg[4]_0\,
      O => ip2axi_rddata1_out(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(3),
      I3 => axi2ip_rdaddr(5),
      I4 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(3),
      Q => s_axi_lite_rdata(10),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(4),
      Q => s_axi_lite_rdata(11),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(5),
      Q => s_axi_lite_rdata(15),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(6),
      Q => s_axi_lite_rdata(26),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(7),
      Q => s_axi_lite_rdata(27),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(8),
      Q => s_axi_lite_rdata(28),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(9),
      Q => s_axi_lite_rdata(29),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(10),
      Q => s_axi_lite_rdata(30),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(11),
      Q => s_axi_lite_rdata(31),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(0),
      Q => s_axi_lite_rdata(7),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(1),
      Q => s_axi_lite_rdata(8),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => D(2),
      Q => s_axi_lite_rdata(9),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => rvalid,
      I1 => \out\,
      I2 => s_axi_lite_rready,
      I3 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_lite_bvalid\,
      I1 => \out\,
      O => \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(2),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(3),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(0),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(2),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(2),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\,
      Q => \^p_2_out\(0),
      R => \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2_n_0\,
      Q => \^p_2_out\(1),
      R => \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\,
      Q => p_0_in1_in,
      R => \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\,
      Q => E(0),
      R => \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_awready\,
      I1 => \out\,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdy\,
      I1 => \out\,
      O => \GEN_SYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_SYNC_WRITE.rdy_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      O => \GEN_SYNC_WRITE.rdy_i_2_n_0\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.rdy_i_2_n_0\,
      Q => \^rdy\,
      R => \GEN_SYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => wr_addr_cap,
      O => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\,
      Q => wr_addr_cap,
      R => \GEN_SYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => wr_data_cap,
      O => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\,
      Q => wr_data_cap,
      R => \GEN_SYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => wr_in_progress,
      O => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\,
      Q => wr_in_progress,
      R => \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^rdy\,
      Q => \^s_axi_lite_awready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\araddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(0),
      R => SR(0)
    );
\araddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(1),
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(2),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(3),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => araddr(4),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => araddr(5),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(6),
      Q => araddr(6),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(7),
      Q => araddr(7),
      R => SR(0)
    );
\araddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(8),
      Q => araddr(8),
      R => SR(0)
    );
\araddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(9),
      Q => araddr(9),
      R => SR(0)
    );
arready_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I1 => arvalid,
      I2 => arvalid_d1,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I1 => arvalid,
      I2 => \out\,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_d1_i_1_n_0,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \dmacr_i_reg[23]\,
      I1 => \^p_2_out\(0),
      I2 => \dmacr_i_reg[23]_0\,
      O => SS(0)
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_mm2s_cmdsts_if is
  port (
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\ : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_error_reg_0 : out STD_LOGIC;
    write_cmnd_cmb : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    mm2s_interr_i_reg_0 : out STD_LOGIC;
    mm2s_slverr_i_reg_0 : out STD_LOGIC;
    mm2s_decerr_i_reg_0 : out STD_LOGIC;
    halted1 : in STD_LOGIC;
    mm2s_decerr_i : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1\ : in STD_LOGIC;
    sts_received_i_reg_1 : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_dma_mm2s_cmdsts_if;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_mm2s_cmdsts_if is
  signal \^gen_no_hold_data.s_axis_mm2s_cmd_tvalid_reg_0\ : STD_LOGIC;
  signal mm2s_error_i_1_n_0 : STD_LOGIC;
  signal \^mm2s_error_reg_0\ : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal \^sts_received_i_reg_0\ : STD_LOGIC;
  signal sts_tready_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_interr_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of mm2s_error_i_1 : label is "soft_lutpair1";
begin
  \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\ <= \^gen_no_hold_data.s_axis_mm2s_cmd_tvalid_reg_0\;
  mm2s_error_reg_0 <= \^mm2s_error_reg_0\;
  p_2_out <= \^p_2_out\;
  sts_received_i_reg_0 <= \^sts_received_i_reg_0\;
\FSM_sequential_smpl_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010100030000"
    )
        port map (
      I0 => \^gen_no_hold_data.s_axis_mm2s_cmd_tvalid_reg_0\,
      I1 => soft_reset,
      I2 => \^mm2s_error_reg_0\,
      I3 => \^sts_received_i_reg_0\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^gen_no_hold_data.s_axis_mm2s_cmd_tvalid_reg_0\,
      I1 => \^mm2s_error_reg_0\,
      I2 => soft_reset,
      I3 => Q(1),
      I4 => Q(0),
      O => write_cmnd_cmb
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mm2s_error_reg_0\,
      I1 => soft_reset,
      O => mm2s_stop_i
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_6_out,
      I1 => dma_decerr_reg,
      O => mm2s_decerr_i_reg_0
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_8_out,
      I1 => dma_interr_reg,
      O => mm2s_interr_i_reg_0
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_7_out,
      I1 => dma_slverr_reg,
      O => mm2s_slverr_i_reg_0
    );
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1\,
      Q => \^gen_no_hold_data.s_axis_mm2s_cmd_tvalid_reg_0\,
      R => halted1
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_no_hold_data.s_axis_mm2s_cmd_tvalid_reg_0\,
      I1 => s_axis_mm2s_cmd_tready,
      O => E(0)
    );
mm2s_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_decerr_i,
      Q => p_6_out,
      R => halted1
    );
mm2s_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_8_out,
      I1 => p_6_out,
      I2 => p_7_out,
      I3 => \^mm2s_error_reg_0\,
      O => mm2s_error_i_1_n_0
    );
mm2s_error_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_error_i_1_n_0,
      Q => \^mm2s_error_reg_0\,
      R => halted1
    );
mm2s_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_interr_i,
      Q => p_8_out,
      R => halted1
    );
mm2s_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_slverr_i,
      Q => p_7_out,
      R => halted1
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_received_i_reg_1,
      Q => \^sts_received_i_reg_0\,
      R => '0'
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A22"
    )
        port map (
      I0 => \out\,
      I1 => \^sts_received_i_reg_0\,
      I2 => m_axis_mm2s_sts_tvalid_int,
      I3 => \^p_2_out\,
      O => sts_tready_i_1_n_0
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_tready_i_1_n_0,
      Q => \^p_2_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_mm2s_sts_mngr is
  port (
    p_16_out : out STD_LOGIC;
    all_is_idle_d1 : out STD_LOGIC;
    mm2s_halted_set_reg_0 : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted1 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \axi_dma_tstvec[4]\ : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    p_9_out : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_dma_mm2s_sts_mngr;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_mm2s_sts_mngr is
  signal \^p_16_out\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
begin
  p_16_out <= \^p_16_out\;
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_10_out,
      Q => all_is_idle_d1,
      R => halted1
    );
\axi_dma_tstvec[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2220"
    )
        port map (
      I0 => \^p_16_out\,
      I1 => mm2s_dmasr,
      I2 => \axi_dma_tstvec[4]\,
      I3 => soft_reset,
      I4 => p_9_out,
      O => axi_dma_tstvec(0)
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \^p_16_out\,
      I1 => mm2s_dmasr,
      I2 => p_17_out,
      I3 => \out\,
      O => mm2s_halted_set_reg_0
    );
mm2s_halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_dmacr(0),
      Q => p_17_out,
      R => halted1
    );
mm2s_halted_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_halted_set0,
      Q => \^p_16_out\,
      R => halted1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_register is
  port (
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    mm2s_length_wren : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmasr : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    err_irq_reg_0 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    s_axi_lite_wdata_18_sp_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_1_out__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    soft_reset_re0 : out STD_LOGIC;
    \dmacr_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dmacr_i_reg[25]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmacr_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_1 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    idle_reg_1 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    introut_reg_0 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_2_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\ : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_dma_register;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_register is
  signal \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \dmacr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dmacr_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \dmacr_i_reg_n_0_[31]\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_d1_i_1_n_0 : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal s_axi_lite_wdata_18_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of error_d1_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of soft_reset_re_i_1 : label is "soft_lutpair12";
begin
  \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31 downto 0) <= \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(31 downto 0);
  \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(25 downto 0) <= \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(25 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\(0) <= \^dmacr_i_reg[0]_0\(0);
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  \dmacr_i_reg[4]_0\(1 downto 0) <= \^dmacr_i_reg[4]_0\(1 downto 0);
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  s_axi_lite_wdata_18_sp_1 <= s_axi_lite_wdata_18_sn_1;
\GEN_CMD_BTT_EQL_23.cmnd_data[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dmacr_i_reg[4]_0\(0),
      O => \p_1_out__0\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(0),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(10),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(10),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(11),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(11),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(12),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(12),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(13),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(13),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(14),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(14),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(15),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(15),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(16),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(16),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(17),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(17),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(18),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(18),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(19),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(19),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(1),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(20),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(20),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(21),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(22),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(23),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(23),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(24),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(24),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(25),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(25),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(26),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(26),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(27),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(27),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(28),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(28),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(29),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(29),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(2),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(30),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(30),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(31),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(31),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(3),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(4),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(5),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(6),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(7),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(8),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(8),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(9),
      Q => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(9),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(0),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(10),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(10),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(11),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(11),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(12),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(12),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(13),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(13),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(14),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(14),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(15),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(15),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(16),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(16),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(17),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(17),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(18),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(18),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(19),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(19),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(1),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(20),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(20),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(21),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(21),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(22),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(22),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(23),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(23),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(24),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(24),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(25),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(25),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(2),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(3),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(4),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(5),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(6),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(7),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(8),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(8),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(1),
      D => s_axi_lite_wdata(9),
      Q => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(9),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_4_out,
      Q => mm2s_length_wren,
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(10),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\,
      I2 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(10),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      O => D(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(11),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\,
      I2 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(11),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      O => D(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(15),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\,
      I2 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(15),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      O => D(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(26),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      I2 => \dmacr_i_reg_n_0_[26]\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\,
      O => D(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(27),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      I2 => \dmacr_i_reg_n_0_[27]\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\,
      O => D(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(28),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      I2 => \dmacr_i_reg_n_0_[28]\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\,
      O => D(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(29),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      I2 => \dmacr_i_reg_n_0_[29]\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\,
      O => D(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(30),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      I2 => \dmacr_i_reg_n_0_[30]\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\,
      O => D(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(31),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      I2 => \dmacr_i_reg_n_0_[31]\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\,
      O => D(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(7),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\,
      I2 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(7),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      O => D(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(8),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\,
      I2 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(8),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      O => D(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_reg_for_smpl.buffer_length_i_reg[25]_0\(9),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\,
      I2 => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\,
      O => D(2)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \dmacr_i[0]_i_2_n_0\,
      I1 => \^dma_interr_reg_0\,
      I2 => \^dma_slverr_reg_0\,
      I3 => \^dma_decerr_reg_0\,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => p_11_out,
      I1 => introut_reg_0,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => s_axi_lite_wdata(0),
      I4 => p_2_out(0),
      I5 => \^dmacr_i_reg[0]_0\(0),
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_lite_wdata(18),
      I1 => s_axi_lite_wdata(19),
      I2 => s_axi_lite_wdata(16),
      I3 => s_axi_lite_wdata(17),
      I4 => \dmacr_i[23]_i_3_n_0\,
      O => s_axi_lite_wdata_18_sn_1
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_lite_wdata(21),
      I1 => s_axi_lite_wdata(20),
      I2 => s_axi_lite_wdata(23),
      I3 => s_axi_lite_wdata(22),
      O => \dmacr_i[23]_i_3_n_0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => p_2_out(0),
      I2 => s_axi_lite_wdata(2),
      I3 => soft_reset_clr,
      O => \dmacr_i[2]_i_1_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^dmacr_i_reg[0]_0\(0),
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(12),
      Q => \^q\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(13),
      Q => \^q\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(14),
      Q => \^q\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(16),
      Q => \dmacr_i_reg[23]_0\(0),
      S => SS(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(17),
      Q => \dmacr_i_reg[23]_0\(1),
      R => SS(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(18),
      Q => \dmacr_i_reg[23]_0\(2),
      R => SS(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(19),
      Q => \dmacr_i_reg[23]_0\(3),
      R => SS(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(20),
      Q => \dmacr_i_reg[23]_0\(4),
      R => SS(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(21),
      Q => \dmacr_i_reg[23]_0\(5),
      R => SS(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(22),
      Q => \dmacr_i_reg[23]_0\(6),
      R => SS(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(23),
      Q => \dmacr_i_reg[23]_0\(7),
      R => SS(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(24),
      Q => \dmacr_i_reg[25]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(25),
      Q => \dmacr_i_reg[25]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(26),
      Q => \dmacr_i_reg_n_0_[26]\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(27),
      Q => \dmacr_i_reg_n_0_[27]\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(28),
      Q => \dmacr_i_reg_n_0_[28]\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(29),
      Q => \dmacr_i_reg_n_0_[29]\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \dmacr_i[2]_i_1_n_0\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(30),
      Q => \dmacr_i_reg_n_0_[30]\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(31),
      Q => \dmacr_i_reg_n_0_[31]\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(3),
      Q => \^dmacr_i_reg[4]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_2_out(0),
      D => s_axi_lite_wdata(4),
      Q => \^dmacr_i_reg[4]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FDF00CC"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => error_d1_i_1_n_0,
      I2 => p_0_in1_in,
      I3 => error_d1,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
error_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      O => error_d1_i_1_n_0
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => error_d1_i_1_n_0,
      Q => error_d1,
      R => \dmacr_i_reg[4]_1\(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => halted_reg_0,
      Q => mm2s_dmasr,
      R => '0'
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => idle_reg_1,
      Q => idle_reg_0,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => introut_reg_0,
      I2 => \^q\(2),
      I3 => \^err_irq_reg_0\,
      I4 => \^q\(0),
      I5 => \^ioc_irq_reg_0\,
      O => introut_i_1_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => mm2s_introut,
      R => '0'
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_lite_wdata(12),
      I1 => p_0_in1_in,
      I2 => axi_dma_tstvec(0),
      I3 => \^ioc_irq_reg_0\,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => \^ioc_irq_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
soft_reset_re_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => soft_reset_d1,
      O => soft_reset_re0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_reset is
  port (
    \out\ : out STD_LOGIC;
    \GNE_SYNC_RESET.prmry_resetn_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GNE_SYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_dma_reset;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_reset is
  signal \GNE_SYNC_RESET.halt_i_i_1_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal dm_mm2s_scndry_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dm_mm2s_scndry_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of dm_mm2s_scndry_resetn : signal is "no";
  signal min_assert_sftrst : STD_LOGIC;
  signal mm2s_halt : STD_LOGIC;
  signal n_0_1755 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute equivalent_register_removal of \out\ : signal is "no";
  signal p_1_out : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal s_soft_reset_i_re : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1\ : label is "soft_lutpair217";
  attribute KEEP : string;
  attribute KEEP of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute KEEP of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute KEEP of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
begin
  \out\ <= \^out\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_halt,
      I1 => sig_rst2all_stop_request,
      O => \GNE_SYNC_RESET.halt_i_reg_0\
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => scndry_out,
      I3 => soft_reset_clr,
      O => \GNE_SYNC_RESET.min_assert_sftrst_reg_0\
    );
\GNE_SYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040400"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => scndry_out,
      I2 => s_soft_reset_i,
      I3 => mm2s_halt,
      I4 => soft_reset_re,
      I5 => p_11_out,
      O => \GNE_SYNC_RESET.halt_i_i_1_n_0\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.halt_i_i_1_n_0\,
      Q => mm2s_halt,
      R => '0'
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sft_rst_dly7,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => scndry_out,
      I2 => s_soft_reset_i,
      O => p_1_out
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_1_out,
      Q => mm2s_prmry_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dm_mm2s_scndry_resetn,
      Q => \GNE_SYNC_RESET.prmry_resetn_reg_0\,
      R => '0'
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => soft_reset_clr,
      I1 => s_soft_reset_i,
      I2 => mm2s_halt_cmplt,
      I3 => \GNE_SYNC_RESET.s_soft_reset_i_reg_1\,
      I4 => soft_reset,
      O => \GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0\
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.s_soft_reset_i_i_1_n_0\,
      Q => s_soft_reset_i,
      R => '0'
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dm_mm2s_scndry_resetn,
      Q => \^out\,
      R => '0'
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_10_out,
      D => '0',
      Q => sft_rst_dly1,
      S => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_10_out,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_10_out,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_10_out,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_10_out,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_10_out,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => p_10_out,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => s_soft_reset_i_re
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
dm_prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dm_mm2s_scndry_resetn,
      O => \GNE_SYNC_RESET.s_soft_reset_i_reg_0\
    );
\dmacr_i[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => \GNE_SYNC_RESET.scndry_resetn_reg_0\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => mm2s_cntrl_reset_out_n
    );
i_1755: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => n_0_1755
    );
resetn_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => scndry_out,
      I2 => min_assert_sftrst,
      O => dm_mm2s_scndry_resetn
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => soft_reset_re0,
      Q => soft_reset_re,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_smple_sm is
  port (
    p_9_out : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    \FSM_sequential_smpl_cs_reg[0]_0\ : out STD_LOGIC;
    sts_received_clr_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_halted_set0 : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\ : out STD_LOGIC_VECTOR ( 59 downto 0 );
    halted1 : in STD_LOGIC;
    write_cmnd_cmb : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    all_is_idle_d1 : in STD_LOGIC;
    sts_received_clr_reg_1 : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    cmnds_queued_reg_0 : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    mm2s_length_wren : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt_cmplt : in STD_LOGIC;
    \FSM_sequential_smpl_cs_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_1_out__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_dma_smple_sm;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_smple_sm is
  signal \FSM_sequential_smpl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_smpl_cs_reg[0]_0\ : STD_LOGIC;
  signal \GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmnds_queued : STD_LOGIC;
  signal cmnds_queued_i_1_n_0 : STD_LOGIC;
  signal idle_i_4_n_0 : STD_LOGIC;
  signal p_10_out_0 : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal smpl_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sts_received_clr_cmb : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_smpl_cs_reg[0]\ : label is "execute_xfer:01,wait_status:10,idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_smpl_cs_reg[1]\ : label is "execute_xfer:01,wait_status:10,idle:00";
begin
  \FSM_sequential_smpl_cs_reg[0]_0\ <= \^fsm_sequential_smpl_cs_reg[0]_0\;
  \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(59 downto 0) <= \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(59 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_9_out <= \^p_9_out\;
\FSM_sequential_smpl_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005755"
    )
        port map (
      I0 => \^q\(0),
      I1 => cmnds_queued_reg_0,
      I2 => soft_reset,
      I3 => \FSM_sequential_smpl_cs_reg[0]_1\,
      I4 => \^q\(1),
      O => smpl_ns(0)
    );
\FSM_sequential_smpl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666676666666666"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => cmnds_queued,
      I3 => mm2s_length_wren,
      I4 => mm2s_stop_i,
      I5 => mm2s_dmacr(0),
      O => \FSM_sequential_smpl_cs[1]_i_1_n_0\
    );
\FSM_sequential_smpl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \FSM_sequential_smpl_cs[1]_i_1_n_0\,
      D => smpl_ns(0),
      Q => \^q\(0),
      R => halted1
    );
\FSM_sequential_smpl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \FSM_sequential_smpl_cs[1]_i_1_n_0\,
      D => D(0),
      Q => \^q\(1),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      I2 => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(27),
      O => \GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1_n_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => soft_reset,
      I3 => cmnds_queued_reg_0,
      I4 => \FSM_sequential_smpl_cs_reg[0]_1\,
      I5 => \out\,
      O => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(0),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(0),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(10),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(10),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(11),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(11),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(12),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(12),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(13),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(13),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(14),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(14),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(15),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(15),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(16),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(16),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(17),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(17),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(18),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(18),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(19),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(19),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(1),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(1),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(20),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(20),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(21),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(21),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(22),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(22),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(23),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(23),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(24),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(24),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(25),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(25),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \p_1_out__0\(0),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(26),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(2),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(2),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_CMD_BTT_EQL_23.cmnd_data[33]_i_1_n_0\,
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(27),
      R => '0'
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(0),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(28),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(1),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(29),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(2),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(30),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(3),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(31),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(4),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(32),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(3),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(3),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(5),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(33),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(6),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(34),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(7),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(35),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(8),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(36),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(9),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(37),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(10),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(38),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(11),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(39),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(12),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(40),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(13),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(41),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(14),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(42),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(4),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(4),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(15),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(43),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(16),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(44),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(17),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(45),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(18),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(46),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(19),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(47),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(20),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(48),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(21),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(49),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(22),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(50),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(23),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(51),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(24),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(52),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(5),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(5),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(25),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(53),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(26),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(54),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(27),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(55),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(28),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(56),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(29),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(57),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(30),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(58),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(31),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(59),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(6),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(6),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(7),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(7),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(8),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(8),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(9),
      Q => \^gen_cmd_btt_eql_23.cmnd_data_reg[66]_0\(9),
      R => halted1
    );
\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => p_10_out_0,
      R => halted1
    );
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_10_out_0,
      I1 => s_axis_mm2s_cmd_tready,
      I2 => \FSM_sequential_smpl_cs_reg[0]_1\,
      O => \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\
    );
all_is_idle_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000DF"
    )
        port map (
      I0 => mm2s_length_wren,
      I1 => mm2s_stop_i,
      I2 => mm2s_dmacr(0),
      I3 => cmnds_queued,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => p_10_out
    );
cmnds_queued_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A88"
    )
        port map (
      I0 => \out\,
      I1 => p_10_out_0,
      I2 => sts_received_clr_reg_1,
      I3 => cmnds_queued,
      I4 => soft_reset,
      I5 => cmnds_queued_reg_0,
      O => cmnds_queued_i_1_n_0
    );
cmnds_queued_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => cmnds_queued_i_1_n_0,
      Q => cmnds_queued,
      R => '0'
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000E000E0"
    )
        port map (
      I0 => p_15_out,
      I1 => idle_reg_0,
      I2 => \out\,
      I3 => p_16_out,
      I4 => \^fsm_sequential_smpl_cs_reg[0]_0\,
      I5 => all_is_idle_d1,
      O => idle_reg
    );
idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040004"
    )
        port map (
      I0 => idle_i_4_n_0,
      I1 => mm2s_dmacr(0),
      I2 => all_is_idle_d1,
      I3 => mm2s_length_wren,
      I4 => cmnds_queued_reg_0,
      I5 => soft_reset,
      O => p_15_out
    );
idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFEFEFEFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => cmnds_queued,
      I3 => mm2s_dmacr(0),
      I4 => mm2s_stop_i,
      I5 => mm2s_length_wren,
      O => \^fsm_sequential_smpl_cs_reg[0]_0\
    );
idle_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cmnds_queued,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => idle_i_4_n_0
    );
mm2s_halted_set_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000001"
    )
        port map (
      I0 => mm2s_dmacr(0),
      I1 => cmnds_queued,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => mm2s_stop_i,
      I5 => mm2s_halt_cmplt,
      O => mm2s_halted_set0
    );
sts_received_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sts_received_clr_reg_1,
      I3 => cmnds_queued_reg_0,
      I4 => soft_reset,
      O => sts_received_clr_cmb
    );
sts_received_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_received_clr_cmb,
      Q => \^p_9_out\,
      R => halted1
    );
sts_received_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^p_9_out\,
      I1 => \out\,
      I2 => sts_received_clr_reg_1,
      I3 => m_axis_mm2s_sts_tvalid_int,
      O => sts_received_clr_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_sofeof_gen is
  port (
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 1 downto 0 );
    halted1 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_dma_sofeof_gen;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_sofeof_gen is
  signal \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[0]_INST_0\ : label is "soft_lutpair2";
begin
  axi_dma_tstvec(1 downto 0) <= \^axi_dma_tstvec\(1 downto 0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_0_out,
      Q => s_last_d1,
      R => halted1
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => m_axis_mm2s_tlast,
      Q => s_last,
      R => halted1
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => m_axis_mm2s_tready,
      Q => s_ready,
      R => halted1
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => halted1
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA0000"
    )
        port map (
      I0 => s_sof_generated,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => p_5_in,
      I4 => \out\,
      I5 => \^axi_dma_tstvec\(1),
      O => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_5_in,
      Q => s_valid_d1,
      R => halted1
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => m_axis_mm2s_tvalid,
      Q => s_valid,
      R => halted1
    );
\axi_dma_tstvec[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_sof_generated,
      I3 => s_ready,
      I4 => s_valid,
      O => \^axi_dma_tstvec\(0)
    );
\axi_dma_tstvec[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404000000000"
    )
        port map (
      I0 => s_last_d1,
      I1 => s_valid,
      I2 => s_ready,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last,
      O => \^axi_dma_tstvec\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_cdc_sync is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_cdc_sync;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_cdc_sync_0 is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNNA_BD_axi_dma_W_0_cdc_sync_0 : entity is "cdc_sync";
end CNNA_BD_axi_dma_W_0_cdc_sync_0;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_cdc_sync_0 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    sig_next_sequential_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal \^sig_coelsc_reg_full_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair206";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\;
  sig_coelsc_reg_full_reg <= \^sig_coelsc_reg_full_reg\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0101000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => \^q\(1),
      I3 => sig_wr_fifo_0,
      I4 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^sig_next_sequential_reg_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^sig_next_sequential_reg_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"017F0180"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo_0,
      I2 => \^q\(1),
      I3 => \^sig_next_sequential_reg_reg\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBFF"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => m_axi_mm2s_rready(1),
      I4 => m_axi_mm2s_rready(0),
      I5 => m_axi_mm2s_rready(2),
      O => \^sig_coelsc_reg_full_reg\
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[0]_0\(1),
      I3 => \sig_dbeat_cntr_reg[0]_0\(0),
      I4 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      O => \^e\(0)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74FF000074000000"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => sig_last_dbeat_reg_0,
      I3 => \^e\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_dqual_reg_empty_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => m_axi_mm2s_rlast,
      I2 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => m_axi_mm2s_rlast_0
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I1 => sig_next_sequential_reg,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_cmd_cmplt_reg_i_4_n_0,
      O => \^sig_next_sequential_reg_reg\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => full,
      I1 => sig_dqual_reg_empty_reg_0,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_coelsc_reg_full_reg\,
      O => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I1 => sig_rd_empty,
      I2 => sig_next_calc_error_reg,
      I3 => sig_rsc2stat_status_valid,
      I4 => sig_stat2rsc_status_ready,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axi_mm2s_rready(0),
      I1 => m_axi_mm2s_rready(1),
      I2 => m_axi_mm2s_rready(2),
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_1 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_1 : entity is "cntr_incr_decr_addn_f";
end CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_1;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_ok_to_post_rd_addr_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair125";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_ok_to_post_rd_addr_reg <= \^sig_ok_to_post_rd_addr_reg\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009200"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_ok_to_post_rd_addr_reg\,
      I2 => sig_wr_fifo,
      I3 => \^q\(1),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \^sig_ok_to_post_rd_addr_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A69AA6A6A6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_ok_to_post_rd_addr_reg\,
      I2 => \^q\(0),
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^q\(1),
      I2 => sig_wr_fifo,
      I3 => \^sig_ok_to_post_rd_addr_reg\,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_sf_allow_addr_req,
      I1 => sig_addr_reg_empty,
      I2 => sig_data2addr_stop_req,
      I3 => sig_rd_empty,
      O => \^sig_ok_to_post_rd_addr_reg\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_sf_allow_addr_req,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_4 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    sig_pop_data_fifo : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_4 : entity is "cntr_incr_decr_addn_f";
end CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_4;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_4 is
  signal \INFERRED_GEN.cnt_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair89";
begin
  \INFERRED_GEN.cnt_i_reg[2]_0\ <= \^inferred_gen.cnt_i_reg[2]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => FIFO_Full_reg,
      I2 => \^q\(2),
      I3 => FIFO_Full_reg_0,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => \^q\(2),
      I1 => dout(0),
      I2 => sig_pop_data_fifo,
      I3 => \INFERRED_GEN.cnt_i_reg[2]_1\,
      O => \^inferred_gen.cnt_i_reg[2]_0\
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => sig_pop_data_fifo,
      I1 => \^q\(2),
      I2 => \INFERRED_GEN.cnt_i_reg[2]_1\,
      O => E(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_mstr2sf_cmd_valid,
      I4 => \^inferred_gen.cnt_i_reg[2]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08F7FF00F70800"
    )
        port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \^q\(0),
      I4 => \^inferred_gen.cnt_i_reg[2]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550888FFFF5111"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[2]_1\,
      I2 => sig_pop_data_fifo,
      I3 => dout(0),
      I4 => \^q\(2),
      I5 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E888888"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]_0\,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => sig_mstr2sf_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_dynshreg_f is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_dynshreg_f;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(42 downto 0) <= \^out\(42 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \^out\(42)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(42),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized0\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    sig_wr_fifo_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 43 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized0\ is
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair207";
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  sig_wr_fifo_0 <= \^sig_wr_fifo_0\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => sig_cmd_fifo_data_out(15)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => sig_cmd_fifo_data_out(14)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^sig_wr_fifo_0\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo_0\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \out\(34)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B88BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[4]\,
      I4 => Q(3),
      I5 => Q(2),
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(5),
      I3 => \sig_dbeat_cntr_reg[5]\,
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(6),
      I3 => \sig_dbeat_cntr_reg[6]\,
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(15),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(7),
      I3 => Q(6),
      I4 => \sig_dbeat_cntr_reg[6]\,
      O => D(7)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[1]\,
      I3 => sig_first_dbeat,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => sig_cmd_fifo_data_out(12),
      I2 => sig_cmd_fifo_data_out(10),
      I3 => sig_cmd_fifo_data_out(8),
      I4 => sig_last_dbeat_i_4_n_0,
      O => \^inferred_gen.cnt_i_reg[0]\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_cmd_fifo_data_out(15),
      I2 => sig_cmd_fifo_data_out(11),
      I3 => sig_cmd_fifo_data_out(13),
      O => sig_last_dbeat_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized1\ is
  port (
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_pop_data_fifo : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized1\ is
  signal \^sig_cmd2dre_valid_reg\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 12 downto 4 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sig_cmd2dre_valid_reg <= \^sig_cmd2dre_valid_reg\;
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(4),
      I1 => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      I2 => sig_pop_data_fifo,
      I3 => dout(0),
      I4 => Q(2),
      O => D(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(5),
      I1 => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      I2 => sig_pop_data_fifo,
      I3 => dout(0),
      I4 => Q(2),
      O => D(1)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      I2 => sig_pop_data_fifo,
      I3 => dout(0),
      I4 => Q(2),
      O => D(2)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      I2 => sig_pop_data_fifo,
      I3 => dout(0),
      I4 => Q(2),
      O => D(3)
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35300000"
    )
        port map (
      I0 => sig_pop_data_fifo,
      I1 => sig_cmd_fifo_data_out(12),
      I2 => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0\,
      I3 => p_7_out,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(5)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(4)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2sf_cmd_valid,
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      O => \^sig_cmd2dre_valid_reg\
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2dre_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair106";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__1_n_0\
    );
\count_value_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__1_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized1\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => count_value_i(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => count_value_i(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    leaving_empty0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[6]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[10]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair93";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__2_n_0\
    );
\count_value_i[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2__0_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \count_value_i_reg_n_0_[11]\,
      O => \count_value_i[11]_i_1__0_n_0\
    );
\count_value_i[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2__0_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[10]_i_1__2_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[11]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[11]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F7000000F0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I1 => going_full1,
      I2 => going_afull,
      I3 => clr_full,
      I4 => rst,
      I5 => almost_full,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => ram_wr_en_pf,
      O => going_afull
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(10),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \^q\(9),
      I4 => \grdc.rd_data_count_i_reg[11]\(9),
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000008000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\,
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\,
      I3 => \^q\(9),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9),
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[11]\(6),
      I2 => \grdc.rd_data_count_i_reg[11]\(8),
      I3 => \^q\(8),
      I4 => \grdc.rd_data_count_i_reg[11]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[11]\(0),
      I2 => \grdc.rd_data_count_i_reg[11]\(2),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[11]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[11]\(3),
      I2 => \grdc.rd_data_count_i_reg[11]\(5),
      I3 => \^q\(5),
      I4 => \grdc.rd_data_count_i_reg[11]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \grdc.rd_data_count_i_reg[11]\(10),
      O => \count_value_i_reg[10]_1\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[11]\(9),
      O => \count_value_i_reg[10]_1\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[11]\(8),
      O => \count_value_i_reg[10]_1\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[11]\(7),
      O => \count_value_i_reg[7]_0\(6)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[11]\(6),
      O => \count_value_i_reg[7]_0\(5)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[11]\(5),
      O => \count_value_i_reg[7]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[11]\(4),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[11]\(3),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[11]\(2),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[11]\(1),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(10),
      O => S(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6),
      O => \count_value_i_reg[6]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7),
      O => \count_value_i_reg[6]_0\(5)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(10),
      I1 => \grdc.rd_data_count_i_reg[11]\(10),
      I2 => \count_value_i_reg_n_0_[11]\,
      I3 => \grdc.rd_data_count_i_reg[11]\(11),
      O => \count_value_i_reg[10]_0\(3)
    );
\gwdc.wr_data_count_i[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[11]\(9),
      I2 => \^q\(10),
      I3 => \grdc.rd_data_count_i_reg[11]\(10),
      O => \count_value_i_reg[10]_0\(2)
    );
\gwdc.wr_data_count_i[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \grdc.rd_data_count_i_reg[11]\(9),
      O => \count_value_i_reg[10]_0\(1)
    );
\gwdc.wr_data_count_i[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[11]\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[11]\(8),
      O => \count_value_i_reg[10]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[11]\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[11]\(6),
      O => \count_value_i_reg[6]_1\(3)
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[11]\(5),
      O => \count_value_i_reg[6]_1\(2)
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[11]\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[11]\(4),
      O => \count_value_i_reg[6]_1\(1)
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[11]\(3),
      O => \count_value_i_reg[6]_1\(0)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[11]\(1),
      O => \count_value_i_reg[1]_0\(0)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[11]\(7),
      O => \count_value_i_reg[6]_1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2_2\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2_2\ : entity is "xpm_counter_updn";
end \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2_2\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair100";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[11]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \count_value_i[11]_i_2_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(11),
      O => \count_value_i[11]_i_1_n_0\
    );
\count_value_i[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[11]_i_2_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[11]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[11]_i_1_n_0\,
      Q => \^q\(11),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[11]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[11]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(9),
      O => \count_value_i_reg[10]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\,
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => leaving_empty0,
      I4 => ram_wr_en_pf,
      I5 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(10),
      I1 => \^q\(10),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I3 => \^q\(9),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(7 downto 3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \count_value_i_reg[9]_0\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(2 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0),
      O(7 downto 0) => \count_value_i_reg[9]_0\(7 downto 0),
      S(7 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(7 downto 0)
    );
\gwdc.wr_data_count_i[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(8),
      O => \gwdc.wr_data_count_i[11]_i_2_n_0\
    );
\gwdc.wr_data_count_i[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(7),
      O => \gwdc.wr_data_count_i[11]_i_3_n_0\
    );
\gwdc.wr_data_count_i[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(6),
      O => \gwdc.wr_data_count_i[11]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(0),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_14_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(5),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(4),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(3),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(2),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(1),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \gwdc.wr_data_count_i_reg[11]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[11]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[11]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \gwdc.wr_data_count_i[11]_i_2_n_0\,
      DI(1) => \gwdc.wr_data_count_i[11]_i_3_n_0\,
      DI(0) => \gwdc.wr_data_count_i[11]_i_4_n_0\,
      O(7 downto 4) => \NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \grdc.rd_data_count_i_reg[11]\(3 downto 0)
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair96";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2__1_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__3_n_0\
    );
\count_value_i[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__3_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2__1_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__3_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__3_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__3_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__3_n_0\
    );
\count_value_i[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[10]_i_1__3_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__3_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_0\ : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3_3\ : entity is "xpm_counter_updn";
end \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3_3\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair103";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(9),
      O => \count_value_i_reg[10]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(0),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\,
      O(7 downto 3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg_0 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full_i216_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_xpm_fifo_reg_bit;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_xpm_fifo_reg_bit is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair99";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010FFFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i216_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => \gof.overflow_i_reg\,
      I2 => wr_en,
      I3 => Q(0),
      I4 => rst,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_xpm_fifo_rst is
  port (
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_xpm_fifo_rst;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_xpm_fifo_rst is
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[11]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair109";
begin
  \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) <= \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_wr_en_pf\,
      O => \gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F00D0"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \count_value_i_reg[10]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\,
      I3 => \guf.underflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 146 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 146 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 146 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 146 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 301056;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 147;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of CNNA_BD_axi_dma_W_0_xpm_memory_base : entity is 148;
end CNNA_BD_axi_dma_W_0_xpm_memory_base;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 301056;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\ : label is "soft_lutpair92";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 35;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 71;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_2\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1024;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 36;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 71;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_3\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 107;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 107;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 72;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 107;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_4\ : label is 107;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 107;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 107;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1024;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 72;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 107;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_5\ : label is 107;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 108;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 108;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 108;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 143;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 108;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_6\ : label is 143;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1024;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 108;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1024;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 108;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1024;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 108;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 143;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 1024;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 108;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : label is 143;
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\ : label is "soft_lutpair92";
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d3";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 144;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 146;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "p0_d3";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 144;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 146;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 301056;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 144;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 146;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 144;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : label is 146;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(67 downto 36),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(71 downto 68),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(67 downto 36),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(71 downto 68),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(67 downto 36),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(107 downto 104),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_5\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(107 downto 104),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(103 downto 72),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(107 downto 104),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_6\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDOUTB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDOUTB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDOUTB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDOUTB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDOUTB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDOUTB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDOUTB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDOUTB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDOUTB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDOUTB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDOUTB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDOUTB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDOUTB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDOUTB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDOUTB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDOUTB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDOUTB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDOUTB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDOUTB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDOUTB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDOUTB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDOUTB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDOUTB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDOUTB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDOUTB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDOUTB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDOUTB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDOUTB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDOUTB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDOUTB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDOUTB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDOUTPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDOUTPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDOUTPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASOUTSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(139 downto 108),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(143 downto 140),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36\,
      CASDINB(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37\,
      CASDINB(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38\,
      CASDINB(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39\,
      CASDINB(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40\,
      CASDINB(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41\,
      CASDINB(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42\,
      CASDINB(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43\,
      CASDINB(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44\,
      CASDINB(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45\,
      CASDINB(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46\,
      CASDINB(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47\,
      CASDINB(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48\,
      CASDINB(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49\,
      CASDINB(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50\,
      CASDINB(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51\,
      CASDINB(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52\,
      CASDINB(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53\,
      CASDINB(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54\,
      CASDINB(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55\,
      CASDINB(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56\,
      CASDINB(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57\,
      CASDINB(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58\,
      CASDINB(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59\,
      CASDINB(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60\,
      CASDINB(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61\,
      CASDINB(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62\,
      CASDINB(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63\,
      CASDINB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64\,
      CASDINB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65\,
      CASDINB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66\,
      CASDINB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67\,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136\,
      CASDINPB(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137\,
      CASDINPB(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138\,
      CASDINPB(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139\,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0\,
      CASINSBITERR => \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1\,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => enb,
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(139 downto 108),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => dina(143 downto 140),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(139 downto 108),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => doutb(143 downto 140),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEA(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ena,
      I1 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enb,
      I1 => addrb(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_8\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 3) => B"0000000000000",
      DINADIN(2 downto 0) => dina(146 downto 144),
      DINBDIN(15 downto 0) => B"0000000000000111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 3) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED\(15 downto 3),
      DOUTBDOUT(2 downto 0) => doutb(146 downto 144),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SLEEP => '0',
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_cmd_status;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized0\
     port map (
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      p_2_out => p_2_out,
      p_5_out => p_5_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_fifo
     port map (
      D(59 downto 0) => D(59 downto 0),
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_out => p_0_out,
      p_4_out => p_4_out,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_mm2s_mngr is
  port (
    p_10_out : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    mm2s_halted_set_reg : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    \FSM_sequential_smpl_cs_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_interr_i_reg : out STD_LOGIC;
    mm2s_slverr_i_reg : out STD_LOGIC;
    mm2s_decerr_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 59 downto 0 );
    halted1 : in STD_LOGIC;
    mm2s_decerr_i : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_dmasr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    mm2s_length_wren : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_1_out__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_dma_mm2s_mngr;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_mm2s_mngr is
  signal \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_3\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_8\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_5\ : STD_LOGIC;
  signal all_is_idle_d1 : STD_LOGIC;
  signal mm2s_halted_set0 : STD_LOGIC;
  signal mm2s_stop_i : STD_LOGIC;
  signal \^p_10_out\ : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal smpl_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smpl_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal write_cmnd_cmb : STD_LOGIC;
begin
  p_10_out <= \^p_10_out\;
  p_4_out <= \^p_4_out\;
  p_5_out <= \^p_5_out\;
\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_smple_sm
     port map (
      D(0) => smpl_ns(1),
      \FSM_sequential_smpl_cs_reg[0]_0\ => \FSM_sequential_smpl_cs_reg[0]\,
      \FSM_sequential_smpl_cs_reg[0]_1\ => \^p_4_out\,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(25 downto 0) => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\(25 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(59 downto 0) => D(59 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_1\(31 downto 0) => Q(31 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\ => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_8\,
      Q(1 downto 0) => smpl_cs(1 downto 0),
      all_is_idle_d1 => all_is_idle_d1,
      cmnds_queued_reg_0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_5\,
      halted1 => halted1,
      idle_reg => idle_reg,
      idle_reg_0 => idle_reg_0,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_length_wren => mm2s_length_wren,
      mm2s_stop_i => mm2s_stop_i,
      \out\ => \out\,
      p_10_out => \^p_10_out\,
      p_16_out => p_16_out,
      \p_1_out__0\(0) => \p_1_out__0\(0),
      p_9_out => p_9_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      soft_reset => soft_reset,
      sts_received_clr_reg_0 => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_3\,
      sts_received_clr_reg_1 => \^p_5_out\,
      write_cmnd_cmb => write_cmnd_cmb
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_mm2s_cmdsts_if
     port map (
      D(0) => smpl_ns(1),
      E(0) => E(0),
      \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\ => \^p_4_out\,
      \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1\ => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_8\,
      Q(1 downto 0) => smpl_cs(1 downto 0),
      dma_decerr_reg => dma_decerr_reg,
      dma_interr_reg => dma_interr_reg,
      dma_slverr_reg => dma_slverr_reg,
      halted1 => halted1,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_decerr_i_reg_0 => mm2s_decerr_i_reg,
      mm2s_error_reg_0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_5\,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_interr_i_reg_0 => mm2s_interr_i_reg,
      mm2s_slverr_i => mm2s_slverr_i,
      mm2s_slverr_i_reg_0 => mm2s_slverr_i_reg,
      mm2s_stop_i => mm2s_stop_i,
      \out\ => \out\,
      p_2_out => p_2_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      soft_reset => soft_reset,
      sts_received_i_reg_0 => \^p_5_out\,
      sts_received_i_reg_1 => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_3\,
      write_cmnd_cmb => write_cmnd_cmb
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_mm2s_sts_mngr
     port map (
      all_is_idle_d1 => all_is_idle_d1,
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      \axi_dma_tstvec[4]\ => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_5\,
      halted1 => halted1,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_halted_set_reg_0 => mm2s_halted_set_reg,
      \out\ => \out\,
      p_10_out => \^p_10_out\,
      p_16_out => p_16_out,
      p_9_out => p_9_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      soft_reset => soft_reset
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_stop_i,
      Q => p_11_out,
      R => halted1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_reg_module is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    rdy : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    mm2s_length_wren : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    mm2s_dmasr : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    soft_reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \p_1_out__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    soft_reset_re0 : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \dmacr_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\ : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_11_out : in STD_LOGIC;
    introut_reg : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    soft_reset_d1 : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_dma_reg_module;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_reg_module is
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_10\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_11\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_86\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_93\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_94\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_95\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_96\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_97\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_98\ : STD_LOGIC;
  signal \^gen_reg_for_smpl.buffer_address_i_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^dma_decerr_reg\ : STD_LOGIC;
  signal \^dma_interr_reg\ : STD_LOGIC;
  signal \^dma_slverr_reg\ : STD_LOGIC;
  signal dmacr_i : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \^dmacr_i_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle_reg\ : STD_LOGIC;
  signal ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^mm2s_dmasr\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal strm_valid_int2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of strm_valid_int2 : signal is "true";
  signal strm_valid_int_cdc_to : STD_LOGIC;
  attribute async_reg of strm_valid_int_cdc_to : signal is "true";
begin
  \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\(31 downto 0) <= \^gen_reg_for_smpl.buffer_address_i_reg[31]\(31 downto 0);
  Q(25 downto 0) <= \^q\(25 downto 0);
  dma_decerr_reg <= \^dma_decerr_reg\;
  dma_interr_reg <= \^dma_interr_reg\;
  dma_slverr_reg <= \^dma_slverr_reg\;
  \dmacr_i_reg[0]\(0) <= \^dmacr_i_reg[0]\(0);
  idle_reg <= \^idle_reg\;
  mm2s_dmasr <= \^mm2s_dmasr\;
  soft_reset <= \^soft_reset\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_lite_if
     port map (
      D(11 downto 6) => ip2axi_rddata1_out(31 downto 26),
      D(5) => ip2axi_rddata1_out(15),
      D(4 downto 0) => ip2axi_rddata1_out(11 downto 7),
      E(0) => p_1_in,
      \GEN_SYNC_READ.axi2ip_rdaddr_reg[4]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11\,
      \GEN_SYNC_READ.axi2ip_rdaddr_reg[5]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12\,
      \GEN_SYNC_READ.axi2ip_rdaddr_reg[5]_1\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0\(0) => \^dmacr_i_reg[0]\(0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_10\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_11\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ => \^idle_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(7) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(6) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(5) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(4) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(3) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_93\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_94\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_95\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_96\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(19 downto 10) => \^gen_reg_for_smpl.buffer_address_i_reg[31]\(25 downto 16),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(9 downto 7) => \^gen_reg_for_smpl.buffer_address_i_reg[31]\(14 downto 12),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_0\(6 downto 0) => \^gen_reg_for_smpl.buffer_address_i_reg[31]\(6 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_97\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[25]_1\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_98\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ => \^soft_reset\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\ => \^dma_interr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_86\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(0) => mm2s_dmacr(3),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ => \^dma_slverr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ => \^dma_decerr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ => \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\ => \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\,
      Q(19 downto 10) => \^q\(25 downto 16),
      Q(9 downto 7) => \^q\(14 downto 12),
      Q(6 downto 0) => \^q\(6 downto 0),
      SR(0) => SR(0),
      SS(0) => dmacr_i(23),
      \dmacr_i_reg[23]\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14\,
      \dmacr_i_reg[23]_0\ => introut_reg,
      mm2s_dmasr => \^mm2s_dmasr\,
      \out\ => \out\,
      p_0_in1_in => p_0_in1_in,
      p_2_out(1) => p_2_out(10),
      p_2_out(0) => p_2_out(0),
      p_4_out => p_4_out,
      rdy => rdy,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(17 downto 16) => s_axi_lite_wdata(25 downto 24),
      s_axi_lite_wdata(15 downto 0) => s_axi_lite_wdata(15 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_register
     port map (
      D(11 downto 6) => ip2axi_rddata1_out(31 downto 26),
      D(5) => ip2axi_rddata1_out(15),
      D(4 downto 0) => ip2axi_rddata1_out(11 downto 7),
      E(0) => p_1_in,
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31 downto 0) => \^gen_reg_for_smpl.buffer_address_i_reg[31]\(31 downto 0),
      \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(25 downto 0) => \^q\(25 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_13\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_11\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[7]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_12\,
      Q(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9\,
      Q(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_10\,
      Q(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_11\,
      SS(0) => dmacr_i(23),
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      dma_decerr_reg_0 => \^dma_decerr_reg\,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_interr_reg_0 => \^dma_interr_reg\,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => \^dma_slverr_reg\,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\(0) => \^dmacr_i_reg[0]\(0),
      \dmacr_i_reg[23]_0\(7) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89\,
      \dmacr_i_reg[23]_0\(6) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90\,
      \dmacr_i_reg[23]_0\(5) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91\,
      \dmacr_i_reg[23]_0\(4) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92\,
      \dmacr_i_reg[23]_0\(3) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_93\,
      \dmacr_i_reg[23]_0\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_94\,
      \dmacr_i_reg[23]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_95\,
      \dmacr_i_reg[23]_0\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_96\,
      \dmacr_i_reg[25]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_97\,
      \dmacr_i_reg[25]_0\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_98\,
      \dmacr_i_reg[2]_0\ => \^soft_reset\,
      \dmacr_i_reg[4]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_86\,
      \dmacr_i_reg[4]_0\(0) => mm2s_dmacr(3),
      \dmacr_i_reg[4]_1\(0) => \dmacr_i_reg[4]\(0),
      err_irq_reg_0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12\,
      halted_reg_0 => halted_reg,
      idle_reg_0 => \^idle_reg\,
      idle_reg_1 => idle_reg_0,
      introut_reg_0 => introut_reg,
      ioc_irq_reg_0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13\,
      mm2s_dmasr => \^mm2s_dmasr\,
      mm2s_introut => mm2s_introut,
      mm2s_length_wren => mm2s_length_wren,
      p_0_in1_in => p_0_in1_in,
      p_11_out => p_11_out,
      \p_1_out__0\(0) => \p_1_out__0\(0),
      p_2_out(1) => p_2_out(10),
      p_2_out(0) => p_2_out(0),
      p_4_out => p_4_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wdata_18_sp_1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14\,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => strm_valid_int2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => strm_valid_int_cdc_to
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GNE_SYNC_RESET.prmry_resetn_reg\ : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg\ : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    soft_reset_clr : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GNE_SYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_lite_awaddr[6]\ : out STD_LOGIC;
    \GNE_SYNC_RESET.halt_i_reg\ : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdy : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    axi_resetn : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_dma_rst_module;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma_rst_module is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : signal is "no";
  signal \GEN_RESET_FOR_MM2S.RESET_I_n_8\ : STD_LOGIC;
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  attribute RTL_KEEP of m_axi_sg_hrdresetn : signal is "true";
  attribute equivalent_register_removal of m_axi_sg_hrdresetn : signal is "no";
  signal \^soft_reset_clr\ : STD_LOGIC;
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\;
  soft_reset_clr <= \^soft_reset_clr\;
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_reset
     port map (
      \GNE_SYNC_RESET.halt_i_reg_0\ => \GNE_SYNC_RESET.halt_i_reg\,
      \GNE_SYNC_RESET.min_assert_sftrst_reg_0\ => \GEN_RESET_FOR_MM2S.RESET_I_n_8\,
      \GNE_SYNC_RESET.prmry_resetn_reg_0\ => \GNE_SYNC_RESET.prmry_resetn_reg\,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ => \GNE_SYNC_RESET.s_soft_reset_i_reg\,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ => \GNE_SYNC_RESET.s_soft_reset_i_reg_0\,
      \GNE_SYNC_RESET.scndry_resetn_reg_0\(0) => \GNE_SYNC_RESET.scndry_resetn_reg\(0),
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      \out\ => \out\,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => m_axi_sg_hrdresetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      soft_reset => soft_reset,
      soft_reset_clr => \^soft_reset_clr\,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_MM2S.RESET_I_n_8\,
      Q => \^soft_reset_clr\,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I2 => rdy,
      O => \s_axi_lite_awaddr[6]\
    );
REG_HRD_RST: entity work.CNNA_BD_axi_dma_W_0_cdc_sync
     port map (
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => m_axi_sg_hrdresetn
    );
REG_HRD_RST_OUT: entity work.CNNA_BD_axi_dma_W_0_cdc_sync_0
     port map (
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_1
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.CNNA_BD_axi_dma_W_0_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_1 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_sequential_reg_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[15]\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 43 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_1 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal sig_wr_fifo_0 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rready(2 downto 0) => m_axi_mm2s_rready(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[0]_0\(1 downto 0) => Q(7 downto 6),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat_reg => DYNSHREG_F_I_n_1,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => \^sig_next_sequential_reg_reg\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo_0 => sig_wr_fifo_0
    );
DYNSHREG_F_I: entity work.\CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => DYNSHREG_F_I_n_1,
      Q(7 downto 0) => Q(7 downto 0),
      \in\(43 downto 0) => \in\(43 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(35 downto 0) => \out\(35 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[1]\ => \^sig_next_sequential_reg_reg\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_wr_fifo_0 => sig_wr_fifo_0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000EFE0E0E"
    )
        port map (
      I0 => sig_wr_fifo_0,
      I1 => sig_wr_fifo,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \sig_addr_cntr_im0_msh_reg[15]\,
      I4 => sig_inhibit_rdy_n_0,
      I5 => \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\,
      O => sig_cmd2addr_valid_reg
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFFFD0D0D0D0"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]\,
      I1 => \^fifo_full_reg_0\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\,
      I4 => sig_inhibit_rdy_n_1,
      I5 => sig_mstr2sf_cmd_valid,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_pop_data_fifo : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
  Q(0) <= \^q\(0);
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNNA_BD_axi_dma_W_0_cntr_incr_decr_addn_f_4
     port map (
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \^inferred_gen.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      dout(0) => dout(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_pop_data_fifo => sig_pop_data_fifo
    );
DYNSHREG_F_I: entity work.\CNNA_BD_axi_dma_W_0_dynshreg_f__parameterized1\
     port map (
      D(3 downto 0) => D(3 downto 0),
      FIFO_Full_reg => \INFERRED_GEN.cnt_i_reg[1]\,
      FIFO_Full_reg_0 => \^fifo_full_reg_0\,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0\ => \^inferred_gen.cnt_i_reg[2]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      dout(0) => dout(0),
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => p_7_out,
      sig_cmd2dre_valid_reg => \^sel\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_pop_data_fifo => sig_pop_data_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 146 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 146 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 301056;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 147;
  attribute READ_MODE : integer;
  attribute READ_MODE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 147;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of CNNA_BD_axi_dma_W_0_xpm_fifo_base : entity is 1;
end CNNA_BD_axi_dma_W_0_xpm_fifo_base;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i216_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdp_inst_n_41 : STD_LOGIC;
  signal rdp_inst_n_42 : STD_LOGIC;
  signal rdp_inst_n_43 : STD_LOGIC;
  signal rdp_inst_n_44 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal rst_d1_inst_n_7 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrp_inst_n_36 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_22 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_10 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_8 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 146 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair112";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair111";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 146;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 301056;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 147;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 148;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair111";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD4000"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => \^almost_empty\,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.\CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized1\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => count_value_i(1),
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_0,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_34,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(10),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[10]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(11),
      Q => diff_pntr_pf_q(11),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => diff_pntr_pf_q(10),
      I1 => diff_pntr_pf_q(11),
      I2 => diff_pntr_pf_q(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      O => prog_full_i216_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(1),
      I1 => diff_pntr_pf_q(5),
      I2 => diff_pntr_pf_q(2),
      I3 => diff_pntr_pf_q(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => diff_pntr_pf_q(8),
      I1 => diff_pntr_pf_q(9),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_7,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_13,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.CNNA_BD_axi_dma_W_0_xpm_memory_base
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(146 downto 0) => din(146 downto 0),
      dinb(146 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(146 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(146 downto 0),
      doutb(146 downto 0) => dout(146 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(11),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_3,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => wr_data_count(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(11),
      Q => wr_data_count(11),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => wr_data_count(9),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2\
     port map (
      DI(0) => rdp_inst_n_1,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      S(2) => rdp_inst_n_16,
      S(1) => rdp_inst_n_17,
      S(0) => rdp_inst_n_18,
      almost_full => \^almost_full\,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[10]_0\(3) => rdp_inst_n_19,
      \count_value_i_reg[10]_0\(2) => rdp_inst_n_20,
      \count_value_i_reg[10]_0\(1) => rdp_inst_n_21,
      \count_value_i_reg[10]_0\(0) => rdp_inst_n_22,
      \count_value_i_reg[10]_1\(2) => rdp_inst_n_42,
      \count_value_i_reg[10]_1\(1) => rdp_inst_n_43,
      \count_value_i_reg[10]_1\(0) => rdp_inst_n_44,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_14,
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_23,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_24,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_25,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_26,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_27,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_28,
      \count_value_i_reg[6]_1\(4) => rdp_inst_n_29,
      \count_value_i_reg[6]_1\(3) => rdp_inst_n_30,
      \count_value_i_reg[6]_1\(2) => rdp_inst_n_31,
      \count_value_i_reg[6]_1\(1) => rdp_inst_n_32,
      \count_value_i_reg[6]_1\(0) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_38,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_39,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_40,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_41,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(10) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(9) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(8) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(7) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(6) => wrpp2_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(5) => wrpp2_inst_n_5,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(4) => wrpp2_inst_n_6,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(3) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(2) => wrpp2_inst_n_8,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(1) => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_0\(0) => wrpp2_inst_n_10,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_34,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => wrp_inst_n_36,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => wrpp1_inst_n_22,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(10) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(1) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(0) => wrpp1_inst_n_10,
      \grdc.rd_data_count_i_reg[11]\(11) => wrp_inst_n_1,
      \grdc.rd_data_count_i_reg[11]\(10 downto 0) => wr_pntr_ext(10 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3\
     port map (
      Q(10) => rdpp1_inst_n_0,
      Q(9) => rdpp1_inst_n_1,
      Q(8) => rdpp1_inst_n_2,
      Q(7) => rdpp1_inst_n_3,
      Q(6) => rdpp1_inst_n_4,
      Q(5) => rdpp1_inst_n_5,
      Q(4) => rdpp1_inst_n_6,
      Q(3) => rdpp1_inst_n_7,
      Q(2) => rdpp1_inst_n_8,
      Q(1) => rdpp1_inst_n_9,
      Q(0) => rdpp1_inst_n_10,
      \count_value_i_reg[0]_0\ => rdp_inst_n_13,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.CNNA_BD_axi_dma_W_0_xpm_fifo_reg_bit
     port map (
      DI(0) => \p_1_in__0\,
      Q(0) => xpm_fifo_rst_inst_n_2,
      clr_full => clr_full,
      d_out_reg_0 => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ => rst_d1_inst_n_7,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      prog_full_i216_in => prog_full_i216_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      read_only => read_only,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized2_2\
     port map (
      D(11 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(11 downto 0),
      DI(1) => rdp_inst_n_14,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(11) => wrp_inst_n_1,
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      S(6) => rdp_inst_n_29,
      S(5) => rdp_inst_n_30,
      S(4) => rdp_inst_n_31,
      S(3) => rdp_inst_n_32,
      S(2) => rdp_inst_n_33,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[10]_0\ => wrp_inst_n_36,
      \count_value_i_reg[11]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[9]_0\(10 downto 0) => diff_pntr_pe(10 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\(9 downto 0) => rd_pntr_ext(10 downto 1),
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(10) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(8) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_9,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(2) => rdp_inst_n_42,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(1) => rdp_inst_n_43,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]\(0) => rdp_inst_n_44,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => \p_1_in__0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(7) => rdp_inst_n_35,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(6) => rdp_inst_n_36,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(5) => rdp_inst_n_37,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(4) => rdp_inst_n_38,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(3) => rdp_inst_n_39,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(2) => rdp_inst_n_40,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(1) => rdp_inst_n_41,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0) => xpm_fifo_rst_inst_n_8,
      \grdc.rd_data_count_i_reg[11]\(3) => rdp_inst_n_19,
      \grdc.rd_data_count_i_reg[11]\(2) => rdp_inst_n_20,
      \grdc.rd_data_count_i_reg[11]\(1) => rdp_inst_n_21,
      \grdc.rd_data_count_i_reg[11]\(0) => rdp_inst_n_22,
      \gwdc.wr_data_count_i_reg[7]\(0) => count_value_i(1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized3_3\
     port map (
      D(10 downto 0) => diff_pntr_pf_q0(11 downto 1),
      DI(0) => rdp_inst_n_1,
      Q(10) => wrpp1_inst_n_0,
      Q(9) => wrpp1_inst_n_1,
      Q(8) => wrpp1_inst_n_2,
      Q(7) => wrpp1_inst_n_3,
      Q(6) => wrpp1_inst_n_4,
      Q(5) => wrpp1_inst_n_5,
      Q(4) => wrpp1_inst_n_6,
      Q(3) => wrpp1_inst_n_7,
      Q(2) => wrpp1_inst_n_8,
      Q(1) => wrpp1_inst_n_9,
      Q(0) => wrpp1_inst_n_10,
      S(2) => rdp_inst_n_16,
      S(1) => rdp_inst_n_17,
      S(0) => rdp_inst_n_18,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[10]_0\ => wrpp1_inst_n_22,
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(9) => rd_pntr_ext(10),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\(8 downto 0) => rd_pntr_ext(8 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => rdp_inst_n_23,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => rdp_inst_n_24,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_25,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_26,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_27,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_28,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ => rdp_inst_n_13,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\CNNA_BD_axi_dma_W_0_xpm_counter_updn__parameterized0\
     port map (
      Q(10) => wrpp2_inst_n_0,
      Q(9) => wrpp2_inst_n_1,
      Q(8) => wrpp2_inst_n_2,
      Q(7) => wrpp2_inst_n_3,
      Q(6) => wrpp2_inst_n_4,
      Q(5) => wrpp2_inst_n_5,
      Q(4) => wrpp2_inst_n_6,
      Q(3) => wrpp2_inst_n_7,
      Q(2) => wrpp2_inst_n_8,
      Q(1) => wrpp2_inst_n_9,
      Q(0) => wrpp2_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.CNNA_BD_axi_dma_W_0_xpm_fifo_rst
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[10]\ => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_0\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_5,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\(0) => xpm_fifo_rst_inst_n_2,
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1\(0) => \gen_fwft.count_rst\,
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_srl_fifo_f is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_srl_fifo_f;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_sequential_reg_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[15]\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 43 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2_0\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(43 downto 0) => \in\(43 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rready(2 downto 0) => m_axi_mm2s_rready(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(35 downto 0) => \out\(35 downto 0),
      \sig_addr_cntr_im0_msh_reg[15]\ => \sig_addr_cntr_im0_msh_reg[15]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo => sig_wr_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_cmd2dre_valid_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_pop_data_fifo : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNNA_BD_axi_dma_W_0_srl_fifo_rbu_f__parameterized1\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      dout(0) => dout(0),
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => p_7_out,
      sel => sig_cmd2dre_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_pop_data_fifo => sig_pop_data_fifo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 146 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 146 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 147;
  attribute READ_MODE : string;
  attribute READ_MODE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 147;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync : entity is "TRUE";
end CNNA_BD_axi_dma_W_0_xpm_fifo_sync;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 301056;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2043;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 147;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 147;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 12;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.CNNA_BD_axi_dma_W_0_xpm_fifo_base
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(146 downto 0) => din(146 downto 0),
      dout(146 downto 0) => dout(146 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => wr_data_count(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg2 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.CNNA_BD_axi_dma_W_0_srl_fifo_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_ok_to_post_rd_addr_reg => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => \sig_init_done_i_1__0_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_init_done_i_1__0_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_reset_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_push_dqual_reg17_out : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_coelsc_reg_full_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[15]\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_mm2s_rready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 43 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(43 downto 0) => \in\(43 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rready(2 downto 0) => m_axi_mm2s_rready(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(35 downto 0) => \out\(35 downto 0),
      \sig_addr_cntr_im0_msh_reg[15]\ => \sig_addr_cntr_im0_msh_reg[15]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      sig_coelsc_reg_full_reg => sig_coelsc_reg_full_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_push_dqual_reg17_out,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo => sig_wr_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_pop_data_fifo : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNNA_BD_axi_dma_W_0_srl_fifo_f__parameterized1\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      dout(0) => dout(0),
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => p_7_out,
      sig_cmd2dre_valid_reg => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_pop_data_fifo => sig_pop_data_fifo
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 144 downto 0 );
    empty : out STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[11]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 146 downto 0 );
    sig_pop_data_fifo : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CNNA_BD_axi_dma_W_0_sync_fifo_fg;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_sync_fifo_fg is
  signal \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 144 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ : STD_LOGIC;
  signal p_4_out_1 : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 144 to 144 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sig_ok_to_post_rd_addr_i_2_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_17\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_174\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_2 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \OMIT_UNPACKING.lsig_cmd_loaded_i_1\ : label is "soft_lutpair119";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 147;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 147;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_25\ : label is "soft_lutpair120";
begin
  dout(144 downto 0) <= \^dout\(144 downto 0);
  empty <= \^empty\;
  \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ <= \^gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\;
FIFO_Full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sig_flush_db1_reg,
      I1 => sig_pop_data_fifo,
      I2 => \^dout\(144),
      O => \OMIT_UNPACKING.lsig_cmd_loaded_reg\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0\,
      I2 => \^dout\(131),
      I3 => \^dout\(132),
      I4 => \^dout\(130),
      I5 => \^dout\(129),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^dout\(140),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6_n_0\,
      I3 => \^dout\(138),
      I4 => \^dout\(139),
      I5 => \^dout\(135),
      O => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dout\(143),
      I1 => \^dout\(142),
      I2 => \^dout\(141),
      O => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(137),
      I1 => \^dout\(136),
      I2 => \^dout\(134),
      I3 => \^dout\(133),
      O => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6_n_0\
    );
\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      I1 => \^dout\(143),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\(0)
    );
\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^dout\(140),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0\,
      I2 => \^dout\(143),
      I3 => \^dout\(142),
      I4 => \^dout\(141),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\(0)
    );
\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_data_fifo_data_out(144),
      I1 => sig_flush_db1_reg,
      I2 => \^empty\,
      O => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0\
    );
\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0\,
      I1 => \^dout\(143),
      I2 => \^dout\(142),
      I3 => \^dout\(141),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\(0)
    );
\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^empty\,
      I1 => sig_flush_db1_reg,
      I2 => sig_data_fifo_data_out(144),
      I3 => \^dout\(142),
      I4 => \^dout\(143),
      O => \gen_fwft.empty_fwft_i_reg\(0)
    );
\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^empty\,
      I1 => sig_flush_db1_reg,
      I2 => sig_data_fifo_data_out(144),
      I3 => \^dout\(143),
      O => \gen_fwft.empty_fwft_i_reg_0\(0)
    );
\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^empty\,
      I1 => sig_flush_db1_reg,
      I2 => sig_data_fifo_data_out(144),
      O => \gen_fwft.empty_fwft_i_reg_1\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\,
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0\,
      I2 => \^dout\(131),
      I3 => \^dout\(132),
      I4 => \^dout\(130),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^dout\(133),
      I1 => \^dout\(134),
      I2 => \^gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\,
      I3 => \^dout\(131),
      I4 => \^dout\(132),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^dout\(133),
      I1 => \^dout\(134),
      I2 => \^gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\,
      I3 => \^dout\(132),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\(0)
    );
\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\,
      I1 => \^dout\(143),
      I2 => \^dout\(142),
      I3 => \^dout\(141),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\(0)
    );
\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\,
      I1 => \^dout\(134),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\(0)
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4_n_0\,
      I1 => \^dout\(141),
      I2 => \^dout\(142),
      I3 => \^dout\(135),
      I4 => \^dout\(139),
      I5 => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5_n_0\,
      O => \^gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^empty\,
      I1 => sig_flush_db1_reg,
      I2 => sig_data_fifo_data_out(144),
      I3 => \^dout\(140),
      O => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4_n_0\
    );
\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(143),
      I1 => \^dout\(138),
      I2 => \^dout\(137),
      I3 => \^dout\(136),
      O => \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5_n_0\
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      I1 => \^dout\(143),
      I2 => \^dout\(138),
      I3 => \^dout\(137),
      I4 => \^dout\(136),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\(0)
    );
\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^dout\(139),
      I1 => \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0\,
      I2 => \^dout\(140),
      I3 => \^dout\(141),
      I4 => \^dout\(142),
      O => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\
    );
\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      I1 => \^dout\(137),
      I2 => \^dout\(138),
      I3 => \^dout\(143),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\(0)
    );
\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0\,
      I1 => \^dout\(138),
      I2 => \^dout\(143),
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\(0)
    );
\OMIT_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F0F"
    )
        port map (
      I0 => sig_pop_data_fifo,
      I1 => \^dout\(144),
      I2 => \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\(0),
      I3 => sig_flush_db1_reg,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0\
    );
sig_flush_db1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAA0000"
    )
        port map (
      I0 => p_4_out_1,
      I1 => \^empty\,
      I2 => sig_flush_db1_reg,
      I3 => sig_data_fifo_data_out(144),
      I4 => sig_pop_data_fifo,
      I5 => sig_flush_db1,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_8\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_2_n_0,
      I1 => sig_data_fifo_wr_cnt(11),
      I2 => sig_ok_to_post_rd_addr_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_ok_to_post_rd_addr_reg_0,
      O => \gwdc.wr_data_count_i_reg[11]\
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFF11111111"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_4_n_0,
      I1 => Q(3),
      I2 => sig_data_fifo_wr_cnt(10),
      I3 => sig_data_fifo_wr_cnt(9),
      I4 => sig_data_fifo_wr_cnt(8),
      I5 => sig_ok_to_post_rd_addr_reg_1,
      O => sig_ok_to_post_rd_addr_i_2_n_0
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFF0040F4FF"
    )
        port map (
      I0 => Q(0),
      I1 => sig_data_fifo_wr_cnt(8),
      I2 => sig_data_fifo_wr_cnt(9),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sig_data_fifo_wr_cnt(10),
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.CNNA_BD_axi_dma_W_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\,
      data_valid => \xpm_fifo_instance.xpm_fifo_sync_inst_n_174\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(146 downto 0) => din(146 downto 0),
      dout(146) => p_4_out_1,
      dout(145) => \^dout\(144),
      dout(144) => sig_data_fifo_data_out(144),
      dout(143 downto 0) => \^dout\(143 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => sig_pop_data_fifo,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => SR(0),
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_17\,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(11 downto 0) => sig_data_fifo_wr_cnt(11 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \out\,
      I1 => sig_dre2skid_wvalid,
      I2 => sig_flush_db1_reg,
      I3 => \^empty\,
      O => sig_s_ready_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_reg_0 : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_addr_cntl;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_posted_to_axi_reg_0 <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      SR(0) => SR(0),
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(42) => p_1_out(50),
      \out\(41 downto 40) => p_1_out(47 downto 46),
      \out\(39 downto 0) => p_1_out(43 downto 4),
      sig_addr_reg_empty => \^sig_addr_reg_empty\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_reset_reg => sig_reset_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => m_axi_mm2s_arready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_mm2s_arlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_mm2s_arlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_mm2s_arlen(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_mm2s_arlen(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_mm2s_arlen(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_mm2s_arlen(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_mm2s_arlen(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_48\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 18 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_dly3_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    sig_rd_sts_decerr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \sig_addr_cntr_im0_msh_reg[15]\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \FSM_onehot_sig_pcc_sm_state[6]_i_2\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 43 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 52 downto 16 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_full_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_first_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg17_out : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_23_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_24_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of sig_first_dbeat_i_2 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_5 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_3 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_23\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_5\ : label is "soft_lutpair213";
begin
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \FSM_onehot_sig_pcc_sm_state[6]_i_2\,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => SR(0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      \in\(43 downto 0) => \in\(43 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\,
      m_axi_mm2s_rready(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(35 downto 32) => sig_cmd_fifo_data_out(52 downto 49),
      \out\(31 downto 0) => sig_cmd_fifo_data_out(47 downto 16),
      \sig_addr_cntr_im0_msh_reg[15]\ => \sig_addr_cntr_im0_msh_reg[15]\,
      sig_cmd2addr_valid_reg => sig_cmd2addr_valid_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\,
      sig_coelsc_reg_full_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => \^sig_data2addr_stop_req\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_i_2_n_0,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_1 => sig_inhibit_rdy_n_1,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_3_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg17_out => sig_push_dqual_reg17_out,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo => sig_wr_fifo
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => full,
      I1 => \^sig_data2addr_stop_req\,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_53\,
      O => m_axi_mm2s_rready
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB4444BB"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFE00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE1811"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(1),
      I2 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => sig_data2rsc_decerr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_data2rsc_decerr,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      I3 => sig_data2rsc_valid,
      I4 => sig_rsc2data_ready,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => sig_data2rsc_valid,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \^sig_data2rsc_slverr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^sig_data2rsc_slverr\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(4),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_50\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_push_dqual_reg17_out,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
sig_first_dbeat_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(7),
      I3 => \sig_dbeat_cntr[7]_i_3_n_0\,
      O => sig_first_dbeat_i_2_n_0
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      O => sig_next_calc_error_reg_reg_0
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => SR(0)
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      I1 => sig_last_dbeat_i_5_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(4),
      I5 => sig_dbeat_cntr(5),
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_54\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_51\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg_reg_0\,
      R => SR(0)
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_52\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(52),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(51),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(49),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(42),
      Q => sig_next_last_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(43),
      Q => sig_next_last_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(44),
      Q => sig_next_last_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(45),
      Q => sig_next_last_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(46),
      Q => sig_next_last_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(47),
      Q => sig_next_last_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(36),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(37),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(38),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(39),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(40),
      Q => sig_next_last_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(41),
      Q => sig_next_last_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(50),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_strt_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_strt_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_strt_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_strt_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_strt_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(31),
      Q => sig_next_strt_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_strt_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg17_out,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_strt_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_55\
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_decerr,
      I1 => sig_rd_sts_decerr_reg_reg(1),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_decerr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
\sig_sstrb_stop_mask[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => \^sig_halt_reg_dly2\,
      I2 => sig_sstrb_stop_mask(0),
      O => sig_halt_reg_dly3_reg_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(11),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(11),
      I4 => \^sig_data2addr_stop_req\,
      O => din(11)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(10),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(10),
      I4 => \^sig_data2addr_stop_req\,
      O => din(10)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(9),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(9),
      I4 => \^sig_data2addr_stop_req\,
      O => din(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(8),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(8),
      I4 => \^sig_data2addr_stop_req\,
      O => din(8)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => din(7)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => din(6)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => din(5)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => din(4)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => din(3)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => din(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_23_n_0\,
      I1 => sig_data2rsc_valid,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => full,
      O => wr_en
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => din(1)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => din(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_next_calc_error_reg,
      I4 => sig_dqual_reg_full,
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_23_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_addr_posted_cntr(2),
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_24_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_next_eof_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => sig_next_sequential_reg,
      O => din(18)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_mm2s_rlast,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_24_n_0\,
      O => din(17)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_24_n_0\,
      I1 => sig_next_eof_reg,
      I2 => m_axi_mm2s_rlast,
      O => din(16)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0DD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(15),
      I2 => sig_next_strt_strb_reg(15),
      I3 => sig_first_dbeat,
      I4 => \^sig_data2addr_stop_req\,
      O => din(15)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(14),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(14),
      I4 => \^sig_data2addr_stop_req\,
      O => din(14)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(13),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(13),
      I4 => \^sig_data2addr_stop_req\,
      O => din(13)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(12),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(12),
      I4 => \^sig_data2addr_stop_req\,
      O => din(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 144 downto 0 );
    empty : out STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[11]\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 146 downto 0 );
    sig_pop_data_fifo : in STD_LOGIC;
    sig_flush_db1_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_sfifo_autord is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.CNNA_BD_axi_dma_W_0_sync_fifo_fg
     port map (
      \OMIT_UNPACKING.lsig_cmd_loaded_reg\ => \OMIT_UNPACKING.lsig_cmd_loaded_reg\,
      \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\(0) => \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      din(146 downto 0) => din(146 downto 0),
      dout(144 downto 0) => dout(144 downto 0),
      empty => empty,
      full => full,
      \gen_fwft.empty_fwft_i_reg\(0) => \gen_fwft.empty_fwft_i_reg\(0),
      \gen_fwft.empty_fwft_i_reg_0\(0) => \gen_fwft.empty_fwft_i_reg_0\(0),
      \gen_fwft.empty_fwft_i_reg_1\(0) => \gen_fwft.empty_fwft_i_reg_1\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ => \gen_wr_a.gen_word_narrow.mem_reg_bram_8\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0\ => \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0\,
      \gwdc.wr_data_count_i_reg[11]\ => \gwdc.wr_data_count_i_reg[11]\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1_reg => sig_flush_db1_reg,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg,
      sig_ok_to_post_rd_addr_reg_0 => sig_ok_to_post_rd_addr_reg_0,
      sig_ok_to_post_rd_addr_reg_1 => sig_ok_to_post_rd_addr_reg_1,
      sig_pop_data_fifo => sig_pop_data_fifo,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_rd_sf is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 143 downto 0 );
    empty : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    lsig_cmd_loaded : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_fwft.empty_fwft_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3\ : out STD_LOGIC;
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 146 downto 0 );
    sig_pop_data_fifo : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_dre2skid_wvalid : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    \sig_token_cntr_reg[1]_0\ : in STD_LOGIC;
    sig_dre2skid_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3\ : in STD_LOGIC;
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\ : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_rd_sf;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_rd_sf is
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal I_DATA_FIFO_n_147 : STD_LOGIC;
  signal I_DATA_FIFO_n_151 : STD_LOGIC;
  signal I_DATA_FIFO_n_166 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^lsig_cmd_loaded\ : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 145 to 145 );
  signal sig_dre_dest_align_reg : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal sig_token_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_3 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_5 : label is "soft_lutpair123";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  lsig_cmd_loaded <= \^lsig_cmd_loaded\;
  p_7_out <= \^p_7_out\;
  p_8_out <= \^p_8_out\;
\GEN_MUXFARM_128.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\,
      O => D(0)
    );
\GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\,
      O => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\,
      O => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\,
      O => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\,
      O => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[0]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\,
      O => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0\
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_8_out\,
      I1 => sig_pop_data_fifo,
      O => p_48_out
    );
\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_dre2skid_wstrb(0),
      I2 => \^p_7_out\,
      I3 => \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3\,
      O => \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[3]_0\
    );
\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\CNNA_BD_axi_dma_W_0_axi_datamover_fifo__parameterized3\
     port map (
      D(3) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      D(2) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\,
      D(1) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      D(0) => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_10\,
      E(0) => sig_dre_dest_align_reg,
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => I_DATA_FIFO_n_147,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\ => \^lsig_cmd_loaded\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_3\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      dout(0) => sig_data_fifo_data_out(145),
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_7_out => \^p_7_out\,
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_pop_data_fifo => sig_pop_data_fifo
    );
\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_dre_dest_align_reg,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_3\,
      Q => \^p_8_out\,
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_dre_dest_align_reg,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_10\,
      Q => \^q\(0),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_dre_dest_align_reg,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9\,
      Q => \^q\(1),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_dre_dest_align_reg,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8\,
      Q => \^q\(2),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_dre_dest_align_reg,
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7\,
      Q => \^q\(3),
      R => SR(0)
    );
\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2\,
      Q => \^p_7_out\,
      R => '0'
    );
I_DATA_FIFO: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_sfifo_autord
     port map (
      \OMIT_UNPACKING.lsig_cmd_loaded_reg\ => I_DATA_FIFO_n_147,
      \OMIT_UNPACKING.lsig_cmd_loaded_reg_0\(0) => sig_rd_empty,
      Q(3 downto 0) => sig_token_cntr_reg(3 downto 0),
      SR(0) => SR(0),
      din(146 downto 0) => din(146 downto 0),
      dout(144) => sig_data_fifo_data_out(145),
      dout(143 downto 0) => dout(143 downto 0),
      empty => empty,
      full => full,
      \gen_fwft.empty_fwft_i_reg\(0) => \gen_fwft.empty_fwft_i_reg\(0),
      \gen_fwft.empty_fwft_i_reg_0\(0) => \gen_fwft.empty_fwft_i_reg_0\(0),
      \gen_fwft.empty_fwft_i_reg_1\(0) => \gen_fwft.empty_fwft_i_reg_1\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\(0),
      \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ => \gen_wr_a.gen_word_narrow.mem_reg_bram_8\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0\ => I_DATA_FIFO_n_166,
      \gwdc.wr_data_count_i_reg[11]\ => I_DATA_FIFO_n_151,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1_reg => \^lsig_cmd_loaded\,
      sig_ok_to_post_rd_addr_reg => sig_ok_to_post_rd_addr_reg_0,
      sig_ok_to_post_rd_addr_reg_0 => sig_ok_to_post_rd_addr_i_3_n_0,
      sig_ok_to_post_rd_addr_reg_1 => sig_ok_to_post_rd_addr_i_5_n_0,
      sig_pop_data_fifo => sig_pop_data_fifo,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      wr_en => wr_en
    );
\OMIT_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_166,
      Q => \^lsig_cmd_loaded\,
      R => SR(0)
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(2),
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(1),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(2),
      O => sig_ok_to_post_rd_addr_i_5_n_0
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_151,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      O => \sig_token_cntr[0]_i_1_n_0\
    );
\sig_token_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF55005500B8FF"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg_0,
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(3),
      I3 => \sig_token_cntr_reg[1]_0\,
      I4 => sig_token_cntr_reg(0),
      I5 => sig_token_cntr_reg(1),
      O => \sig_token_cntr[1]_i_1_n_0\
    );
\sig_token_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CC79CC4CCC3CCC3"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg_0,
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(1),
      I4 => sig_token_cntr_reg(3),
      I5 => \sig_token_cntr_reg[1]_0\,
      O => \sig_token_cntr[2]_i_1_n_0\
    );
\sig_token_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555BAAAAAAA8"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg_0,
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_token_cntr_reg(2),
      I5 => \sig_token_cntr_reg[1]_0\,
      O => \sig_token_cntr[3]_i_1_n_0\
    );
\sig_token_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6CCCCCC1CCC1"
    )
        port map (
      I0 => \sig_token_cntr_reg[1]_0\,
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_ok_to_post_rd_addr_reg_0,
      I5 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[3]_i_2_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[0]_i_1_n_0\,
      Q => sig_token_cntr_reg(0),
      R => SR(0)
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[1]_i_1_n_0\,
      Q => sig_token_cntr_reg(1),
      R => SR(0)
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[2]_i_1_n_0\,
      Q => sig_token_cntr_reg(2),
      R => SR(0)
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[3]_i_1_n_0\,
      D => \sig_token_cntr[3]_i_2_n_0\,
      Q => sig_token_cntr_reg(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_full_wrap is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 59 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_22\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_145\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_155\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_156\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_157\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_158\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_164\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_165\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_166\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_167\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_168\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_169\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_170\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_171\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_172\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_173\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_174\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_175\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_176\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_177\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_178\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_179\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_180\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_181\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_182\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_183\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_3 : STD_LOGIC;
  signal \I_CMD_FIFO/p_0_out\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_40 : STD_LOGIC;
  signal I_CMD_STATUS_n_41 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_PCC_n_1 : STD_LOGIC;
  signal I_MSTR_PCC_n_47 : STD_LOGIC;
  signal I_MSTR_PCC_n_49 : STD_LOGIC;
  signal I_MSTR_PCC_n_50 : STD_LOGIC;
  signal I_MSTR_PCC_n_51 : STD_LOGIC;
  signal I_MSTR_PCC_n_52 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_1 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_33 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_34 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lsig_cmd_loaded : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_2_out_0 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal p_48_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal s_case_i_128 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_dre2skid_wdata : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_dre2skid_wlast : STD_LOGIC;
  signal sig_dre2skid_wstrb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_dre2skid_wvalid : STD_LOGIC;
  signal sig_flush_db1 : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_drr : STD_LOGIC;
  signal sig_mstr2sf_strt_offset : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rdc2dre_flush : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_reset_reg : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_skid_buf
     port map (
      D(127 downto 0) => sig_dre2skid_wdata(127 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tdata(127 downto 0) => m_axis_mm2s_tdata(127 downto 0),
      m_axis_mm2s_tkeep(15 downto 0) => m_axis_mm2s_tkeep(15 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      \out\ => sig_skid2dre_wready,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wlast => sig_dre2skid_wlast,
      sig_dre2skid_wstrb(15 downto 0) => sig_dre2skid_wstrb(15 downto 0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_reset_reg => sig_reset_reg,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(15),
      \sig_sstrb_stop_mask_reg[15]_0\ => I_RD_DATA_CNTL_n_34
    );
\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_dre
     port map (
      D(0) => s_case_i_128(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_155\,
      \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_172\,
      \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_173\,
      \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_174\,
      \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_175\,
      \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_176\,
      \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0]_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_157\,
      \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_183\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_164\,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_165\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_166\,
      \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_167\,
      \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_168\,
      \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_156\,
      \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_169\,
      \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_170\,
      \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_171\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_177\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_178\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_179\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_180\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_158\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_1\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_181\,
      \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0\(127 downto 0) => sig_dre2skid_wdata(127 downto 0),
      \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_21\,
      \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_22\,
      Q(3 downto 0) => p_6_out(3 downto 0),
      SR(0) => sig_stream_rst,
      dout(143 downto 128) => p_1_out(15 downto 0),
      dout(127 downto 0) => p_2_out_0(127 downto 0),
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_145\,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => sig_skid2dre_wready,
      p_48_out => p_48_out,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wlast => sig_dre2skid_wlast,
      sig_dre2skid_wstrb(15 downto 0) => sig_dre2skid_wstrb(15 downto 0),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_182\,
      sig_pop_data_fifo => sig_pop_data_fifo,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(15)
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_rd_sf
     port map (
      D(0) => s_case_i_128(0),
      FIFO_Full_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_22\,
      \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_21\,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_177\,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_178\,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_179\,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_180\,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_181\,
      \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[3]_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_158\,
      Q(3 downto 0) => p_6_out(3 downto 0),
      SR(0) => sig_stream_rst,
      din(146) => sig_rdc2dre_flush,
      din(145) => sig_data2sf_cmd_cmplt,
      din(144) => sig_rdc2sf_wlast,
      din(143 downto 128) => sig_rdc2sf_wstrb(15 downto 0),
      din(127 downto 0) => m_axi_mm2s_rdata(127 downto 0),
      dout(143 downto 128) => p_1_out(15 downto 0),
      dout(127 downto 0) => p_2_out_0(127 downto 0),
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_145\,
      full => sig_data_fifo_full,
      \gen_fwft.empty_fwft_i_reg\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_175\,
      \gen_fwft.empty_fwft_i_reg_0\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_176\,
      \gen_fwft.empty_fwft_i_reg_1\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_183\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_155\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_156\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_164\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_173\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_174\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_165\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_166\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_167\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_168\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_169\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_170\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_171\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9\(0) => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_172\,
      \gen_wr_a.gen_word_narrow.mem_reg_bram_8\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_182\,
      \in\(4) => sig_mstr2sf_drr,
      \in\(3 downto 0) => sig_xfer_addr_reg(3 downto 0),
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => sig_skid2dre_wready,
      p_48_out => p_48_out,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_dre2skid_wstrb(0) => sig_dre2skid_wstrb(15),
      sig_dre2skid_wvalid => sig_dre2skid_wvalid,
      sig_flush_db1 => sig_flush_db1,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_MSTR_PCC_n_51,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_ok_to_post_rd_addr_reg_0 => I_ADDR_CNTL_n_0,
      sig_pop_data_fifo => sig_pop_data_fifo,
      sig_s_ready_out_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_157\,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      \sig_token_cntr_reg[1]_0\ => I_RD_DATA_CNTL_n_1,
      sig_wr_fifo => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_ADDR_CNTL: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_3,
      SR(0) => sig_stream_rst,
      \in\(41) => I_MSTR_PCC_n_1,
      \in\(40) => sig_mstr2addr_burst(0),
      \in\(39 downto 32) => sel0(7 downto 0),
      \in\(31 downto 5) => sig_mstr2addr_addr(31 downto 5),
      \in\(4) => sig_mstr2sf_strt_offset,
      \in\(3 downto 0) => sig_xfer_addr_reg(3 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg2 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_reg_0 => sig_addr2data_addr_posted,
      sig_reset_reg => sig_reset_reg,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
I_CMD_STATUS: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_cmd_status
     port map (
      D(59 downto 0) => D(59 downto 0),
      E(0) => E(0),
      Q(59 downto 44) => data(15 downto 0),
      Q(43) => I_CMD_STATUS_n_26,
      Q(42) => I_CMD_STATUS_n_27,
      Q(41) => I_CMD_STATUS_n_28,
      Q(40) => I_CMD_STATUS_n_29,
      Q(39) => I_CMD_STATUS_n_30,
      Q(38) => I_CMD_STATUS_n_31,
      Q(37) => I_CMD_STATUS_n_32,
      Q(36) => I_CMD_STATUS_n_33,
      Q(35) => I_CMD_STATUS_n_34,
      Q(34) => I_CMD_STATUS_n_35,
      Q(33) => I_CMD_STATUS_n_36,
      Q(32) => I_CMD_STATUS_n_37,
      Q(31) => I_CMD_STATUS_n_38,
      Q(30) => I_CMD_STATUS_n_39,
      Q(29) => I_CMD_STATUS_n_40,
      Q(28) => I_CMD_STATUS_n_41,
      Q(27) => sig_cmd_eof_slice,
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      SR(0) => sig_stream_rst,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_CMD_STATUS_n_9,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => I_MSTR_PCC_n_47,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      p_0_out => \I_CMD_FIFO/p_0_out\,
      p_2_out => p_2_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_MSTR_PCC_n_52,
      sig_init_done_reg_0 => I_MSTR_PCC_n_49,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_pcc
     port map (
      E(0) => E(0),
      Q(59 downto 44) => data(15 downto 0),
      Q(43) => I_CMD_STATUS_n_26,
      Q(42) => I_CMD_STATUS_n_27,
      Q(41) => I_CMD_STATUS_n_28,
      Q(40) => I_CMD_STATUS_n_29,
      Q(39) => I_CMD_STATUS_n_30,
      Q(38) => I_CMD_STATUS_n_31,
      Q(37) => I_CMD_STATUS_n_32,
      Q(36) => I_CMD_STATUS_n_33,
      Q(35) => I_CMD_STATUS_n_34,
      Q(34) => I_CMD_STATUS_n_35,
      Q(33) => I_CMD_STATUS_n_36,
      Q(32) => I_CMD_STATUS_n_37,
      Q(31) => I_CMD_STATUS_n_38,
      Q(30) => I_CMD_STATUS_n_39,
      Q(29) => I_CMD_STATUS_n_40,
      Q(28) => I_CMD_STATUS_n_41,
      Q(27) => sig_cmd_eof_slice,
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      SR(0) => sig_stream_rst,
      \in\(41) => I_MSTR_PCC_n_1,
      \in\(40) => sig_mstr2addr_burst(0),
      \in\(39 downto 32) => sel0(7 downto 0),
      \in\(31 downto 5) => sig_mstr2addr_addr(31 downto 5),
      \in\(4) => sig_mstr2sf_strt_offset,
      \in\(3 downto 0) => sig_xfer_addr_reg(3 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_0_out => \I_CMD_FIFO/p_0_out\,
      \sig_addr_cntr_im0_msh_reg[15]_0\ => I_RD_DATA_CNTL_n_10,
      sig_calc_error_reg_reg_0(33) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(32) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(31 downto 16) => sig_mstr2data_last_strb(15 downto 0),
      sig_calc_error_reg_reg_0(15 downto 0) => sig_xfer_strt_strb2use_im3(15 downto 0),
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_3,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2dre_valid_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146\,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => I_MSTR_PCC_n_47,
      sig_first_xfer_im0_reg_0(0) => sig_mstr2sf_drr,
      sig_inhibit_rdy_n => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_3 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_4 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_2 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_reg2 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_mmap_reset_reg_reg_0 => I_MSTR_PCC_n_49,
      sig_mmap_reset_reg_reg_1 => I_MSTR_PCC_n_50,
      sig_mmap_reset_reg_reg_2 => I_MSTR_PCC_n_51,
      sig_mmap_reset_reg_reg_3 => I_MSTR_PCC_n_52,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_reset_reg => sig_reset_reg
    );
I_RD_DATA_CNTL: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      \FSM_onehot_sig_pcc_sm_state[6]_i_2\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146\,
      SR(0) => sig_stream_rst,
      din(18) => sig_rdc2dre_flush,
      din(17) => sig_data2sf_cmd_cmplt,
      din(16) => sig_rdc2sf_wlast,
      din(15 downto 0) => sig_rdc2sf_wstrb(15 downto 0),
      full => sig_data_fifo_full,
      \in\(43) => I_MSTR_PCC_n_1,
      \in\(42) => sig_mstr2data_cmd_cmplt,
      \in\(41) => sig_mstr2data_sequential,
      \in\(40) => sig_mstr2data_eof,
      \in\(39 downto 24) => sig_mstr2data_last_strb(15 downto 0),
      \in\(23 downto 8) => sig_xfer_strt_strb2use_im3(15 downto 0),
      \in\(7 downto 0) => sel0(7 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \sig_addr_cntr_im0_msh_reg[15]\ => I_ADDR_CNTL_n_3,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_cmd2addr_valid_reg => I_RD_DATA_CNTL_n_10,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg_0 => I_RD_DATA_CNTL_n_34,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_MSTR_PCC_n_50,
      sig_last_mmap_dbeat_reg_reg_0 => I_RD_DATA_CNTL_n_1,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_next_calc_error_reg_reg_0 => I_RD_DATA_CNTL_n_33,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_decerr_reg_reg(1 downto 0) => sig_rsc2stat_status(5 downto 4),
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(15),
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo => \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo\,
      wr_en => sig_good_sin_strm_dbeat
    );
I_RD_STATUS_CNTLR: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_empty_reg_0 => I_CMD_STATUS_n_9,
      sig_rd_sts_reg_full_reg_0(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_reset
     port map (
      SR(0) => sig_stream_rst,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => I_RD_DATA_CNTL_n_33,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_datamover is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 59 downto 0 )
  );
end CNNA_BD_axi_dma_W_0_axi_datamover;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.CNNA_BD_axi_dma_W_0_axi_datamover_mm2s_full_wrap
     port map (
      D(59 downto 0) => D(59 downto 0),
      E(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => m_axis_mm2s_sts_tvalid_int,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => m_axi_mm2s_arsize(0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(127 downto 0) => m_axi_mm2s_rdata(127 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_tdata(127 downto 0) => m_axis_mm2s_tdata(127 downto 0),
      m_axis_mm2s_tkeep(15 downto 0) => m_axis_mm2s_tkeep(15 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      \out\ => \out\,
      p_2_out => p_2_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0_axi_dma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of CNNA_BD_axi_dma_W_0_axi_dma : entity is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of CNNA_BD_axi_dma_W_0_axi_dma : entity is "zynquplus";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of CNNA_BD_axi_dma_W_0_axi_dma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of CNNA_BD_axi_dma_W_0_axi_dma : entity is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of CNNA_BD_axi_dma_W_0_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of CNNA_BD_axi_dma_W_0_axi_dma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of CNNA_BD_axi_dma_W_0_axi_dma : entity is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of CNNA_BD_axi_dma_W_0_axi_dma : entity is 256;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 128;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 128;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of CNNA_BD_axi_dma_W_0_axi_dma : entity is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of CNNA_BD_axi_dma_W_0_axi_dma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of CNNA_BD_axi_dma_W_0_axi_dma : entity is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 26;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of CNNA_BD_axi_dma_W_0_axi_dma : entity is 32;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of CNNA_BD_axi_dma_W_0_axi_dma : entity is "yes";
end CNNA_BD_axi_dma_W_0_axi_dma;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0_axi_dma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_1_out__0\ : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_5\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_6\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_7\ : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_11 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_3 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_4 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_5 : STD_LOGIC;
  signal I_RST_MODULE_n_10 : STD_LOGIC;
  signal I_RST_MODULE_n_11 : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_mm2s_aresetn : STD_LOGIC;
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal m_axis_mm2s_sts_tvalid_int : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mm2s_dmasr : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_length : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mm2s_length_wren : STD_LOGIC;
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_sa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal s_axis_mm2s_cmd_tready : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_clr : STD_LOGIC;
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5) <= \<const0>\;
  axi_dma_tstvec(4) <= \^axi_dma_tstvec\(4);
  axi_dma_tstvec(3) <= \<const0>\;
  axi_dma_tstvec(2) <= \<const0>\;
  axi_dma_tstvec(1 downto 0) <= \^axi_dma_tstvec\(1 downto 0);
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \^m_axi_mm2s_arsize\(2);
  m_axi_mm2s_arsize(1) <= \<const0>\;
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_aruser(3) <= \<const0>\;
  m_axi_sg_aruser(2) <= \<const0>\;
  m_axi_sg_aruser(1) <= \<const0>\;
  m_axi_sg_aruser(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_awaddr(31) <= \<const0>\;
  m_axi_sg_awaddr(30) <= \<const0>\;
  m_axi_sg_awaddr(29) <= \<const0>\;
  m_axi_sg_awaddr(28) <= \<const0>\;
  m_axi_sg_awaddr(27) <= \<const0>\;
  m_axi_sg_awaddr(26) <= \<const0>\;
  m_axi_sg_awaddr(25) <= \<const0>\;
  m_axi_sg_awaddr(24) <= \<const0>\;
  m_axi_sg_awaddr(23) <= \<const0>\;
  m_axi_sg_awaddr(22) <= \<const0>\;
  m_axi_sg_awaddr(21) <= \<const0>\;
  m_axi_sg_awaddr(20) <= \<const0>\;
  m_axi_sg_awaddr(19) <= \<const0>\;
  m_axi_sg_awaddr(18) <= \<const0>\;
  m_axi_sg_awaddr(17) <= \<const0>\;
  m_axi_sg_awaddr(16) <= \<const0>\;
  m_axi_sg_awaddr(15) <= \<const0>\;
  m_axi_sg_awaddr(14) <= \<const0>\;
  m_axi_sg_awaddr(13) <= \<const0>\;
  m_axi_sg_awaddr(12) <= \<const0>\;
  m_axi_sg_awaddr(11) <= \<const0>\;
  m_axi_sg_awaddr(10) <= \<const0>\;
  m_axi_sg_awaddr(9) <= \<const0>\;
  m_axi_sg_awaddr(8) <= \<const0>\;
  m_axi_sg_awaddr(7) <= \<const0>\;
  m_axi_sg_awaddr(6) <= \<const0>\;
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4) <= \<const0>\;
  m_axi_sg_awaddr(3) <= \<const0>\;
  m_axi_sg_awaddr(2) <= \<const0>\;
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const0>\;
  m_axi_sg_awcache(0) <= \<const0>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \<const0>\;
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awuser(3) <= \<const0>\;
  m_axi_sg_awuser(2) <= \<const0>\;
  m_axi_sg_awuser(1) <= \<const0>\;
  m_axi_sg_awuser(0) <= \<const0>\;
  m_axi_sg_awvalid <= \<const0>\;
  m_axi_sg_bready <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axi_sg_wdata(31) <= \<const0>\;
  m_axi_sg_wdata(30) <= \<const0>\;
  m_axi_sg_wdata(29) <= \<const0>\;
  m_axi_sg_wdata(28) <= \<const0>\;
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  m_axi_sg_wlast <= \<const0>\;
  m_axi_sg_wstrb(3) <= \<const0>\;
  m_axi_sg_wstrb(2) <= \<const0>\;
  m_axi_sg_wstrb(1) <= \<const0>\;
  m_axi_sg_wstrb(0) <= \<const0>\;
  m_axi_sg_wvalid <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(31) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(30) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(29) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(28) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(27) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(26) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(25) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(24) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(23) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(22) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(21) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(20) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(19) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(18) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(17) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(16) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(15) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(14) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(13) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(12) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(11) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(10) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(9) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(8) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(7) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(6) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(5) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(4) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tlast <= \<const0>\;
  m_axis_mm2s_cntrl_tvalid <= \<const0>\;
  m_axis_mm2s_tdest(4) <= \<const0>\;
  m_axis_mm2s_tdest(3) <= \<const0>\;
  m_axis_mm2s_tdest(2) <= \<const0>\;
  m_axis_mm2s_tdest(1) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3) <= \<const0>\;
  m_axis_mm2s_tid(2) <= \<const0>\;
  m_axis_mm2s_tid(1) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tuser(3) <= \<const0>\;
  m_axis_mm2s_tuser(2) <= \<const0>\;
  m_axis_mm2s_tuser(1) <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  s2mm_introut <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_sts_reset_out_n <= \<const1>\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
  s_axis_s2mm_sts_tready <= \<const0>\;
  s_axis_s2mm_tready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_mm2s_mngr
     port map (
      D(59 downto 28) => p_3_out(66 downto 35),
      D(27) => p_3_out(33),
      D(26 downto 0) => p_3_out(26 downto 0),
      E(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \FSM_sequential_smpl_cs_reg[0]\ => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_7\,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\(25 downto 0) => mm2s_length(25 downto 0),
      Q(31 downto 0) => mm2s_sa(31 downto 0),
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(4),
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_5,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_3,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_4,
      halted1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1\,
      idle_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_6\,
      idle_reg_0 => I_AXI_DMA_REG_MODULE_n_11,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_decerr_i_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12\,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_5\,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_interr_i_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10\,
      mm2s_length_wren => mm2s_length_wren,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      mm2s_slverr_i_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11\,
      \out\ => m_axi_sg_aresetn,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      \p_1_out__0\(0) => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_1_out__0\(26),
      p_2_out => p_2_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      soft_reset => soft_reset
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\: entity work.CNNA_BD_axi_dma_W_0_axi_dma_sofeof_gen
     port map (
      axi_dma_tstvec(1 downto 0) => \^axi_dma_tstvec\(1 downto 0),
      halted1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1\,
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      \out\ => mm2s_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
I_AXI_DMA_REG_MODULE: entity work.CNNA_BD_axi_dma_W_0_axi_dma_reg_module
     port map (
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\(31 downto 0) => mm2s_sa(31 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ => s_axi_lite_rvalid,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\ => I_RST_MODULE_n_10,
      Q(25 downto 0) => mm2s_length(25 downto 0),
      SR(0) => p_0_in,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(4),
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_5,
      dma_decerr_reg_0 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12\,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_3,
      dma_interr_reg_0 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10\,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_4,
      dma_slverr_reg_0 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11\,
      \dmacr_i_reg[0]\(0) => mm2s_dmacr(0),
      \dmacr_i_reg[4]\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1\,
      halted_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_5\,
      idle_reg => I_AXI_DMA_REG_MODULE_n_11,
      idle_reg_0 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_6\,
      introut_reg => m_axi_sg_aresetn,
      mm2s_dmasr => mm2s_dmasr,
      mm2s_introut => mm2s_introut,
      mm2s_length_wren => mm2s_length_wren,
      \out\ => axi_lite_reset_n,
      p_11_out => p_11_out,
      \p_1_out__0\(0) => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_1_out__0\(26),
      rdy => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\
    );
I_PRMRY_DATAMOVER: entity work.CNNA_BD_axi_dma_W_0_axi_datamover
     port map (
      D(59 downto 28) => p_3_out(66 downto 35),
      D(27) => p_3_out(33),
      D(26 downto 0) => p_3_out(26 downto 0),
      E(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(0) => \^m_axi_mm2s_arsize\(2),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(127 downto 0) => m_axi_mm2s_rdata(127 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(127 downto 0) => m_axis_mm2s_tdata(127 downto 0),
      m_axis_mm2s_tkeep(15 downto 0) => m_axis_mm2s_tkeep(15 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      \out\ => m_axi_mm2s_aresetn,
      p_2_out => p_2_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_11
    );
I_RST_MODULE: entity work.CNNA_BD_axi_dma_W_0_axi_dma_rst_module
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => axi_lite_reset_n,
      \GNE_SYNC_RESET.halt_i_reg\ => I_RST_MODULE_n_11,
      \GNE_SYNC_RESET.prmry_resetn_reg\ => mm2s_prmry_resetn,
      \GNE_SYNC_RESET.s_soft_reset_i_reg\ => m_axi_mm2s_aresetn,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_7\,
      \GNE_SYNC_RESET.scndry_resetn_reg\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1\,
      SR(0) => p_0_in,
      axi_resetn => axi_resetn,
      mm2s_cntrl_reset_out_n => mm2s_cntrl_reset_out_n,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      \out\ => m_axi_sg_aresetn,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      rdy => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awaddr(0) => s_axi_lite_awaddr(6),
      \s_axi_lite_awaddr[6]\ => I_RST_MODULE_n_10,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNNA_BD_axi_dma_W_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of CNNA_BD_axi_dma_W_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of CNNA_BD_axi_dma_W_0 : entity is "CNNA_BD_axi_dma_X_0,axi_dma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of CNNA_BD_axi_dma_W_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of CNNA_BD_axi_dma_W_0 : entity is "axi_dma,Vivado 2019.1";
end CNNA_BD_axi_dma_W_0;

architecture STRUCTURE of CNNA_BD_axi_dma_W_0 is
  signal NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 1;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 256;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 128;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 128;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 26;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_CLK, ASSOCIATED_BUSIF M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL, ASSOCIATED_RESET mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 177776001, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of mm2s_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST";
  attribute x_interface_parameter of mm2s_prmry_reset_out_n : signal is "XIL_INTERFACENAME MM2S_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 177776001, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 177776001, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 177776001, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177776001, PHASE 0.000, CLK_DOMAIN CNNA_BD_zynq_ultra_ps_e_0_1_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0, HAS_BURST 0";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
U0: entity work.CNNA_BD_axi_dma_W_0_axi_dma
     port map (
      axi_dma_tstvec(31 downto 0) => axi_dma_tstvec(31 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_U0_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(127 downto 0) => m_axi_mm2s_rdata(127 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => '0',
      m_axi_s2mm_awaddr(31 downto 0) => NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_U0_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_U0_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1 downto 0) => B"00",
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(31 downto 0) => NLW_U0_m_axi_s2mm_wdata_UNCONNECTED(31 downto 0),
      m_axi_s2mm_wlast => NLW_U0_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(3 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(3 downto 0),
      m_axi_s2mm_wvalid => NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_aruser(3 downto 0) => NLW_U0_m_axi_sg_aruser_UNCONNECTED(3 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_awaddr(31 downto 0) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => NLW_U0_m_axi_sg_awburst_UNCONNECTED(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => NLW_U0_m_axi_sg_awcache_UNCONNECTED(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => NLW_U0_m_axi_sg_awlen_UNCONNECTED(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => NLW_U0_m_axi_sg_awprot_UNCONNECTED(2 downto 0),
      m_axi_sg_awready => '0',
      m_axi_sg_awsize(2 downto 0) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(2 downto 0),
      m_axi_sg_awuser(3 downto 0) => NLW_U0_m_axi_sg_awuser_UNCONNECTED(3 downto 0),
      m_axi_sg_awvalid => NLW_U0_m_axi_sg_awvalid_UNCONNECTED,
      m_axi_sg_bready => NLW_U0_m_axi_sg_bready_UNCONNECTED,
      m_axi_sg_bresp(1 downto 0) => B"00",
      m_axi_sg_bvalid => '0',
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axi_sg_wdata(31 downto 0) => NLW_U0_m_axi_sg_wdata_UNCONNECTED(31 downto 0),
      m_axi_sg_wlast => NLW_U0_m_axi_sg_wlast_UNCONNECTED,
      m_axi_sg_wready => '0',
      m_axi_sg_wstrb(3 downto 0) => NLW_U0_m_axi_sg_wstrb_UNCONNECTED(3 downto 0),
      m_axi_sg_wvalid => NLW_U0_m_axi_sg_wvalid_UNCONNECTED,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_cntrl_tlast => NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED,
      m_axis_mm2s_cntrl_tready => '0',
      m_axis_mm2s_cntrl_tvalid => NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED,
      m_axis_mm2s_tdata(127 downto 0) => m_axis_mm2s_tdata(127 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => NLW_U0_m_axis_mm2s_tdest_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => NLW_U0_m_axis_mm2s_tid_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tkeep(15 downto 0) => m_axis_mm2s_tkeep(15 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(3 downto 0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_introut => NLW_U0_s2mm_introut_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_sts_reset_out_n => NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 0) => s_axi_lite_awaddr(9 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_sts_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_sts_tlast => '0',
      s_axis_s2mm_sts_tready => NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED,
      s_axis_s2mm_sts_tvalid => '0',
      s_axis_s2mm_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_tdest(4 downto 0) => B"00000",
      s_axis_s2mm_tid(4 downto 0) => B"00000",
      s_axis_s2mm_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_U0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tuser(3 downto 0) => B"0000",
      s_axis_s2mm_tvalid => '0'
    );
end STRUCTURE;
