# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/types.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/cipher_cu.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/math.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/sbox.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/state_reg.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/cipher.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/counter.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/encryption_module.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/inv_cipher_cu.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/inv_cipher.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/decrementor.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/decryption_module.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/key_expander.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/dp_ram.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/key_expansion_cu.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/key_expansion.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/aes_module_cu.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/aes_module.vhd" \
"../../../../../../../../zynq-ip-cores/aes_1.0/src/aes_wrapper.vhd" \

# Do not sort compile order
nosort
