# compile vhdl design source files
vhdl xil_defaultlib  "../../../Processor_4.ip_user_files/bd/BRAM/hdl/BRAM.vhd"
vhdl xil_defaultlib  "../../../Processor_4.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd"
vhdl xil_defaultlib  "../../../../../Lab5/Lab5Controller.vhf"
vhdl xil_defaultlib  "../../../../Lab4.vhf"
vhdl xil_defaultlib  "../../../../../MainProcessor/MainProcessor.vhf"

# Do not sort compile order
nosort
