# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do TOP_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/YMQ58.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity YMQ58
# -- Compiling architecture art of YMQ58
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/quling.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity quling
# -- Compiling architecture art of quling
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/display.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity display
# -- Compiling architecture art of display
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/data_change.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity data_change
# -- Compiling architecture art of data_change
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/shizaigonglv.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Loading package NUMERIC_STD
# -- Compiling entity shizaigonglv
# -- Compiling architecture art of shizaigonglv
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/qiuhe_gong.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity qiuhe_gong
# -- Compiling architecture art of qiuhe_gong
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/quzhiliu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity quzhiliu
# -- Compiling architecture art of quzhiliu
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/qiuhe.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity qiuhe
# -- Compiling architecture art of qiuhe
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/genhao.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity genhao
# -- Compiling architecture art of genhao
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/youxiaozhi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity youxiaozhi
# -- Compiling architecture art of youxiaozhi
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/yougong.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity yougong
# -- Compiling architecture art of yougong
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/xuanze.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity xuanze
# -- Compiling architecture art of xuanze
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/XSKZ.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity XSKZ
# -- Compiling architecture art of XSKZ
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/wugong.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package LPM_COMPONENTS
# -- Compiling entity wugong
# -- Compiling architecture art of wugong
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/gonglvyinsu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity gonglvyinsu
# -- Compiling architecture art of gonglvyinsu
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/fenpin.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fenpin
# -- Compiling architecture art of fenpin
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/TOP.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TOP
# -- Compiling architecture art of TOP
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/sin.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sin
# -- Compiling architecture SYN of sin
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/cos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity cos
# -- Compiling architecture SYN of cos
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ROM
# -- Compiling architecture art of ROM
# 
# vcom -93 -work work {E:/quartus/EDA_PROJECT/project_6_xiugai/simulation/qsim/TOP.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_vhd_tst
# -- Compiling architecture top_arch of top_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  top_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps top_vhd_tst 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Architecture art at E:/quartus/EDA_PROJECT/project_6_xiugai/gonglvyinsu.vhd line 42
# Simulation Breakpoint: Break in Architecture art at E:/quartus/EDA_PROJECT/project_6_xiugai/gonglvyinsu.vhd line 42
# MACRO ./TOP_run_msim_rtl_vhdl.do PAUSED at line 36
add wave -position insertpoint  \
sim:/top_vhd_tst/i1/u8/clk \
sim:/top_vhd_tst/i1/u8/shizai \
sim:/top_vhd_tst/i1/u8/yougong \
sim:/top_vhd_tst/i1/u8/gonglvyinsu \
sim:/top_vhd_tst/i1/u8/s_result_100_35 \
sim:/top_vhd_tst/i1/u8/s_remain30 \
sim:/top_vhd_tst/i1/u8/s_gonglvyinsu35 \
sim:/top_vhd_tst/i1/u8/s_int_yougong \
sim:/top_vhd_tst/i1/u8/s_yougong
restart
run
# Break in Architecture art at E:/quartus/EDA_PROJECT/project_6_xiugai/gonglvyinsu.vhd line 42
run
# Break in Architecture art at E:/quartus/EDA_PROJECT/project_6_xiugai/gonglvyinsu.vhd line 42
