# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \src "dut.sv:1.1-6.10"
attribute \cells_not_processed 1
module \wreduce_test1
  wire width 32 $auto$expression.cpp:1807:import_operation$1
  wire width 64 $auto$expression.cpp:1853:import_operation$3
  wire width 32 $auto$expression.cpp:1902:import_operation$7
  wire width 32 $auto$expression.cpp:1924:import_operation$5
  attribute \src "dut.sv:1.35-1.36"
  wire width 32 input 1 \a
  attribute \src "dut.sv:1.38-1.39"
  wire width 32 input 2 \b
  attribute \src "dut.sv:1.63-1.64"
  wire width 8 output 6 \w
  attribute \src "dut.sv:1.54-1.55"
  wire width 8 output 3 \x
  attribute \src "dut.sv:1.57-1.58"
  wire width 8 output 4 \y
  attribute \src "dut.sv:1.60-1.61"
  wire width 8 output 5 \z
  cell $mul $mul$dut.sv:3$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1853:import_operation$3
  end
  cell $shl $shl$dut.sv:5$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1902:import_operation$7
  end
  cell $shr $shr$dut.sv:4$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1924:import_operation$5
  end
  cell $sub $sub$dut.sv:2$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1807:import_operation$1
  end
  connect \x $auto$expression.cpp:1807:import_operation$1 [7:0]
  connect \y $auto$expression.cpp:1853:import_operation$3 [7:0]
  connect \z $auto$expression.cpp:1924:import_operation$5 [7:0]
  connect \w $auto$expression.cpp:1902:import_operation$7 [7:0]
end
