; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt %s -hir-ssa-deconstruction -hir-temp-cleanup -hir-vec-dir-insert -VPlanDriverHIR -disable-vplan-codegen -disable-output -vplan-print-after-linearization -S | FileCheck %s
; REQUIRES: asserts

; Verify New VPlan predicator: if with two nested if-else statements.
; Copy of vplan_predicator_if_2x_if_else_new.ll modified for HIR.

; void foo(int * restrict a, int * restrict b, int * restrict c, int N)
; {
;   int i;
;   for (i = 0; i < 300; i++) {
;
;     if (b[i] > 0) {
;       if (a[i] > 0)
;         b[i] = b[i] * 5;
;       else
;         a[i] = a[i] + 5;
;
;       c[i] = c[i] * N;
;
;       if (c[i] > 0)
;         a[i] = c[i] - a[i];
;       else
;         b[i] = a[i] * c[i];
;     }
;   }
; }
; ModuleID = 't1.c'
source_filename = "t1.c"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: noinline norecurse nounwind uwtable
define dso_local void @foo(i32* noalias nocapture %a, i32* noalias nocapture %b, i32* noalias nocapture %c, i32 %N) local_unnamed_addr #0 {
; CHECK-LABEL:  After predication and linearization
; CHECK-NEXT:    REGION: [[REGION0:region[0-9]+]]
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP0:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP1:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP2:%.*]] = phi  [ i64 [[VP0]], [[BB1]] ],  [ i64 [[VP3:%.*]], [[BB3:BB[0-9]+]] ]
; CHECK-NEXT:     [DA: Divergent] i32* [[VP4:%.*]] = getelementptr inbounds i32* [[B0:%.*]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP5:%.*]] = load i32* [[VP4]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP6:%.*]] = icmp i32 [[VP5]] i32 0
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB1]] [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP7:%.*]] = block-predicate i1 [[VP6]]
; CHECK-NEXT:     [DA: Divergent] i32* [[VP8:%.*]] = getelementptr inbounds i32* [[A0:%.*]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP9:%.*]] = load i32* [[VP8]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP10:%.*]] = icmp i32 [[VP9]] i32 0
; CHECK-NEXT:     [DA: Divergent] i1 [[VP__NOT:%.*]] = not i1 [[VP10]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB5_BR_VP__NOT:%.*]] = and i1 [[VP6]] i1 [[VP__NOT]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB5_BR_:%.*]] = and i1 [[VP6]] i1 [[VP10]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP11:%.*]] = block-predicate i1 [[VP_BB5_BR_VP__NOT]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP12:%.*]] = add i32 [[VP9]] i32 5
; CHECK-NEXT:     [DA: Divergent] i32* [[VP13:%.*]] = getelementptr inbounds i32* [[A0]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] store i32 [[VP12]] i32* [[VP13]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB7:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP14:%.*]] = block-predicate i1 [[VP_BB5_BR_]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP15:%.*]] = mul i32 [[VP5]] i32 5
; CHECK-NEXT:     [DA: Divergent] i32* [[VP16:%.*]] = getelementptr inbounds i32* [[B0]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] store i32 [[VP15]] i32* [[VP16]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP17:%.*]] = block-predicate i1 [[VP6]]
; CHECK-NEXT:     [DA: Divergent] i32* [[VP18:%.*]] = getelementptr inbounds i32* [[C0:%.*]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP19:%.*]] = load i32* [[VP18]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP20:%.*]] = mul i32 [[VP19]] i32 [[N0:%.*]]
; CHECK-NEXT:     [DA: Divergent] i32* [[VP21:%.*]] = getelementptr inbounds i32* [[C0]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] store i32 [[VP20]] i32* [[VP21]]
; CHECK-NEXT:     [DA: Divergent] i32* [[VP22:%.*]] = getelementptr inbounds i32* [[A0]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP23:%.*]] = load i32* [[VP22]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP24:%.*]] = mul i32 [[VP19]] i32 [[N0]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP25:%.*]] = icmp i32 [[VP24]] i32 0
; CHECK-NEXT:     [DA: Divergent] i1 [[VP__NOT_1:%.*]] = not i1 [[VP25]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB9:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB8_BR_VP__NOT:%.*]] = and i1 [[VP6]] i1 [[VP__NOT_1]]
; CHECK-NEXT:     [DA: Divergent] i1 [[VP_BB8_BR_:%.*]] = and i1 [[VP6]] i1 [[VP25]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB10:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB10]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP26:%.*]] = block-predicate i1 [[VP_BB8_BR_VP__NOT]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP27:%.*]] = mul i32 [[VP23]] i32 [[N0]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP28:%.*]] = mul i32 [[VP19]] i32 [[VP27]]
; CHECK-NEXT:     [DA: Divergent] i32* [[VP29:%.*]] = getelementptr inbounds i32* [[B0]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] store i32 [[VP28]] i32* [[VP29]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB11:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB9]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB11]]:
; CHECK-NEXT:     [DA: Divergent] i1 [[VP30:%.*]] = block-predicate i1 [[VP_BB8_BR_]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP31:%.*]] = mul i32 [[VP19]] i32 [[N0]]
; CHECK-NEXT:     [DA: Divergent] i32 [[VP32:%.*]] = mul i32 [[VP23]] i32 -1
; CHECK-NEXT:     [DA: Divergent] i32 [[VP33:%.*]] = add i32 [[VP31]] i32 [[VP32]]
; CHECK-NEXT:     [DA: Divergent] i32* [[VP34:%.*]] = getelementptr inbounds i32* [[A0]] i64 [[VP2]]
; CHECK-NEXT:     [DA: Divergent] store i32 [[VP33]] i32* [[VP34]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB10]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     [DA: Divergent] i64 [[VP3]] = add i64 [[VP2]] i64 [[VP1]]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP35:%.*]] = icmp i64 [[VP3]] i64 299
; CHECK-NEXT:    SUCCESSORS(2):[[BB2]](i1 [[VP35]]), [[BB12:BB[0-9]+]](!i1 [[VP35]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB11]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB12]]:
; CHECK-NEXT:     [DA: Uniform]   i64 [[VP36:%.*]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB13:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB13]]:
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB12]]
; CHECK-EMPTY:
; CHECK-NEXT:    END Region([[REGION0]])
;
entry:
  br label %for.body

for.body:                                         ; preds = %for.inc, %entry
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.inc ]
  %arrayidx = getelementptr inbounds i32, i32* %b, i64 %indvars.iv
  %0 = load i32, i32* %arrayidx, align 4, !tbaa !2
  %cmp1 = icmp sgt i32 %0, 0
  br i1 %cmp1, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body
  %arrayidx3 = getelementptr inbounds i32, i32* %a, i64 %indvars.iv
  %1 = load i32, i32* %arrayidx3, align 4, !tbaa !2
  %cmp4 = icmp sgt i32 %1, 0
  br i1 %cmp4, label %if.then5, label %if.else

if.then5:                                         ; preds = %if.then
  %mul = mul nsw i32 %0, 5
  store i32 %mul, i32* %arrayidx, align 4, !tbaa !2
  br label %if.end

if.else:                                          ; preds = %if.then
  %add = add nsw i32 %1, 5
  store i32 %add, i32* %arrayidx3, align 4, !tbaa !2
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then5
  %arrayidx15 = getelementptr inbounds i32, i32* %c, i64 %indvars.iv
  %2 = load i32, i32* %arrayidx15, align 4, !tbaa !2
  %mul16 = mul nsw i32 %2, %N
  store i32 %mul16, i32* %arrayidx15, align 4, !tbaa !2
  %cmp21 = icmp sgt i32 %mul16, 0
  %3 = load i32, i32* %arrayidx3, align 4, !tbaa !2
  br i1 %cmp21, label %if.then22, label %if.else29

if.then22:                                        ; preds = %if.end
  %sub = sub nsw i32 %mul16, %3
  store i32 %sub, i32* %arrayidx3, align 4, !tbaa !2
  br label %for.inc

if.else29:                                        ; preds = %if.end
  %mul34 = mul nsw i32 %3, %mul16
  store i32 %mul34, i32* %arrayidx, align 4, !tbaa !2
  br label %for.inc

for.inc:                                          ; preds = %for.body, %if.else29, %if.then22
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond = icmp eq i64 %indvars.iv.next, 300
  br i1 %exitcond, label %for.end, label %for.body

for.end:                                          ; preds = %for.inc
  ret void
}

attributes #0 = { noinline norecurse nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"icx (ICX) dev.8.x.0"}
!2 = !{!3, !3, i64 0}
!3 = !{!"int", !4, i64 0}
!4 = !{!"omnipotent char", !5, i64 0}
!5 = !{!"Simple C/C++ TBAA"}
