Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 25 18:16:47 2022
| Host         : DESKTOP-F9B13MH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_4bits_control_sets_placed.rpt
| Design       : ALU_4bits
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              44 |            8 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+---------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+---------------+---------------------+------------------+----------------+
|                      |               | alu1/ZF_reg_i_2_n_0 |                1 |              2 |
|  alu1/OF_reg_i_2_n_0 |               | alu1/OF_reg_i_3_n_0 |                1 |              2 |
|  sys_clk_IBUF        |               | U1/cs_n_i_2_n_0     |                8 |             44 |
+----------------------+---------------+---------------------+------------------+----------------+


