udp.o: /home/rodrigo/litex/litex/soc/software/libliteeth/udp.c \
 /home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/generated/csr.h \
 /home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/generated/soc.h \
 /home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/stdint.h \
 /home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/machine/_default_types.h \
 /home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/features.h \
 /home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/../libc/picolibc.h \
 /home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_intsup.h \
 /home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_stdint.h \
 /home/rodrigo/litex/litex/soc/cores/cpu/vexriscv/system.h \
 /home/rodrigo/litex/litex/soc/cores/cpu/vexriscv/csr-defs.h \
 /home/rodrigo/litex/litex/soc/software/include/hw/common.h \
 /home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/generated/mem.h
/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/generated/csr.h:
/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/generated/soc.h:
/home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/stdint.h:
/home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/machine/_default_types.h:
/home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/features.h:
/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/../libc/picolibc.h:
/home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_intsup.h:
/home/rodrigo/pythondata-software-picolibc/pythondata_software_picolibc/data/newlib/libc/include/sys/_stdint.h:
/home/rodrigo/litex/litex/soc/cores/cpu/vexriscv/system.h:
/home/rodrigo/litex/litex/soc/cores/cpu/vexriscv/csr-defs.h:
/home/rodrigo/litex/litex/soc/software/include/hw/common.h:
/home/rodrigo/Documents/F/WP03_SoC_include_verilog/SoC_project_includeVerilog/build/software/include/generated/mem.h:
