
TMS_CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b094  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  0800b278  0800b278  0000c278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b89c  0800b89c  0000d1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b89c  0800b89c  0000c89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8a4  0800b8a4  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8a4  0800b8a4  0000c8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8a8  0800b8a8  0000c8a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b8ac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007cc  200001e8  0800ba94  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009b4  0800ba94  0000d9b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014149  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027b1  00000000  00000000  00021361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001148  00000000  00000000  00023b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d38  00000000  00000000  00024c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d28  00000000  00000000  00025998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001357d  00000000  00000000  0004e6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010887a  00000000  00000000  00061c3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016a4b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f84  00000000  00000000  0016a4fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00170480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e8 	.word	0x200001e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b25c 	.word	0x0800b25c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001ec 	.word	0x200001ec
 800021c:	0800b25c 	.word	0x0800b25c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <select_mux_channel>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Seleo do canal do mux ---------------------------------------------------*/
void select_mux_channel(uint8_t channel)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, (GPIO_PinState)(channel & 0x01));        // S0
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	b2db      	uxtb	r3, r3
 8001082:	461a      	mov	r2, r3
 8001084:	2120      	movs	r1, #32
 8001086:	4815      	ldr	r0, [pc, #84]	@ (80010dc <select_mux_channel+0x6c>)
 8001088:	f003 fe82 	bl	8004d90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, (GPIO_PinState)((channel >> 1) & 0x01)); // S1
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	085b      	lsrs	r3, r3, #1
 8001090:	b2db      	uxtb	r3, r3
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	b2db      	uxtb	r3, r3
 8001098:	461a      	mov	r2, r3
 800109a:	2140      	movs	r1, #64	@ 0x40
 800109c:	480f      	ldr	r0, [pc, #60]	@ (80010dc <select_mux_channel+0x6c>)
 800109e:	f003 fe77 	bl	8004d90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, (GPIO_PinState)((channel >> 2) & 0x01)); // S2
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	089b      	lsrs	r3, r3, #2
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	461a      	mov	r2, r3
 80010b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010b4:	4809      	ldr	r0, [pc, #36]	@ (80010dc <select_mux_channel+0x6c>)
 80010b6:	f003 fe6b 	bl	8004d90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, (GPIO_PinState)((channel >> 3) & 0x01)); // S3
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	08db      	lsrs	r3, r3, #3
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	f003 0301 	and.w	r3, r3, #1
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	461a      	mov	r2, r3
 80010c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010cc:	4803      	ldr	r0, [pc, #12]	@ (80010dc <select_mux_channel+0x6c>)
 80010ce:	f003 fe5f 	bl	8004d90 <HAL_GPIO_WritePin>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	48000800 	.word	0x48000800

080010e0 <wait_us_approx>:

/* --------- Utilitrios de leitura robusta do ADC --------- */

static inline void wait_us_approx(uint32_t us)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* ~50 NOP/s @ ~170 MHz (ajuste fino se necessrio) */
  for (volatile uint32_t i = 0; i < (us * 50U); i++) __NOP();
 80010e8:	2300      	movs	r3, #0
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	e003      	b.n	80010f6 <wait_us_approx+0x16>
 80010ee:	bf00      	nop
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	3301      	adds	r3, #1
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2232      	movs	r2, #50	@ 0x32
 80010fa:	fb03 f202 	mul.w	r2, r3, r2
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	429a      	cmp	r2, r3
 8001102:	d8f4      	bhi.n	80010ee <wait_us_approx+0xe>
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <adc_read_once>:

static uint16_t adc_read_once(ADC_HandleTypeDef *hadc)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b082      	sub	sp, #8
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
  HAL_ADC_Start(hadc);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f002 f89c 	bl	8003258 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(hadc, 10);
 8001120:	210a      	movs	r1, #10
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f002 f97c 	bl	8003420 <HAL_ADC_PollForConversion>
  return (uint16_t)HAL_ADC_GetValue(hadc);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f002 fa7f 	bl	800362c <HAL_ADC_GetValue>
 800112e:	4603      	mov	r3, r0
 8001130:	b29b      	uxth	r3, r3
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <median5_u16>:

static uint16_t median5_u16(uint16_t a[5])
{
 800113a:	b480      	push	{r7}
 800113c:	b087      	sub	sp, #28
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
  for (int i = 1; i < 5; i++) {
 8001142:	2301      	movs	r3, #1
 8001144:	617b      	str	r3, [r7, #20]
 8001146:	e02c      	b.n	80011a2 <median5_u16+0x68>
    uint16_t x = a[i];
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	4413      	add	r3, r2
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	81fb      	strh	r3, [r7, #14]
    int j = i - 1;
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	3b01      	subs	r3, #1
 8001158:	613b      	str	r3, [r7, #16]
    while (j >= 0 && a[j] > x) { a[j + 1] = a[j]; j--; }
 800115a:	e00d      	b.n	8001178 <median5_u16+0x3e>
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	441a      	add	r2, r3
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	3301      	adds	r3, #1
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	440b      	add	r3, r1
 800116e:	8812      	ldrh	r2, [r2, #0]
 8001170:	801a      	strh	r2, [r3, #0]
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	3b01      	subs	r3, #1
 8001176:	613b      	str	r3, [r7, #16]
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	2b00      	cmp	r3, #0
 800117c:	db07      	blt.n	800118e <median5_u16+0x54>
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	89fa      	ldrh	r2, [r7, #14]
 800118a:	429a      	cmp	r2, r3
 800118c:	d3e6      	bcc.n	800115c <median5_u16+0x22>
    a[j + 1] = x;
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	3301      	adds	r3, #1
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	4413      	add	r3, r2
 8001198:	89fa      	ldrh	r2, [r7, #14]
 800119a:	801a      	strh	r2, [r3, #0]
  for (int i = 1; i < 5; i++) {
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	3301      	adds	r3, #1
 80011a0:	617b      	str	r3, [r7, #20]
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	2b04      	cmp	r3, #4
 80011a6:	ddcf      	ble.n	8001148 <median5_u16+0xe>
  }
  return a[2];
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	889b      	ldrh	r3, [r3, #4]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	371c      	adds	r7, #28
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <read_adc_by_index>:

static uint16_t read_adc_by_index(uint16_t index)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	80fb      	strh	r3, [r7, #6]
  ADC_HandleTypeDef *hadc = NULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
  switch (index) {
 80011c6:	88fb      	ldrh	r3, [r7, #6]
 80011c8:	3b01      	subs	r3, #1
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	d81b      	bhi.n	8001206 <read_adc_by_index+0x4e>
 80011ce:	a201      	add	r2, pc, #4	@ (adr r2, 80011d4 <read_adc_by_index+0x1c>)
 80011d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d4:	080011e9 	.word	0x080011e9
 80011d8:	080011ef 	.word	0x080011ef
 80011dc:	080011f5 	.word	0x080011f5
 80011e0:	080011fb 	.word	0x080011fb
 80011e4:	08001201 	.word	0x08001201
    case 1: hadc = &hadc1; break;
 80011e8:	4b18      	ldr	r3, [pc, #96]	@ (800124c <read_adc_by_index+0x94>)
 80011ea:	61fb      	str	r3, [r7, #28]
 80011ec:	e00d      	b.n	800120a <read_adc_by_index+0x52>
    case 2: hadc = &hadc2; break;
 80011ee:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <read_adc_by_index+0x98>)
 80011f0:	61fb      	str	r3, [r7, #28]
 80011f2:	e00a      	b.n	800120a <read_adc_by_index+0x52>
    case 3: hadc = &hadc3; break;
 80011f4:	4b17      	ldr	r3, [pc, #92]	@ (8001254 <read_adc_by_index+0x9c>)
 80011f6:	61fb      	str	r3, [r7, #28]
 80011f8:	e007      	b.n	800120a <read_adc_by_index+0x52>
    case 4: hadc = &hadc4; break;
 80011fa:	4b17      	ldr	r3, [pc, #92]	@ (8001258 <read_adc_by_index+0xa0>)
 80011fc:	61fb      	str	r3, [r7, #28]
 80011fe:	e004      	b.n	800120a <read_adc_by_index+0x52>
    case 5: hadc = &hadc5; break;
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <read_adc_by_index+0xa4>)
 8001202:	61fb      	str	r3, [r7, #28]
 8001204:	e001      	b.n	800120a <read_adc_by_index+0x52>
    default: return 0;
 8001206:	2300      	movs	r3, #0
 8001208:	e01c      	b.n	8001244 <read_adc_by_index+0x8c>
  }

  /* Dummy para carregar Csample com o novo canal */
  (void)adc_read_once(hadc);
 800120a:	69f8      	ldr	r0, [r7, #28]
 800120c:	f7ff ff81 	bl	8001112 <adc_read_once>

  /* 5 leituras -> mediana */
  uint16_t v[5];
  for (int i = 0; i < 5; i++) v[i] = adc_read_once(hadc);
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
 8001214:	e00d      	b.n	8001232 <read_adc_by_index+0x7a>
 8001216:	69f8      	ldr	r0, [r7, #28]
 8001218:	f7ff ff7b 	bl	8001112 <adc_read_once>
 800121c:	4603      	mov	r3, r0
 800121e:	461a      	mov	r2, r3
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	3320      	adds	r3, #32
 8001226:	443b      	add	r3, r7
 8001228:	f823 2c14 	strh.w	r2, [r3, #-20]
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	3301      	adds	r3, #1
 8001230:	61bb      	str	r3, [r7, #24]
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	2b04      	cmp	r3, #4
 8001236:	ddee      	ble.n	8001216 <read_adc_by_index+0x5e>
  return median5_u16(v);
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff7c 	bl	800113a <median5_u16>
 8001242:	4603      	mov	r3, r0
}
 8001244:	4618      	mov	r0, r3
 8001246:	3720      	adds	r7, #32
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000214 	.word	0x20000214
 8001250:	20000280 	.word	0x20000280
 8001254:	200002ec 	.word	0x200002ec
 8001258:	20000358 	.word	0x20000358
 800125c:	200003c4 	.word	0x200003c4

08001260 <temp_to_i8>:
{
  return (x < lo) ? lo : (x > hi) ? hi : x;
}

static int8_t temp_to_i8(float t)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	ed87 0a01 	vstr	s0, [r7, #4]
  if (t < -40.0f) t = -40.0f;
 800126a:	edd7 7a01 	vldr	s15, [r7, #4]
 800126e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80012ac <temp_to_i8+0x4c>
 8001272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127a:	d501      	bpl.n	8001280 <temp_to_i8+0x20>
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <temp_to_i8+0x50>)
 800127e:	607b      	str	r3, [r7, #4]
  if (t > 120.0f) t = 120.0f;
 8001280:	edd7 7a01 	vldr	s15, [r7, #4]
 8001284:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80012b4 <temp_to_i8+0x54>
 8001288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800128c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001290:	dd01      	ble.n	8001296 <temp_to_i8+0x36>
 8001292:	4b09      	ldr	r3, [pc, #36]	@ (80012b8 <temp_to_i8+0x58>)
 8001294:	607b      	str	r3, [r7, #4]
  return (int8_t)lrintf(t);
 8001296:	ed97 0a01 	vldr	s0, [r7, #4]
 800129a:	f005 fbc5 	bl	8006a28 <lrintf>
 800129e:	4603      	mov	r3, r0
 80012a0:	b25b      	sxtb	r3, r3
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	c2200000 	.word	0xc2200000
 80012b0:	c2200000 	.word	0xc2200000
 80012b4:	42f00000 	.word	0x42f00000
 80012b8:	42f00000 	.word	0x42f00000

080012bc <voltage_to_temperature>:
/* Tenso -> temperatura (sensor por diodo/Zener)
   Substitua A/B por coeficientes calibrados (2 pontos) */
/* Tenso -> temperatura (Enepaq sensor tipo shunt/Zener)
   Fonte: tabela Vout x Temp do datasheet Enepaq (interpolao linear). */
static float voltage_to_temperature(float vout)
{
 80012bc:	b480      	push	{r7}
 80012be:	b08b      	sub	sp, #44	@ 0x2c
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	ed87 0a01 	vstr	s0, [r7, #4]
  };
  static const float T[] = {
    -40,-35,-30,-25,-20,-15,-10, -5,  0,  5, 10, 15, 20, 25, 30, 35, 40,
     45, 50, 55, 60, 65, 70, 75, 80, 85, 90, 95,100,105,110,115,120
  };
  const int N = sizeof(V)/sizeof(V[0]);
 80012c6:	2321      	movs	r3, #33	@ 0x21
 80012c8:	623b      	str	r3, [r7, #32]

  /* Clamp  faixa da tabela */
  if (vout >= V[0])   return T[0];
 80012ca:	4b46      	ldr	r3, [pc, #280]	@ (80013e4 <voltage_to_temperature+0x128>)
 80012cc:	edd3 7a00 	vldr	s15, [r3]
 80012d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80012d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012dc:	db03      	blt.n	80012e6 <voltage_to_temperature+0x2a>
 80012de:	4b42      	ldr	r3, [pc, #264]	@ (80013e8 <voltage_to_temperature+0x12c>)
 80012e0:	edd3 7a00 	vldr	s15, [r3]
 80012e4:	e076      	b.n	80013d4 <voltage_to_temperature+0x118>
  if (vout <= V[N-1]) return T[N-1];
 80012e6:	6a3b      	ldr	r3, [r7, #32]
 80012e8:	3b01      	subs	r3, #1
 80012ea:	4a3e      	ldr	r2, [pc, #248]	@ (80013e4 <voltage_to_temperature+0x128>)
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	4413      	add	r3, r2
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80012f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001300:	d807      	bhi.n	8001312 <voltage_to_temperature+0x56>
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	3b01      	subs	r3, #1
 8001306:	4a38      	ldr	r2, [pc, #224]	@ (80013e8 <voltage_to_temperature+0x12c>)
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	4413      	add	r3, r2
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	e060      	b.n	80013d4 <voltage_to_temperature+0x118>

  /* Acha o intervalo V[i] >= vout >= V[i+1] e interpola */
  for (int i = 0; i < N-1; ++i) {
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
 8001316:	e056      	b.n	80013c6 <voltage_to_temperature+0x10a>
    if (vout <= V[i] && vout >= V[i+1]) {
 8001318:	4a32      	ldr	r2, [pc, #200]	@ (80013e4 <voltage_to_temperature+0x128>)
 800131a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	edd3 7a00 	vldr	s15, [r3]
 8001324:	ed97 7a01 	vldr	s14, [r7, #4]
 8001328:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800132c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001330:	d846      	bhi.n	80013c0 <voltage_to_temperature+0x104>
 8001332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001334:	3301      	adds	r3, #1
 8001336:	4a2b      	ldr	r2, [pc, #172]	@ (80013e4 <voltage_to_temperature+0x128>)
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	4413      	add	r3, r2
 800133c:	edd3 7a00 	vldr	s15, [r3]
 8001340:	ed97 7a01 	vldr	s14, [r7, #4]
 8001344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134c:	db38      	blt.n	80013c0 <voltage_to_temperature+0x104>
      float v1 = V[i],   v2 = V[i+1];
 800134e:	4a25      	ldr	r2, [pc, #148]	@ (80013e4 <voltage_to_temperature+0x128>)
 8001350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	61fb      	str	r3, [r7, #28]
 800135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135c:	3301      	adds	r3, #1
 800135e:	4a21      	ldr	r2, [pc, #132]	@ (80013e4 <voltage_to_temperature+0x128>)
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	61bb      	str	r3, [r7, #24]
      float t1 = T[i],   t2 = T[i+1];
 8001368:	4a1f      	ldr	r2, [pc, #124]	@ (80013e8 <voltage_to_temperature+0x12c>)
 800136a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4413      	add	r3, r2
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001376:	3301      	adds	r3, #1
 8001378:	4a1b      	ldr	r2, [pc, #108]	@ (80013e8 <voltage_to_temperature+0x12c>)
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4413      	add	r3, r2
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	613b      	str	r3, [r7, #16]
      float f  = (vout - v1) / (v2 - v1);   /* f in [0..1] */
 8001382:	ed97 7a01 	vldr	s14, [r7, #4]
 8001386:	edd7 7a07 	vldr	s15, [r7, #28]
 800138a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800138e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001392:	edd7 7a07 	vldr	s15, [r7, #28]
 8001396:	ee37 7a67 	vsub.f32	s14, s14, s15
 800139a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800139e:	edc7 7a03 	vstr	s15, [r7, #12]
      return t1 + f * (t2 - t1);
 80013a2:	ed97 7a04 	vldr	s14, [r7, #16]
 80013a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80013aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80013b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80013ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013be:	e009      	b.n	80013d4 <voltage_to_temperature+0x118>
  for (int i = 0; i < N-1; ++i) {
 80013c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c2:	3301      	adds	r3, #1
 80013c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013c6:	6a3b      	ldr	r3, [r7, #32]
 80013c8:	3b01      	subs	r3, #1
 80013ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80013cc:	429a      	cmp	r2, r3
 80013ce:	dba3      	blt.n	8001318 <voltage_to_temperature+0x5c>
    }
  }
  /* fallback (no deve chegar aqui) */
  return 25.0f;
 80013d0:	eef3 7a09 	vmov.f32	s15, #57	@ 0x41c80000  25.0
}
 80013d4:	eeb0 0a67 	vmov.f32	s0, s15
 80013d8:	372c      	adds	r7, #44	@ 0x2c
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	0800b320 	.word	0x0800b320
 80013e8:	0800b3a4 	.word	0x0800b3a4

080013ec <send_address_claim>:


/* ------------------- CAN helpers ------------------- */

void send_address_claim(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08c      	sub	sp, #48	@ 0x30
 80013f0:	af00      	add	r7, sp, #0
  FDCAN_TxHeaderTypeDef txHeader;
  uint8_t data[8] = {0xF3, 0x00, 0x80, 0x00, 0x40, 0x1E, 0x90, 0x00};
 80013f2:	4a12      	ldr	r2, [pc, #72]	@ (800143c <send_address_claim+0x50>)
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013fa:	e883 0003 	stmia.w	r3, {r0, r1}

  txHeader.Identifier         = 0x18EEFF80;
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <send_address_claim+0x54>)
 8001400:	60fb      	str	r3, [r7, #12]
  txHeader.IdType             = FDCAN_EXTENDED_ID;
 8001402:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001406:	613b      	str	r3, [r7, #16]
  txHeader.TxFrameType        = FDCAN_DATA_FRAME;
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
  txHeader.DataLength         = FDCAN_DLC_BYTES_8;
 800140c:	2308      	movs	r3, #8
 800140e:	61bb      	str	r3, [r7, #24]
  txHeader.ErrorStateIndicator= FDCAN_ESI_ACTIVE;
 8001410:	2300      	movs	r3, #0
 8001412:	61fb      	str	r3, [r7, #28]
  txHeader.BitRateSwitch      = FDCAN_BRS_OFF;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
  txHeader.FDFormat           = FDCAN_CLASSIC_CAN;
 8001418:	2300      	movs	r3, #0
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
  txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
  txHeader.MessageMarker      = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c

  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 8001424:	1d3a      	adds	r2, r7, #4
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	4619      	mov	r1, r3
 800142c:	4805      	ldr	r0, [pc, #20]	@ (8001444 <send_address_claim+0x58>)
 800142e:	f003 fa01 	bl	8004834 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 8001432:	bf00      	nop
 8001434:	3730      	adds	r7, #48	@ 0x30
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	0800b278 	.word	0x0800b278
 8001440:	18eeff80 	.word	0x18eeff80
 8001444:	20000430 	.word	0x20000430

08001448 <send_thermistor_summary>:

void send_thermistor_summary(int8_t minT, int8_t maxT, int8_t avgT,
                             uint8_t count, uint8_t id_max, uint8_t id_min)
{
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b091      	sub	sp, #68	@ 0x44
 800144c:	af00      	add	r7, sp, #0
 800144e:	4604      	mov	r4, r0
 8001450:	4608      	mov	r0, r1
 8001452:	4611      	mov	r1, r2
 8001454:	461a      	mov	r2, r3
 8001456:	4623      	mov	r3, r4
 8001458:	71fb      	strb	r3, [r7, #7]
 800145a:	4603      	mov	r3, r0
 800145c:	71bb      	strb	r3, [r7, #6]
 800145e:	460b      	mov	r3, r1
 8001460:	717b      	strb	r3, [r7, #5]
 8001462:	4613      	mov	r3, r2
 8001464:	713b      	strb	r3, [r7, #4]
  FDCAN_TxHeaderTypeDef txHeader;
  uint8_t data[8];

  data[0] = 0x00;
 8001466:	2300      	movs	r3, #0
 8001468:	733b      	strb	r3, [r7, #12]
  data[1] = (uint8_t)minT;
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	737b      	strb	r3, [r7, #13]
  data[2] = (uint8_t)maxT;
 800146e:	79bb      	ldrb	r3, [r7, #6]
 8001470:	73bb      	strb	r3, [r7, #14]
  data[3] = (uint8_t)avgT;
 8001472:	797b      	ldrb	r3, [r7, #5]
 8001474:	73fb      	strb	r3, [r7, #15]
  data[4] = count;
 8001476:	793b      	ldrb	r3, [r7, #4]
 8001478:	743b      	strb	r3, [r7, #16]
  data[5] = id_max;
 800147a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800147e:	747b      	strb	r3, [r7, #17]
  data[6] = id_min;
 8001480:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001484:	74bb      	strb	r3, [r7, #18]

  uint16_t checksum = 0x39 + 8;
 8001486:	2341      	movs	r3, #65	@ 0x41
 8001488:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  for (int i = 0; i < 7; i++) checksum += data[i];
 800148a:	2300      	movs	r3, #0
 800148c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800148e:	e00b      	b.n	80014a8 <send_thermistor_summary+0x60>
 8001490:	f107 020c 	add.w	r2, r7, #12
 8001494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001496:	4413      	add	r3, r2
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	461a      	mov	r2, r3
 800149c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800149e:	4413      	add	r3, r2
 80014a0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80014a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014a4:	3301      	adds	r3, #1
 80014a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80014a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014aa:	2b06      	cmp	r3, #6
 80014ac:	ddf0      	ble.n	8001490 <send_thermistor_summary+0x48>
  data[7] = (uint8_t)(checksum & 0xFF);
 80014ae:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	74fb      	strb	r3, [r7, #19]

  txHeader.Identifier         = 0x1839F380;
 80014b4:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <send_thermistor_summary+0xac>)
 80014b6:	617b      	str	r3, [r7, #20]
  txHeader.IdType             = FDCAN_EXTENDED_ID;
 80014b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80014bc:	61bb      	str	r3, [r7, #24]
  txHeader.TxFrameType        = FDCAN_DATA_FRAME;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
  txHeader.DataLength         = FDCAN_DLC_BYTES_8;
 80014c2:	2308      	movs	r3, #8
 80014c4:	623b      	str	r3, [r7, #32]
  txHeader.ErrorStateIndicator= FDCAN_ESI_ACTIVE;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  txHeader.BitRateSwitch      = FDCAN_BRS_OFF;
 80014ca:	2300      	movs	r3, #0
 80014cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  txHeader.FDFormat           = FDCAN_CLASSIC_CAN;
 80014ce:	2300      	movs	r3, #0
 80014d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80014d2:	2300      	movs	r3, #0
 80014d4:	633b      	str	r3, [r7, #48]	@ 0x30
  txHeader.MessageMarker      = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	637b      	str	r3, [r7, #52]	@ 0x34

  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 80014da:	f107 020c 	add.w	r2, r7, #12
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	4619      	mov	r1, r3
 80014e4:	4804      	ldr	r0, [pc, #16]	@ (80014f8 <send_thermistor_summary+0xb0>)
 80014e6:	f003 f9a5 	bl	8004834 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 80014ea:	bf00      	nop
 80014ec:	3744      	adds	r7, #68	@ 0x44
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd90      	pop	{r4, r7, pc}
 80014f2:	bf00      	nop
 80014f4:	1839f380 	.word	0x1839f380
 80014f8:	20000430 	.word	0x20000430

080014fc <send_all_temps_to_esp>:

void send_all_temps_to_esp(int8_t temps[80])
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08e      	sub	sp, #56	@ 0x38
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  FDCAN_TxHeaderTypeDef txHeader;
  uint8_t data[8];

  txHeader.IdType             = FDCAN_STANDARD_ID;
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
  txHeader.TxFrameType        = FDCAN_DATA_FRAME;
 8001508:	2300      	movs	r3, #0
 800150a:	61bb      	str	r3, [r7, #24]
  txHeader.DataLength         = FDCAN_DLC_BYTES_8;
 800150c:	2308      	movs	r3, #8
 800150e:	61fb      	str	r3, [r7, #28]
  txHeader.ErrorStateIndicator= FDCAN_ESI_ACTIVE;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
  txHeader.BitRateSwitch      = FDCAN_BRS_OFF;
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	@ 0x24
  txHeader.FDFormat           = FDCAN_CLASSIC_CAN;
 8001518:	2300      	movs	r3, #0
 800151a:	62bb      	str	r3, [r7, #40]	@ 0x28
  txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800151c:	2300      	movs	r3, #0
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  for (uint8_t i = 0; i < 10; i++) {
 8001520:	2300      	movs	r3, #0
 8001522:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001526:	e033      	b.n	8001590 <send_all_temps_to_esp+0x94>
    for (uint8_t j = 0; j < 8; j++) data[j] = (uint8_t)temps[i * 8 + j];
 8001528:	2300      	movs	r3, #0
 800152a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800152e:	e016      	b.n	800155e <send_all_temps_to_esp+0x62>
 8001530:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001534:	00da      	lsls	r2, r3, #3
 8001536:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800153a:	4413      	add	r3, r2
 800153c:	461a      	mov	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	f993 2000 	ldrsb.w	r2, [r3]
 8001546:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	3338      	adds	r3, #56	@ 0x38
 800154e:	443b      	add	r3, r7
 8001550:	f803 2c30 	strb.w	r2, [r3, #-48]
 8001554:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001558:	3301      	adds	r3, #1
 800155a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800155e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001562:	2b07      	cmp	r3, #7
 8001564:	d9e4      	bls.n	8001530 <send_all_temps_to_esp+0x34>
    txHeader.Identifier    = 0x321 + i;   // 0x321..0x330
 8001566:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800156a:	f203 3321 	addw	r3, r3, #801	@ 0x321
 800156e:	613b      	str	r3, [r7, #16]
    txHeader.MessageMarker = i;
 8001570:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001574:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 8001576:	f107 0208 	add.w	r2, r7, #8
 800157a:	f107 0310 	add.w	r3, r7, #16
 800157e:	4619      	mov	r1, r3
 8001580:	4808      	ldr	r0, [pc, #32]	@ (80015a4 <send_all_temps_to_esp+0xa8>)
 8001582:	f003 f957 	bl	8004834 <HAL_FDCAN_AddMessageToTxFifoQ>
  for (uint8_t i = 0; i < 10; i++) {
 8001586:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800158a:	3301      	adds	r3, #1
 800158c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001590:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001594:	2b09      	cmp	r3, #9
 8001596:	d9c7      	bls.n	8001528 <send_all_temps_to_esp+0x2c>
  }
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3738      	adds	r7, #56	@ 0x38
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000430 	.word	0x20000430

080015a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80015ac:	b0a4      	sub	sp, #144	@ 0x90
 80015ae:	af04      	add	r7, sp, #16
  HAL_Init();
 80015b0:	f001 f9d8 	bl	8002964 <HAL_Init>
  SystemClock_Config();
 80015b4:	f000 f9b4 	bl	8001920 <SystemClock_Config>

  MX_GPIO_Init();
 80015b8:	f000 fca2 	bl	8001f00 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80015bc:	f000 fc5a 	bl	8001e74 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 80015c0:	f000 f9fa 	bl	80019b8 <MX_ADC1_Init>
  MX_ADC2_Init();
 80015c4:	f000 fa7c 	bl	8001ac0 <MX_ADC2_Init>
  MX_ADC3_Init();
 80015c8:	f000 faec 	bl	8001ba4 <MX_ADC3_Init>
  MX_ADC4_Init();
 80015cc:	f000 fb6e 	bl	8001cac <MX_ADC4_Init>
  MX_ADC5_Init();
 80015d0:	f000 fbde 	bl	8001d90 <MX_ADC5_Init>

  for (int i = 0; i < TMS_NUM_SENSORS; i++) {
 80015d4:	2300      	movs	r3, #0
 80015d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015d8:	e014      	b.n	8001604 <main+0x5c>
    mux_raw[i]     = 0;
 80015da:	4ac2      	ldr	r2, [pc, #776]	@ (80018e4 <main+0x33c>)
 80015dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80015de:	2100      	movs	r1, #0
 80015e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    mux_voltage[i] = 0.0f;
 80015e4:	4ac0      	ldr	r2, [pc, #768]	@ (80018e8 <main+0x340>)
 80015e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
    mux_temp[i]    = 25.0f;
 80015f2:	4abe      	ldr	r2, [pc, #760]	@ (80018ec <main+0x344>)
 80015f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	4abd      	ldr	r2, [pc, #756]	@ (80018f0 <main+0x348>)
 80015fc:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < TMS_NUM_SENSORS; i++) {
 80015fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001600:	3301      	adds	r3, #1
 8001602:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001604:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001606:	2b4f      	cmp	r3, #79	@ 0x4f
 8001608:	dde7      	ble.n	80015da <main+0x32>
  }

  last_print_time = HAL_GetTick();
 800160a:	f001 fa0f 	bl	8002a2c <HAL_GetTick>
 800160e:	4603      	mov	r3, r0
 8001610:	4ab8      	ldr	r2, [pc, #736]	@ (80018f4 <main+0x34c>)
 8001612:	6013      	str	r3, [r2, #0]
  HAL_FDCAN_Start(&hfdcan1);
 8001614:	48b8      	ldr	r0, [pc, #736]	@ (80018f8 <main+0x350>)
 8001616:	f003 f8e5 	bl	80047e4 <HAL_FDCAN_Start>

  BSP_LED_Init(LED_GREEN);
 800161a:	2000      	movs	r0, #0
 800161c:	f001 f80e 	bl	800263c <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001620:	2101      	movs	r1, #1
 8001622:	2000      	movs	r0, #0
 8001624:	f001 f840 	bl	80026a8 <BSP_PB_Init>

  BspCOMInit.BaudRate  = 115200;
 8001628:	4bb4      	ldr	r3, [pc, #720]	@ (80018fc <main+0x354>)
 800162a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800162e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength= COM_WORDLENGTH_8B;
 8001630:	4bb2      	ldr	r3, [pc, #712]	@ (80018fc <main+0x354>)
 8001632:	2200      	movs	r2, #0
 8001634:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits  = COM_STOPBITS_1;
 8001636:	4bb1      	ldr	r3, [pc, #708]	@ (80018fc <main+0x354>)
 8001638:	2200      	movs	r2, #0
 800163a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity    = COM_PARITY_NONE;
 800163c:	4baf      	ldr	r3, [pc, #700]	@ (80018fc <main+0x354>)
 800163e:	2200      	movs	r2, #0
 8001640:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl = COM_HWCONTROL_NONE;
 8001642:	4bae      	ldr	r3, [pc, #696]	@ (80018fc <main+0x354>)
 8001644:	2200      	movs	r2, #0
 8001646:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE) {
 8001648:	49ac      	ldr	r1, [pc, #688]	@ (80018fc <main+0x354>)
 800164a:	2000      	movs	r0, #0
 800164c:	f001 f8b8 	bl	80027c0 <BSP_COM_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <main+0xb2>
    Error_Handler();
 8001656:	f000 fcab 	bl	8001fb0 <Error_Handler>
  }

  /* Loop principal: exemplo varrendo 16 canais do ADC1 (ajuste p/ 80 no seu caso) */
  while (1)
  {
    float soma = 0.0f;
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	67bb      	str	r3, [r7, #120]	@ 0x78
    int8_t minT = 127, maxT = -128;
 8001660:	237f      	movs	r3, #127	@ 0x7f
 8001662:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001666:	2380      	movs	r3, #128	@ 0x80
 8001668:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    uint8_t id_min = 0, id_max = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8001672:	2300      	movs	r3, #0
 8001674:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

    for (uint8_t adc = 1; adc <= 2; adc++)
 8001678:	2301      	movs	r3, #1
 800167a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800167e:	e0e1      	b.n	8001844 <main+0x29c>
    {
    printf("\n========== ADC %d ==========\n", adc);
 8001680:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001684:	4619      	mov	r1, r3
 8001686:	489e      	ldr	r0, [pc, #632]	@ (8001900 <main+0x358>)
 8001688:	f006 f934 	bl	80078f4 <iprintf>
    printf("| Canal |   RAW |  Vout(V) |  Temp(C) |\n");
 800168c:	489d      	ldr	r0, [pc, #628]	@ (8001904 <main+0x35c>)
 800168e:	f006 f999 	bl	80079c4 <puts>
    printf("|-------|-------|----------|-----------|\n");
 8001692:	489d      	ldr	r0, [pc, #628]	@ (8001908 <main+0x360>)
 8001694:	f006 f996 	bl	80079c4 <puts>

    for (uint8_t ch = 0; ch < 16; ch++) {
 8001698:	2300      	movs	r3, #0
 800169a:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
 800169e:	e0c7      	b.n	8001830 <main+0x288>
      select_mux_channel(ch);
 80016a0:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff fce3 	bl	8001070 <select_mux_channel>
      wait_us_approx(20);                 /* tempo de assentamento ps-MUX */
 80016aa:	2014      	movs	r0, #20
 80016ac:	f7ff fd18 	bl	80010e0 <wait_us_approx>

      uint16_t raw = read_adc_by_index(adc);
 80016b0:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fd7e 	bl	80011b8 <read_adc_by_index>
 80016bc:	4603      	mov	r3, r0
 80016be:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
      float volt  = (raw / 4095.0f) * 3.3f;
 80016c2:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80016c6:	ee07 3a90 	vmov	s15, r3
 80016ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ce:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 800190c <main+0x364>
 80016d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016d6:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001910 <main+0x368>
 80016da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016de:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
      float temp  = voltage_to_temperature(volt);
 80016e2:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 80016e6:	f7ff fde9 	bl	80012bc <voltage_to_temperature>
 80016ea:	ed87 0a18 	vstr	s0, [r7, #96]	@ 0x60

      uint8_t index = (adc - 1) * 16 + ch;
 80016ee:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80016f2:	3b01      	subs	r3, #1
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	b2da      	uxtb	r2, r3
 80016fa:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80016fe:	4413      	add	r3, r2
 8001700:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      mux_raw[index]     = raw;
 8001704:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001708:	4976      	ldr	r1, [pc, #472]	@ (80018e4 <main+0x33c>)
 800170a:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 800170e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
      mux_voltage[index] = volt;
 8001712:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001716:	4a74      	ldr	r2, [pc, #464]	@ (80018e8 <main+0x340>)
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4413      	add	r3, r2
 800171c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800171e:	601a      	str	r2, [r3, #0]
      mux_temp[index]    = temp;
 8001720:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001724:	4a71      	ldr	r2, [pc, #452]	@ (80018ec <main+0x344>)
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800172c:	601a      	str	r2, [r3, #0]

      printf("|  %2d  | %5u |   %6.3f |   %7.2f |\n",
 800172e:	f897 6072 	ldrb.w	r6, [r7, #114]	@ 0x72
             ch, (unsigned)mux_raw[index], mux_voltage[index], mux_temp[index]);
 8001732:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001736:	4a6b      	ldr	r2, [pc, #428]	@ (80018e4 <main+0x33c>)
 8001738:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
      printf("|  %2d  | %5u |   %6.3f |   %7.2f |\n",
 800173c:	4698      	mov	r8, r3
             ch, (unsigned)mux_raw[index], mux_voltage[index], mux_temp[index]);
 800173e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001742:	4a69      	ldr	r2, [pc, #420]	@ (80018e8 <main+0x340>)
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	681b      	ldr	r3, [r3, #0]
      printf("|  %2d  | %5u |   %6.3f |   %7.2f |\n",
 800174a:	4618      	mov	r0, r3
 800174c:	f7fe ff24 	bl	8000598 <__aeabi_f2d>
 8001750:	4604      	mov	r4, r0
 8001752:	460d      	mov	r5, r1
             ch, (unsigned)mux_raw[index], mux_voltage[index], mux_temp[index]);
 8001754:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001758:	4a64      	ldr	r2, [pc, #400]	@ (80018ec <main+0x344>)
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	4413      	add	r3, r2
 800175e:	681b      	ldr	r3, [r3, #0]
      printf("|  %2d  | %5u |   %6.3f |   %7.2f |\n",
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe ff19 	bl	8000598 <__aeabi_f2d>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800176e:	e9cd 4500 	strd	r4, r5, [sp]
 8001772:	4642      	mov	r2, r8
 8001774:	4631      	mov	r1, r6
 8001776:	4867      	ldr	r0, [pc, #412]	@ (8001914 <main+0x36c>)
 8001778:	f006 f8bc 	bl	80078f4 <iprintf>

      if (temp > maxT && temp < 240) {
 800177c:	f997 3076 	ldrsb.w	r3, [r7, #118]	@ 0x76
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001788:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800178c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001794:	dd15      	ble.n	80017c2 <main+0x21a>
 8001796:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800179a:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001918 <main+0x370>
 800179e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	d50c      	bpl.n	80017c2 <main+0x21a>
    	  maxT = temp;
 80017a8:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80017ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017b0:	edc7 7a01 	vstr	s15, [r7, #4]
 80017b4:	793b      	ldrb	r3, [r7, #4]
 80017b6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    	  id_max = index;
 80017ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80017be:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
      	  }
      if (temp < minT) {
 80017c2:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ce:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80017d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017da:	d50c      	bpl.n	80017f6 <main+0x24e>
    	  minT = temp;
 80017dc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80017e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e4:	edc7 7a01 	vstr	s15, [r7, #4]
 80017e8:	793b      	ldrb	r3, [r7, #4]
 80017ea:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    	  id_min = index;
 80017ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80017f2:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
      	  }
      if(temp < 240 && temp < 0){
 80017f6:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80017fa:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001918 <main+0x370>
 80017fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	d50e      	bpl.n	8001826 <main+0x27e>
 8001808:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800180c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	d507      	bpl.n	8001826 <main+0x27e>

    	  soma += temp;
 8001816:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800181a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800181e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001822:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    for (uint8_t ch = 0; ch < 16; ch++) {
 8001826:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800182a:	3301      	adds	r3, #1
 800182c:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
 8001830:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001834:	2b0f      	cmp	r3, #15
 8001836:	f67f af33 	bls.w	80016a0 <main+0xf8>
    for (uint8_t adc = 1; adc <= 2; adc++)
 800183a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800183e:	3301      	adds	r3, #1
 8001840:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8001844:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001848:	2b02      	cmp	r3, #2
 800184a:	f67f af19 	bls.w	8001680 <main+0xd8>
      	  }
    }
}
    /* Mdia dos 16 lidos neste exemplo (mude para 56/80 ao varrer todos) */
    int8_t avgT = (int8_t)lrintf(soma / 56.0f);
 800184e:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001852:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800191c <main+0x374>
 8001856:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800185a:	eeb0 0a47 	vmov.f32	s0, s14
 800185e:	f005 f8e3 	bl	8006a28 <lrintf>
 8001862:	4603      	mov	r3, r0
 8001864:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    /* CAN */
    send_address_claim();
 8001868:	f7ff fdc0 	bl	80013ec <send_address_claim>
    HAL_Delay(15);
 800186c:	200f      	movs	r0, #15
 800186e:	f001 f8e9 	bl	8002a44 <HAL_Delay>
    send_thermistor_summary(minT, maxT, avgT, 56, id_max, id_min);
 8001872:	f997 206b 	ldrsb.w	r2, [r7, #107]	@ 0x6b
 8001876:	f997 1076 	ldrsb.w	r1, [r7, #118]	@ 0x76
 800187a:	f997 0077 	ldrsb.w	r0, [r7, #119]	@ 0x77
 800187e:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001882:	9301      	str	r3, [sp, #4]
 8001884:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001888:	9300      	str	r3, [sp, #0]
 800188a:	2338      	movs	r3, #56	@ 0x38
 800188c:	f7ff fddc 	bl	8001448 <send_thermistor_summary>

    int8_t temps_i8[80];
    for (int i = 0; i < 80; i++) temps_i8[i] = temp_to_i8(mux_temp[i]);
 8001890:	2300      	movs	r3, #0
 8001892:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001894:	e014      	b.n	80018c0 <main+0x318>
 8001896:	4a15      	ldr	r2, [pc, #84]	@ (80018ec <main+0x344>)
 8001898:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	edd3 7a00 	vldr	s15, [r3]
 80018a2:	eeb0 0a67 	vmov.f32	s0, s15
 80018a6:	f7ff fcdb 	bl	8001260 <temp_to_i8>
 80018aa:	4603      	mov	r3, r0
 80018ac:	4619      	mov	r1, r3
 80018ae:	f107 020c 	add.w	r2, r7, #12
 80018b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80018b4:	4413      	add	r3, r2
 80018b6:	460a      	mov	r2, r1
 80018b8:	701a      	strb	r2, [r3, #0]
 80018ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80018bc:	3301      	adds	r3, #1
 80018be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80018c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80018c2:	2b4f      	cmp	r3, #79	@ 0x4f
 80018c4:	dde7      	ble.n	8001896 <main+0x2ee>
    send_all_temps_to_esp(temps_i8);
 80018c6:	f107 030c 	add.w	r3, r7, #12
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fe16 	bl	80014fc <send_all_temps_to_esp>

    last_print_time = HAL_GetTick();
 80018d0:	f001 f8ac 	bl	8002a2c <HAL_GetTick>
 80018d4:	4603      	mov	r3, r0
 80018d6:	4a07      	ldr	r2, [pc, #28]	@ (80018f4 <main+0x34c>)
 80018d8:	6013      	str	r3, [r2, #0]
    HAL_Delay(50);
 80018da:	2032      	movs	r0, #50	@ 0x32
 80018dc:	f001 f8b2 	bl	8002a44 <HAL_Delay>
  {
 80018e0:	e6bb      	b.n	800165a <main+0xb2>
 80018e2:	bf00      	nop
 80018e4:	20000494 	.word	0x20000494
 80018e8:	20000534 	.word	0x20000534
 80018ec:	20000674 	.word	0x20000674
 80018f0:	41c80000 	.word	0x41c80000
 80018f4:	200007b4 	.word	0x200007b4
 80018f8:	20000430 	.word	0x20000430
 80018fc:	20000204 	.word	0x20000204
 8001900:	0800b280 	.word	0x0800b280
 8001904:	0800b2a0 	.word	0x0800b2a0
 8001908:	0800b2cc 	.word	0x0800b2cc
 800190c:	457ff000 	.word	0x457ff000
 8001910:	40533333 	.word	0x40533333
 8001914:	0800b2f8 	.word	0x0800b2f8
 8001918:	43700000 	.word	0x43700000
 800191c:	42600000 	.word	0x42600000

08001920 <SystemClock_Config>:
}

/* -------------------- System / Peripherals init -------------------- */

void SystemClock_Config(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b094      	sub	sp, #80	@ 0x50
 8001924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	f107 0318 	add.w	r3, r7, #24
 800192a:	2238      	movs	r2, #56	@ 0x38
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f006 f94a 	bl	8007bc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001942:	2000      	movs	r0, #0
 8001944:	f003 fa3c 	bl	8004dc0 <HAL_PWREx_ControlVoltageScaling>

  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 8001948:	2302      	movs	r3, #2
 800194a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 800194c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001950:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001952:	2340      	movs	r3, #64	@ 0x40
 8001954:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8001956:	2302      	movs	r3, #2
 8001958:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 800195a:	2302      	movs	r3, #2
 800195c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM            = RCC_PLLM_DIV4;
 800195e:	2304      	movs	r3, #4
 8001960:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN            = 85;
 8001962:	2355      	movs	r3, #85	@ 0x55
 8001964:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV2;
 8001966:	2302      	movs	r3, #2
 8001968:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ            = RCC_PLLQ_DIV2;
 800196a:	2302      	movs	r3, #2
 800196c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR            = RCC_PLLR_DIV2;
 800196e:	2302      	movs	r3, #2
 8001970:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001972:	f107 0318 	add.w	r3, r7, #24
 8001976:	4618      	mov	r0, r3
 8001978:	f003 fad6 	bl	8004f28 <HAL_RCC_OscConfig>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <SystemClock_Config+0x66>
    Error_Handler();
 8001982:	f000 fb15 	bl	8001fb0 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001986:	230f      	movs	r3, #15
 8001988:	607b      	str	r3, [r7, #4]
                                   | RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 800198a:	2303      	movs	r3, #3
 800198c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_HCLK_DIV1;
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001996:	2300      	movs	r3, #0
 8001998:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	2104      	movs	r1, #4
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 fdd4 	bl	800554c <HAL_RCC_ClockConfig>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SystemClock_Config+0x8e>
    Error_Handler();
 80019aa:	f000 fb01 	bl	8001fb0 <Error_Handler>
  }
}
 80019ae:	bf00      	nop
 80019b0:	3750      	adds	r7, #80	@ 0x50
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <MX_ADC1_Init>:

/* === ADC1 === */
static void MX_ADC1_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08c      	sub	sp, #48	@ 0x30
 80019bc:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80019be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80019ca:	1d3b      	adds	r3, r7, #4
 80019cc:	2220      	movs	r2, #32
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f006 f8f9 	bl	8007bc8 <memset>

  hadc1.Instance                      = ADC1;
 80019d6:	4b38      	ldr	r3, [pc, #224]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 80019d8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80019dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler           = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019de:	4b36      	ldr	r3, [pc, #216]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 80019e0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80019e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution               = ADC_RESOLUTION_12B;
 80019e6:	4b34      	ldr	r3, [pc, #208]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign                = ADC_DATAALIGN_RIGHT;
 80019ec:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation         = 0;
 80019f2:	4b31      	ldr	r3, [pc, #196]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode             = ADC_SCAN_DISABLE;
 80019f8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection             = ADC_EOC_SINGLE_CONV;
 80019fe:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a00:	2204      	movs	r2, #4
 8001a02:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait         = DISABLE;
 8001a04:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode       = DISABLE;
 8001a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion          = 1;
 8001a10:	4b29      	ldr	r3, [pc, #164]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode    = DISABLE;
 8001a16:	4b28      	ldr	r3, [pc, #160]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv         = ADC_SOFTWARE_START;
 8001a1e:	4b26      	ldr	r3, [pc, #152]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a24:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests    = DISABLE;
 8001a2a:	4b23      	ldr	r3, [pc, #140]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun                  = ADC_OVR_DATA_PRESERVED;
 8001a32:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Oversampling (8x, >>3) */
  hadc1.Init.OversamplingMode                         = ENABLE;
 8001a38:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.Ratio                       = ADC_OVERSAMPLING_RATIO_8;
 8001a40:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a42:	2208      	movs	r2, #8
 8001a44:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.RightBitShift               = ADC_RIGHTBITSHIFT_3;
 8001a46:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a48:	2260      	movs	r2, #96	@ 0x60
 8001a4a:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.TriggeredMode               = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset       = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001a52:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a54:	2201      	movs	r2, #1
 8001a56:	651a      	str	r2, [r3, #80]	@ 0x50

  if (HAL_ADC_Init(&hadc1) != HAL_OK) { Error_Handler(); }
 8001a58:	4817      	ldr	r0, [pc, #92]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a5a:	f001 fa41 	bl	8002ee0 <HAL_ADC_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_ADC1_Init+0xb0>
 8001a64:	f000 faa4 	bl	8001fb0 <Error_Handler>

  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8001a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a70:	4619      	mov	r1, r3
 8001a72:	4811      	ldr	r0, [pc, #68]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001a74:	f002 fae4 	bl	8004040 <HAL_ADCEx_MultiModeConfigChannel>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_ADC1_Init+0xca>
    Error_Handler();
 8001a7e:	f000 fa97 	bl	8001fb0 <Error_Handler>
  }

  sConfig.Channel      = ADC_CHANNEL_1;
 8001a82:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <MX_ADC1_Init+0x104>)
 8001a84:	607b      	str	r3, [r7, #4]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8001a86:	2306      	movs	r3, #6
 8001a88:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;  /* *** */
 8001a8a:	2306      	movs	r3, #6
 8001a8c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff   = ADC_SINGLE_ENDED;
 8001a8e:	237f      	movs	r3, #127	@ 0x7f
 8001a90:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a92:	2304      	movs	r3, #4
 8001a94:	617b      	str	r3, [r7, #20]
  sConfig.Offset       = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4806      	ldr	r0, [pc, #24]	@ (8001ab8 <MX_ADC1_Init+0x100>)
 8001aa0:	f001 fdd2 	bl	8003648 <HAL_ADC_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_ADC1_Init+0xf6>
 8001aaa:	f000 fa81 	bl	8001fb0 <Error_Handler>
}
 8001aae:	bf00      	nop
 8001ab0:	3730      	adds	r7, #48	@ 0x30
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000214 	.word	0x20000214
 8001abc:	04300002 	.word	0x04300002

08001ac0 <MX_ADC2_Init>:

/* === ADC2 === */
static void MX_ADC2_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001ac6:	463b      	mov	r3, r7
 8001ac8:	2220      	movs	r2, #32
 8001aca:	2100      	movs	r1, #0
 8001acc:	4618      	mov	r0, r3
 8001ace:	f006 f87b 	bl	8007bc8 <memset>

  hadc2.Instance                      = ADC2;
 8001ad2:	4b31      	ldr	r3, [pc, #196]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001ad4:	4a31      	ldr	r2, [pc, #196]	@ (8001b9c <MX_ADC2_Init+0xdc>)
 8001ad6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler           = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001ada:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001ade:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution               = ADC_RESOLUTION_12B;
 8001ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign                = ADC_DATAALIGN_RIGHT;
 8001ae6:	4b2c      	ldr	r3, [pc, #176]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation         = 0;
 8001aec:	4b2a      	ldr	r3, [pc, #168]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode             = ADC_SCAN_DISABLE;
 8001af2:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection             = ADC_EOC_SINGLE_CONV;
 8001af8:	4b27      	ldr	r3, [pc, #156]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001afa:	2204      	movs	r2, #4
 8001afc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait         = DISABLE;
 8001afe:	4b26      	ldr	r3, [pc, #152]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode       = DISABLE;
 8001b04:	4b24      	ldr	r3, [pc, #144]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion          = 1;
 8001b0a:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode    = DISABLE;
 8001b10:	4b21      	ldr	r3, [pc, #132]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv         = ADC_SOFTWARE_START;
 8001b18:	4b1f      	ldr	r3, [pc, #124]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests    = DISABLE;
 8001b24:	4b1c      	ldr	r3, [pc, #112]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun                  = ADC_OVR_DATA_PRESERVED;
 8001b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	63da      	str	r2, [r3, #60]	@ 0x3c

  hadc2.Init.OversamplingMode                         = ENABLE;
 8001b32:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc2.Init.Oversampling.Ratio                       = ADC_OVERSAMPLING_RATIO_8;
 8001b3a:	4b17      	ldr	r3, [pc, #92]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b3c:	2208      	movs	r2, #8
 8001b3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.RightBitShift               = ADC_RIGHTBITSHIFT_3;
 8001b40:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b42:	2260      	movs	r2, #96	@ 0x60
 8001b44:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc2.Init.Oversampling.TriggeredMode               = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001b46:	4b14      	ldr	r3, [pc, #80]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc2.Init.Oversampling.OversamplingStopReset       = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001b4c:	4b12      	ldr	r3, [pc, #72]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	651a      	str	r2, [r3, #80]	@ 0x50

  if (HAL_ADC_Init(&hadc2) != HAL_OK) { Error_Handler(); }
 8001b52:	4811      	ldr	r0, [pc, #68]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b54:	f001 f9c4 	bl	8002ee0 <HAL_ADC_Init>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_ADC2_Init+0xa2>
 8001b5e:	f000 fa27 	bl	8001fb0 <Error_Handler>

  sConfig.Channel      = ADC_CHANNEL_2;
 8001b62:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <MX_ADC2_Init+0xe0>)
 8001b64:	603b      	str	r3, [r7, #0]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8001b66:	2306      	movs	r3, #6
 8001b68:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;  /* *** */
 8001b6a:	2306      	movs	r3, #6
 8001b6c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff   = ADC_SINGLE_ENDED;
 8001b6e:	237f      	movs	r3, #127	@ 0x7f
 8001b70:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b72:	2304      	movs	r3, #4
 8001b74:	613b      	str	r3, [r7, #16]
  sConfig.Offset       = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) { Error_Handler(); }
 8001b7a:	463b      	mov	r3, r7
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <MX_ADC2_Init+0xd8>)
 8001b80:	f001 fd62 	bl	8003648 <HAL_ADC_ConfigChannel>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_ADC2_Init+0xce>
 8001b8a:	f000 fa11 	bl	8001fb0 <Error_Handler>
}
 8001b8e:	bf00      	nop
 8001b90:	3720      	adds	r7, #32
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000280 	.word	0x20000280
 8001b9c:	50000100 	.word	0x50000100
 8001ba0:	08600004 	.word	0x08600004

08001ba4 <MX_ADC3_Init>:

/* === ADC3 === */
static void MX_ADC3_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08c      	sub	sp, #48	@ 0x30
 8001ba8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8001baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	2220      	movs	r2, #32
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f006 f803 	bl	8007bc8 <memset>

  hadc3.Instance                      = ADC3;
 8001bc2:	4b37      	ldr	r3, [pc, #220]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bc4:	4a37      	ldr	r2, [pc, #220]	@ (8001ca4 <MX_ADC3_Init+0x100>)
 8001bc6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler           = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001bc8:	4b35      	ldr	r3, [pc, #212]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bca:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001bce:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution               = ADC_RESOLUTION_12B;
 8001bd0:	4b33      	ldr	r3, [pc, #204]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign                = ADC_DATAALIGN_RIGHT;
 8001bd6:	4b32      	ldr	r3, [pc, #200]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation         = 0;
 8001bdc:	4b30      	ldr	r3, [pc, #192]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode             = ADC_SCAN_DISABLE;
 8001be2:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection             = ADC_EOC_SINGLE_CONV;
 8001be8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bea:	2204      	movs	r2, #4
 8001bec:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait         = DISABLE;
 8001bee:	4b2c      	ldr	r3, [pc, #176]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode       = DISABLE;
 8001bf4:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion          = 1;
 8001bfa:	4b29      	ldr	r3, [pc, #164]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode    = DISABLE;
 8001c00:	4b27      	ldr	r3, [pc, #156]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv         = ADC_SOFTWARE_START;
 8001c08:	4b25      	ldr	r3, [pc, #148]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c0e:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests    = DISABLE;
 8001c14:	4b22      	ldr	r3, [pc, #136]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun                  = ADC_OVR_DATA_PRESERVED;
 8001c1c:	4b20      	ldr	r3, [pc, #128]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	63da      	str	r2, [r3, #60]	@ 0x3c

  hadc3.Init.OversamplingMode                         = ENABLE;
 8001c22:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc3.Init.Oversampling.Ratio                       = ADC_OVERSAMPLING_RATIO_8;
 8001c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c2c:	2208      	movs	r2, #8
 8001c2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.RightBitShift               = ADC_RIGHTBITSHIFT_3;
 8001c30:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c32:	2260      	movs	r2, #96	@ 0x60
 8001c34:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc3.Init.Oversampling.TriggeredMode               = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001c36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc3.Init.Oversampling.OversamplingStopReset       = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001c3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	651a      	str	r2, [r3, #80]	@ 0x50

  if (HAL_ADC_Init(&hadc3) != HAL_OK) { Error_Handler(); }
 8001c42:	4817      	ldr	r0, [pc, #92]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c44:	f001 f94c 	bl	8002ee0 <HAL_ADC_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_ADC3_Init+0xae>
 8001c4e:	f000 f9af 	bl	8001fb0 <Error_Handler>

  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c52:	2300      	movs	r3, #0
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK) {
 8001c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4810      	ldr	r0, [pc, #64]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c5e:	f002 f9ef 	bl	8004040 <HAL_ADCEx_MultiModeConfigChannel>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_ADC3_Init+0xc8>
    Error_Handler();
 8001c68:	f000 f9a2 	bl	8001fb0 <Error_Handler>
  }

  sConfig.Channel      = ADC_CHANNEL_1;
 8001c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <MX_ADC3_Init+0x104>)
 8001c6e:	607b      	str	r3, [r7, #4]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8001c70:	2306      	movs	r3, #6
 8001c72:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;  /* *** */
 8001c74:	2306      	movs	r3, #6
 8001c76:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff   = ADC_SINGLE_ENDED;
 8001c78:	237f      	movs	r3, #127	@ 0x7f
 8001c7a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c7c:	2304      	movs	r3, #4
 8001c7e:	617b      	str	r3, [r7, #20]
  sConfig.Offset       = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) { Error_Handler(); }
 8001c84:	1d3b      	adds	r3, r7, #4
 8001c86:	4619      	mov	r1, r3
 8001c88:	4805      	ldr	r0, [pc, #20]	@ (8001ca0 <MX_ADC3_Init+0xfc>)
 8001c8a:	f001 fcdd 	bl	8003648 <HAL_ADC_ConfigChannel>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_ADC3_Init+0xf4>
 8001c94:	f000 f98c 	bl	8001fb0 <Error_Handler>
}
 8001c98:	bf00      	nop
 8001c9a:	3730      	adds	r7, #48	@ 0x30
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	200002ec 	.word	0x200002ec
 8001ca4:	50000400 	.word	0x50000400
 8001ca8:	04300002 	.word	0x04300002

08001cac <MX_ADC4_Init>:

/* === ADC4 === */
static void MX_ADC4_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	2220      	movs	r2, #32
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f005 ff85 	bl	8007bc8 <memset>

  hadc4.Instance                      = ADC4;
 8001cbe:	4b31      	ldr	r3, [pc, #196]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cc0:	4a31      	ldr	r2, [pc, #196]	@ (8001d88 <MX_ADC4_Init+0xdc>)
 8001cc2:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler           = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001cc4:	4b2f      	ldr	r3, [pc, #188]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cc6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001cca:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution               = ADC_RESOLUTION_12B;
 8001ccc:	4b2d      	ldr	r3, [pc, #180]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign                = ADC_DATAALIGN_RIGHT;
 8001cd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation         = 0;
 8001cd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode             = ADC_SCAN_DISABLE;
 8001cde:	4b29      	ldr	r3, [pc, #164]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection             = ADC_EOC_SINGLE_CONV;
 8001ce4:	4b27      	ldr	r3, [pc, #156]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait         = DISABLE;
 8001cea:	4b26      	ldr	r3, [pc, #152]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode       = DISABLE;
 8001cf0:	4b24      	ldr	r3, [pc, #144]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion          = 1;
 8001cf6:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode    = DISABLE;
 8001cfc:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv         = ADC_SOFTWARE_START;
 8001d04:	4b1f      	ldr	r3, [pc, #124]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests    = DISABLE;
 8001d10:	4b1c      	ldr	r3, [pc, #112]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun                  = ADC_OVR_DATA_PRESERVED;
 8001d18:	4b1a      	ldr	r3, [pc, #104]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  hadc4.Init.OversamplingMode                         = ENABLE;
 8001d1e:	4b19      	ldr	r3, [pc, #100]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc4.Init.Oversampling.Ratio                       = ADC_OVERSAMPLING_RATIO_8;
 8001d26:	4b17      	ldr	r3, [pc, #92]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d28:	2208      	movs	r2, #8
 8001d2a:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc4.Init.Oversampling.RightBitShift               = ADC_RIGHTBITSHIFT_3;
 8001d2c:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d2e:	2260      	movs	r2, #96	@ 0x60
 8001d30:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc4.Init.Oversampling.TriggeredMode               = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001d32:	4b14      	ldr	r3, [pc, #80]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc4.Init.Oversampling.OversamplingStopReset       = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001d38:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	651a      	str	r2, [r3, #80]	@ 0x50

  if (HAL_ADC_Init(&hadc4) != HAL_OK) { Error_Handler(); }
 8001d3e:	4811      	ldr	r0, [pc, #68]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d40:	f001 f8ce 	bl	8002ee0 <HAL_ADC_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_ADC4_Init+0xa2>
 8001d4a:	f000 f931 	bl	8001fb0 <Error_Handler>

  sConfig.Channel      = ADC_CHANNEL_3;
 8001d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d8c <MX_ADC4_Init+0xe0>)
 8001d50:	603b      	str	r3, [r7, #0]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8001d52:	2306      	movs	r3, #6
 8001d54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;  /* *** */
 8001d56:	2306      	movs	r3, #6
 8001d58:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff   = ADC_SINGLE_ENDED;
 8001d5a:	237f      	movs	r3, #127	@ 0x7f
 8001d5c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d5e:	2304      	movs	r3, #4
 8001d60:	613b      	str	r3, [r7, #16]
  sConfig.Offset       = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK) { Error_Handler(); }
 8001d66:	463b      	mov	r3, r7
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4806      	ldr	r0, [pc, #24]	@ (8001d84 <MX_ADC4_Init+0xd8>)
 8001d6c:	f001 fc6c 	bl	8003648 <HAL_ADC_ConfigChannel>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_ADC4_Init+0xce>
 8001d76:	f000 f91b 	bl	8001fb0 <Error_Handler>
}
 8001d7a:	bf00      	nop
 8001d7c:	3720      	adds	r7, #32
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000358 	.word	0x20000358
 8001d88:	50000500 	.word	0x50000500
 8001d8c:	0c900008 	.word	0x0c900008

08001d90 <MX_ADC5_Init>:

/* === ADC5 === */
static void MX_ADC5_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b088      	sub	sp, #32
 8001d94:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001d96:	463b      	mov	r3, r7
 8001d98:	2220      	movs	r2, #32
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f005 ff13 	bl	8007bc8 <memset>

  hadc5.Instance                      = ADC5;
 8001da2:	4b31      	ldr	r3, [pc, #196]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001da4:	4a31      	ldr	r2, [pc, #196]	@ (8001e6c <MX_ADC5_Init+0xdc>)
 8001da6:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler           = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001da8:	4b2f      	ldr	r3, [pc, #188]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001daa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001dae:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution               = ADC_RESOLUTION_12B;
 8001db0:	4b2d      	ldr	r3, [pc, #180]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign                = ADC_DATAALIGN_RIGHT;
 8001db6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation         = 0;
 8001dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode             = ADC_SCAN_DISABLE;
 8001dc2:	4b29      	ldr	r3, [pc, #164]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection             = ADC_EOC_SINGLE_CONV;
 8001dc8:	4b27      	ldr	r3, [pc, #156]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001dca:	2204      	movs	r2, #4
 8001dcc:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait         = DISABLE;
 8001dce:	4b26      	ldr	r3, [pc, #152]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode       = DISABLE;
 8001dd4:	4b24      	ldr	r3, [pc, #144]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion          = 1;
 8001dda:	4b23      	ldr	r3, [pc, #140]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001ddc:	2201      	movs	r2, #1
 8001dde:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode    = DISABLE;
 8001de0:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv         = ADC_SOFTWARE_START;
 8001de8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge     = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dee:	4b1e      	ldr	r3, [pc, #120]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests    = DISABLE;
 8001df4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun                  = ADC_OVR_DATA_PRESERVED;
 8001dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	63da      	str	r2, [r3, #60]	@ 0x3c

  hadc5.Init.OversamplingMode                         = ENABLE;
 8001e02:	4b19      	ldr	r3, [pc, #100]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc5.Init.Oversampling.Ratio                       = ADC_OVERSAMPLING_RATIO_8;
 8001e0a:	4b17      	ldr	r3, [pc, #92]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001e0c:	2208      	movs	r2, #8
 8001e0e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc5.Init.Oversampling.RightBitShift               = ADC_RIGHTBITSHIFT_3;
 8001e10:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001e12:	2260      	movs	r2, #96	@ 0x60
 8001e14:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc5.Init.Oversampling.TriggeredMode               = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc5.Init.Oversampling.OversamplingStopReset       = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001e1c:	4b12      	ldr	r3, [pc, #72]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	651a      	str	r2, [r3, #80]	@ 0x50

  if (HAL_ADC_Init(&hadc5) != HAL_OK) { Error_Handler(); }
 8001e22:	4811      	ldr	r0, [pc, #68]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001e24:	f001 f85c 	bl	8002ee0 <HAL_ADC_Init>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_ADC5_Init+0xa2>
 8001e2e:	f000 f8bf 	bl	8001fb0 <Error_Handler>

  sConfig.Channel      = ADC_CHANNEL_1;
 8001e32:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <MX_ADC5_Init+0xe0>)
 8001e34:	603b      	str	r3, [r7, #0]
  sConfig.Rank         = ADC_REGULAR_RANK_1;
 8001e36:	2306      	movs	r3, #6
 8001e38:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;  /* *** */
 8001e3a:	2306      	movs	r3, #6
 8001e3c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff   = ADC_SINGLE_ENDED;
 8001e3e:	237f      	movs	r3, #127	@ 0x7f
 8001e40:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e42:	2304      	movs	r3, #4
 8001e44:	613b      	str	r3, [r7, #16]
  sConfig.Offset       = 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK) { Error_Handler(); }
 8001e4a:	463b      	mov	r3, r7
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4806      	ldr	r0, [pc, #24]	@ (8001e68 <MX_ADC5_Init+0xd8>)
 8001e50:	f001 fbfa 	bl	8003648 <HAL_ADC_ConfigChannel>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_ADC5_Init+0xce>
 8001e5a:	f000 f8a9 	bl	8001fb0 <Error_Handler>
}
 8001e5e:	bf00      	nop
 8001e60:	3720      	adds	r7, #32
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	200003c4 	.word	0x200003c4
 8001e6c:	50000600 	.word	0x50000600
 8001e70:	04300002 	.word	0x04300002

08001e74 <MX_FDCAN1_Init>:

/* === FDCAN1 === */
static void MX_FDCAN1_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  hfdcan1.Instance                 = FDCAN1;
 8001e78:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001e7a:	4a20      	ldr	r2, [pc, #128]	@ (8001efc <MX_FDCAN1_Init+0x88>)
 8001e7c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider        = FDCAN_CLOCK_DIV1;
 8001e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat         = FDCAN_FRAME_CLASSIC;
 8001e84:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode                = FDCAN_MODE_NORMAL;
 8001e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission  = DISABLE;
 8001e90:	4b19      	ldr	r3, [pc, #100]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause       = DISABLE;
 8001e96:	4b18      	ldr	r3, [pc, #96]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException   = DISABLE;
 8001e9c:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler    = 34;
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ea4:	2222      	movs	r2, #34	@ 0x22
 8001ea6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth= 1;
 8001ea8:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1     = 4;
 8001eae:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2     = 5;
 8001eb4:	4b10      	ldr	r3, [pc, #64]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001eb6:	2205      	movs	r2, #5
 8001eb8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler       = 1;
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth   = 1;
 8001ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1        = 1;
 8001ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2        = 1;
 8001ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr       = 0;
 8001ed2:	4b09      	ldr	r3, [pc, #36]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr       = 0;
 8001ed8:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode     = FDCAN_TX_FIFO_OPERATION;
 8001ede:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK) { Error_Handler(); }
 8001ee4:	4804      	ldr	r0, [pc, #16]	@ (8001ef8 <MX_FDCAN1_Init+0x84>)
 8001ee6:	f002 fb23 	bl	8004530 <HAL_FDCAN_Init>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_FDCAN1_Init+0x80>
 8001ef0:	f000 f85e 	bl	8001fb0 <Error_Handler>
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000430 	.word	0x20000430
 8001efc:	40006400 	.word	0x40006400

08001f00 <MX_GPIO_Init>:

/* === GPIO === */
static void MX_GPIO_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	60da      	str	r2, [r3, #12]
 8001f14:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f16:	4b24      	ldr	r3, [pc, #144]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1a:	4a23      	ldr	r2, [pc, #140]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f1c:	f043 0304 	orr.w	r3, r3, #4
 8001f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f22:	4b21      	ldr	r3, [pc, #132]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	613b      	str	r3, [r7, #16]
 8001f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f32:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f34:	f043 0320 	orr.w	r3, r3, #32
 8001f38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3e:	f003 0320 	and.w	r3, r3, #32
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	4b18      	ldr	r3, [pc, #96]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4a:	4a17      	ldr	r2, [pc, #92]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f52:	4b15      	ldr	r3, [pc, #84]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5e:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	4a11      	ldr	r2, [pc, #68]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f64:	f043 0302 	orr.w	r3, r3, #2
 8001f68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa8 <MX_GPIO_Init+0xa8>)
 8001f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001f76:	2200      	movs	r2, #0
 8001f78:	f44f 7158 	mov.w	r1, #864	@ 0x360
 8001f7c:	480b      	ldr	r0, [pc, #44]	@ (8001fac <MX_GPIO_Init+0xac>)
 8001f7e:	f002 ff07 	bl	8004d90 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin   = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8001f82:	f44f 7358 	mov.w	r3, #864	@ 0x360
 8001f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f90:	2300      	movs	r3, #0
 8001f92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f94:	f107 0314 	add.w	r3, r7, #20
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4804      	ldr	r0, [pc, #16]	@ (8001fac <MX_GPIO_Init+0xac>)
 8001f9c:	f002 fd76 	bl	8004a8c <HAL_GPIO_Init>
}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	@ 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	48000800 	.word	0x48000800

08001fb0 <Error_Handler>:

/* Error Handler -------------------------------------------------------------*/
void Error_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fb4:	b672      	cpsid	i
}
 8001fb6:	bf00      	nop
  __disable_irq();
  while (1) { }
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <Error_Handler+0x8>

08001fbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <HAL_MspInit+0x44>)
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	4a0e      	ldr	r2, [pc, #56]	@ (8002000 <HAL_MspInit+0x44>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fce:	4b0c      	ldr	r3, [pc, #48]	@ (8002000 <HAL_MspInit+0x44>)
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	607b      	str	r3, [r7, #4]
 8001fd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fda:	4b09      	ldr	r3, [pc, #36]	@ (8002000 <HAL_MspInit+0x44>)
 8001fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fde:	4a08      	ldr	r2, [pc, #32]	@ (8002000 <HAL_MspInit+0x44>)
 8001fe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fe4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fe6:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <HAL_MspInit+0x44>)
 8001fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001ff2:	f002 ff89 	bl	8004f08 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40021000 	.word	0x40021000

08002004 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b0a6      	sub	sp, #152	@ 0x98
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
 800201a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800201c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002020:	2254      	movs	r2, #84	@ 0x54
 8002022:	2100      	movs	r1, #0
 8002024:	4618      	mov	r0, r3
 8002026:	f005 fdcf 	bl	8007bc8 <memset>
  if(hadc->Instance==ADC1)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002032:	d141      	bne.n	80020b8 <HAL_ADC_MspInit+0xb4>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002034:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002038:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800203a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800203e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002040:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002044:	4618      	mov	r0, r3
 8002046:	f003 fc9d 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002050:	f7ff ffae 	bl	8001fb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002054:	4ba8      	ldr	r3, [pc, #672]	@ (80022f8 <HAL_ADC_MspInit+0x2f4>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	3301      	adds	r3, #1
 800205a:	4aa7      	ldr	r2, [pc, #668]	@ (80022f8 <HAL_ADC_MspInit+0x2f4>)
 800205c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800205e:	4ba6      	ldr	r3, [pc, #664]	@ (80022f8 <HAL_ADC_MspInit+0x2f4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d10b      	bne.n	800207e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002066:	4ba5      	ldr	r3, [pc, #660]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206a:	4aa4      	ldr	r2, [pc, #656]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800206c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002070:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002072:	4ba2      	ldr	r3, [pc, #648]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800207a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800207c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207e:	4b9f      	ldr	r3, [pc, #636]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002082:	4a9e      	ldr	r2, [pc, #632]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002084:	f043 0301 	orr.w	r3, r3, #1
 8002088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800208a:	4b9c      	ldr	r3, [pc, #624]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800208c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002096:	2301      	movs	r3, #1
 8002098:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800209c:	2303      	movs	r3, #3
 800209e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a8:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80020ac:	4619      	mov	r1, r3
 80020ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b2:	f002 fceb 	bl	8004a8c <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC5_MspInit 1 */

    /* USER CODE END ADC5_MspInit 1 */
  }

}
 80020b6:	e11a      	b.n	80022ee <HAL_ADC_MspInit+0x2ea>
  else if(hadc->Instance==ADC2)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a90      	ldr	r2, [pc, #576]	@ (8002300 <HAL_ADC_MspInit+0x2fc>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d141      	bne.n	8002146 <HAL_ADC_MspInit+0x142>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80020c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020c6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80020c8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80020cc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80020d2:	4618      	mov	r0, r3
 80020d4:	f003 fc56 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <HAL_ADC_MspInit+0xde>
      Error_Handler();
 80020de:	f7ff ff67 	bl	8001fb0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80020e2:	4b85      	ldr	r3, [pc, #532]	@ (80022f8 <HAL_ADC_MspInit+0x2f4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	3301      	adds	r3, #1
 80020e8:	4a83      	ldr	r2, [pc, #524]	@ (80022f8 <HAL_ADC_MspInit+0x2f4>)
 80020ea:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80020ec:	4b82      	ldr	r3, [pc, #520]	@ (80022f8 <HAL_ADC_MspInit+0x2f4>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d10b      	bne.n	800210c <HAL_ADC_MspInit+0x108>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80020f4:	4b81      	ldr	r3, [pc, #516]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80020f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f8:	4a80      	ldr	r2, [pc, #512]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80020fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002100:	4b7e      	ldr	r3, [pc, #504]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002104:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002108:	627b      	str	r3, [r7, #36]	@ 0x24
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800210c:	4b7b      	ldr	r3, [pc, #492]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800210e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002110:	4a7a      	ldr	r2, [pc, #488]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002118:	4b78      	ldr	r3, [pc, #480]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800211a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	623b      	str	r3, [r7, #32]
 8002122:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002124:	2302      	movs	r3, #2
 8002126:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800212a:	2303      	movs	r3, #3
 800212c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002136:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800213a:	4619      	mov	r1, r3
 800213c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002140:	f002 fca4 	bl	8004a8c <HAL_GPIO_Init>
}
 8002144:	e0d3      	b.n	80022ee <HAL_ADC_MspInit+0x2ea>
  else if(hadc->Instance==ADC3)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a6e      	ldr	r2, [pc, #440]	@ (8002304 <HAL_ADC_MspInit+0x300>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d140      	bne.n	80021d2 <HAL_ADC_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8002150:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002154:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8002156:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800215a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800215c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002160:	4618      	mov	r0, r3
 8002162:	f003 fc0f 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <HAL_ADC_MspInit+0x16c>
      Error_Handler();
 800216c:	f7ff ff20 	bl	8001fb0 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8002170:	4b65      	ldr	r3, [pc, #404]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	3301      	adds	r3, #1
 8002176:	4a64      	ldr	r2, [pc, #400]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 8002178:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800217a:	4b63      	ldr	r3, [pc, #396]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d10b      	bne.n	800219a <HAL_ADC_MspInit+0x196>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8002182:	4b5e      	ldr	r3, [pc, #376]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002186:	4a5d      	ldr	r2, [pc, #372]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800218c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800218e:	4b5b      	ldr	r3, [pc, #364]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002196:	61fb      	str	r3, [r7, #28]
 8002198:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800219a:	4b58      	ldr	r3, [pc, #352]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219e:	4a57      	ldr	r2, [pc, #348]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80021a0:	f043 0302 	orr.w	r3, r3, #2
 80021a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021a6:	4b55      	ldr	r3, [pc, #340]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	61bb      	str	r3, [r7, #24]
 80021b0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021b2:	2302      	movs	r3, #2
 80021b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021b8:	2303      	movs	r3, #3
 80021ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80021c8:	4619      	mov	r1, r3
 80021ca:	4850      	ldr	r0, [pc, #320]	@ (800230c <HAL_ADC_MspInit+0x308>)
 80021cc:	f002 fc5e 	bl	8004a8c <HAL_GPIO_Init>
}
 80021d0:	e08d      	b.n	80022ee <HAL_ADC_MspInit+0x2ea>
  else if(hadc->Instance==ADC4)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a4e      	ldr	r2, [pc, #312]	@ (8002310 <HAL_ADC_MspInit+0x30c>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d141      	bne.n	8002260 <HAL_ADC_MspInit+0x25c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80021dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021e0:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80021e2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80021e6:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80021ec:	4618      	mov	r0, r3
 80021ee:	f003 fbc9 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 80021f8:	f7ff feda 	bl	8001fb0 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80021fc:	4b42      	ldr	r3, [pc, #264]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	3301      	adds	r3, #1
 8002202:	4a41      	ldr	r2, [pc, #260]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 8002204:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8002206:	4b40      	ldr	r3, [pc, #256]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d10b      	bne.n	8002226 <HAL_ADC_MspInit+0x222>
      __HAL_RCC_ADC345_CLK_ENABLE();
 800220e:	4b3b      	ldr	r3, [pc, #236]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002212:	4a3a      	ldr	r2, [pc, #232]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002214:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800221a:	4b38      	ldr	r3, [pc, #224]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800221c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002226:	4b35      	ldr	r3, [pc, #212]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222a:	4a34      	ldr	r2, [pc, #208]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800222c:	f043 0302 	orr.w	r3, r3, #2
 8002230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002232:	4b32      	ldr	r3, [pc, #200]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 8002234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800223e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002242:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002246:	2303      	movs	r3, #3
 8002248:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002252:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002256:	4619      	mov	r1, r3
 8002258:	482c      	ldr	r0, [pc, #176]	@ (800230c <HAL_ADC_MspInit+0x308>)
 800225a:	f002 fc17 	bl	8004a8c <HAL_GPIO_Init>
}
 800225e:	e046      	b.n	80022ee <HAL_ADC_MspInit+0x2ea>
  else if(hadc->Instance==ADC5)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a2b      	ldr	r2, [pc, #172]	@ (8002314 <HAL_ADC_MspInit+0x310>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d141      	bne.n	80022ee <HAL_ADC_MspInit+0x2ea>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800226a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800226e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8002270:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002274:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002276:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800227a:	4618      	mov	r0, r3
 800227c:	f003 fb82 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_ADC_MspInit+0x286>
      Error_Handler();
 8002286:	f7ff fe93 	bl	8001fb0 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 800228a:	4b1f      	ldr	r3, [pc, #124]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	3301      	adds	r3, #1
 8002290:	4a1d      	ldr	r2, [pc, #116]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 8002292:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8002294:	4b1c      	ldr	r3, [pc, #112]	@ (8002308 <HAL_ADC_MspInit+0x304>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d10b      	bne.n	80022b4 <HAL_ADC_MspInit+0x2b0>
      __HAL_RCC_ADC345_CLK_ENABLE();
 800229c:	4b17      	ldr	r3, [pc, #92]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 800229e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a0:	4a16      	ldr	r2, [pc, #88]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80022a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022a8:	4b14      	ldr	r3, [pc, #80]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80022aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80022b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b8:	4a10      	ldr	r2, [pc, #64]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80022ba:	f043 0301 	orr.w	r3, r3, #1
 80022be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022c0:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <HAL_ADC_MspInit+0x2f8>)
 80022c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022d4:	2303      	movs	r3, #3
 80022d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80022e4:	4619      	mov	r1, r3
 80022e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022ea:	f002 fbcf 	bl	8004a8c <HAL_GPIO_Init>
}
 80022ee:	bf00      	nop
 80022f0:	3798      	adds	r7, #152	@ 0x98
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200007b8 	.word	0x200007b8
 80022fc:	40021000 	.word	0x40021000
 8002300:	50000100 	.word	0x50000100
 8002304:	50000400 	.word	0x50000400
 8002308:	200007bc 	.word	0x200007bc
 800230c:	48000400 	.word	0x48000400
 8002310:	50000500 	.word	0x50000500
 8002314:	50000600 	.word	0x50000600

08002318 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b09e      	sub	sp, #120	@ 0x78
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002330:	f107 0310 	add.w	r3, r7, #16
 8002334:	2254      	movs	r2, #84	@ 0x54
 8002336:	2100      	movs	r1, #0
 8002338:	4618      	mov	r0, r3
 800233a:	f005 fc45 	bl	8007bc8 <memset>
  if(hfdcan->Instance==FDCAN1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a20      	ldr	r2, [pc, #128]	@ (80023c4 <HAL_FDCAN_MspInit+0xac>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d139      	bne.n	80023bc <HAL_FDCAN_MspInit+0xa4>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002348:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800234c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800234e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002352:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002354:	f107 0310 	add.w	r3, r7, #16
 8002358:	4618      	mov	r0, r3
 800235a:	f003 fb13 	bl	8005984 <HAL_RCCEx_PeriphCLKConfig>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d001      	beq.n	8002368 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002364:	f7ff fe24 	bl	8001fb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002368:	4b17      	ldr	r3, [pc, #92]	@ (80023c8 <HAL_FDCAN_MspInit+0xb0>)
 800236a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236c:	4a16      	ldr	r2, [pc, #88]	@ (80023c8 <HAL_FDCAN_MspInit+0xb0>)
 800236e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002372:	6593      	str	r3, [r2, #88]	@ 0x58
 8002374:	4b14      	ldr	r3, [pc, #80]	@ (80023c8 <HAL_FDCAN_MspInit+0xb0>)
 8002376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002380:	4b11      	ldr	r3, [pc, #68]	@ (80023c8 <HAL_FDCAN_MspInit+0xb0>)
 8002382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002384:	4a10      	ldr	r2, [pc, #64]	@ (80023c8 <HAL_FDCAN_MspInit+0xb0>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800238c:	4b0e      	ldr	r3, [pc, #56]	@ (80023c8 <HAL_FDCAN_MspInit+0xb0>)
 800238e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	60bb      	str	r3, [r7, #8]
 8002396:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002398:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800239c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239e:	2302      	movs	r3, #2
 80023a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a6:	2300      	movs	r3, #0
 80023a8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80023aa:	2309      	movs	r3, #9
 80023ac:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ae:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80023b2:	4619      	mov	r1, r3
 80023b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023b8:	f002 fb68 	bl	8004a8c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80023bc:	bf00      	nop
 80023be:	3778      	adds	r7, #120	@ 0x78
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40006400 	.word	0x40006400
 80023c8:	40021000 	.word	0x40021000

080023cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023d0:	bf00      	nop
 80023d2:	e7fd      	b.n	80023d0 <NMI_Handler+0x4>

080023d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d8:	bf00      	nop
 80023da:	e7fd      	b.n	80023d8 <HardFault_Handler+0x4>

080023dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023e0:	bf00      	nop
 80023e2:	e7fd      	b.n	80023e0 <MemManage_Handler+0x4>

080023e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023e8:	bf00      	nop
 80023ea:	e7fd      	b.n	80023e8 <BusFault_Handler+0x4>

080023ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023f0:	bf00      	nop
 80023f2:	e7fd      	b.n	80023f0 <UsageFault_Handler+0x4>

080023f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002402:	b480      	push	{r7}
 8002404:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002422:	f000 faf1 	bl	8002a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}

0800242a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800242e:	2000      	movs	r0, #0
 8002430:	f000 f9a8 	bl	8002784 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002434:	bf00      	nop
 8002436:	bd80      	pop	{r7, pc}

08002438 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return 1;
 800243c:	2301      	movs	r3, #1
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <_kill>:

int _kill(int pid, int sig)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002452:	f005 fc0b 	bl	8007c6c <__errno>
 8002456:	4603      	mov	r3, r0
 8002458:	2216      	movs	r2, #22
 800245a:	601a      	str	r2, [r3, #0]
  return -1;
 800245c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002460:	4618      	mov	r0, r3
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <_exit>:

void _exit (int status)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002470:	f04f 31ff 	mov.w	r1, #4294967295
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7ff ffe7 	bl	8002448 <_kill>
  while (1) {}    /* Make sure we hang here */
 800247a:	bf00      	nop
 800247c:	e7fd      	b.n	800247a <_exit+0x12>

0800247e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b086      	sub	sp, #24
 8002482:	af00      	add	r7, sp, #0
 8002484:	60f8      	str	r0, [r7, #12]
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	e00a      	b.n	80024a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002490:	f3af 8000 	nop.w
 8002494:	4601      	mov	r1, r0
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	60ba      	str	r2, [r7, #8]
 800249c:	b2ca      	uxtb	r2, r1
 800249e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3301      	adds	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	dbf0      	blt.n	8002490 <_read+0x12>
  }

  return len;
 80024ae:	687b      	ldr	r3, [r7, #4]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]
 80024c8:	e009      	b.n	80024de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	1c5a      	adds	r2, r3, #1
 80024ce:	60ba      	str	r2, [r7, #8]
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f000 f9d6 	bl	8002884 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	3301      	adds	r3, #1
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	dbf1      	blt.n	80024ca <_write+0x12>
  }
  return len;
 80024e6:	687b      	ldr	r3, [r7, #4]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3718      	adds	r7, #24
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <_close>:

int _close(int file)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002518:	605a      	str	r2, [r3, #4]
  return 0;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <_isatty>:

int _isatty(int file)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002530:	2301      	movs	r3, #1
}
 8002532:	4618      	mov	r0, r3
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800253e:	b480      	push	{r7}
 8002540:	b085      	sub	sp, #20
 8002542:	af00      	add	r7, sp, #0
 8002544:	60f8      	str	r0, [r7, #12]
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002560:	4a14      	ldr	r2, [pc, #80]	@ (80025b4 <_sbrk+0x5c>)
 8002562:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <_sbrk+0x60>)
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800256c:	4b13      	ldr	r3, [pc, #76]	@ (80025bc <_sbrk+0x64>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d102      	bne.n	800257a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002574:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <_sbrk+0x64>)
 8002576:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <_sbrk+0x68>)
 8002578:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800257a:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <_sbrk+0x64>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	429a      	cmp	r2, r3
 8002586:	d207      	bcs.n	8002598 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002588:	f005 fb70 	bl	8007c6c <__errno>
 800258c:	4603      	mov	r3, r0
 800258e:	220c      	movs	r2, #12
 8002590:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002592:	f04f 33ff 	mov.w	r3, #4294967295
 8002596:	e009      	b.n	80025ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002598:	4b08      	ldr	r3, [pc, #32]	@ (80025bc <_sbrk+0x64>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800259e:	4b07      	ldr	r3, [pc, #28]	@ (80025bc <_sbrk+0x64>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4413      	add	r3, r2
 80025a6:	4a05      	ldr	r2, [pc, #20]	@ (80025bc <_sbrk+0x64>)
 80025a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025aa:	68fb      	ldr	r3, [r7, #12]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20020000 	.word	0x20020000
 80025b8:	00000400 	.word	0x00000400
 80025bc:	200007c0 	.word	0x200007c0
 80025c0:	200009b8 	.word	0x200009b8

080025c4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025c8:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <SystemInit+0x20>)
 80025ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ce:	4a05      	ldr	r2, [pc, #20]	@ (80025e4 <SystemInit+0x20>)
 80025d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d8:	bf00      	nop
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80025e8:	480d      	ldr	r0, [pc, #52]	@ (8002620 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025ec:	f7ff ffea 	bl	80025c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025f0:	480c      	ldr	r0, [pc, #48]	@ (8002624 <LoopForever+0x6>)
  ldr r1, =_edata
 80025f2:	490d      	ldr	r1, [pc, #52]	@ (8002628 <LoopForever+0xa>)
  ldr r2, =_sidata
 80025f4:	4a0d      	ldr	r2, [pc, #52]	@ (800262c <LoopForever+0xe>)
  movs r3, #0
 80025f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80025f8:	e002      	b.n	8002600 <LoopCopyDataInit>

080025fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025fe:	3304      	adds	r3, #4

08002600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002602:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002604:	d3f9      	bcc.n	80025fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002606:	4a0a      	ldr	r2, [pc, #40]	@ (8002630 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002608:	4c0a      	ldr	r4, [pc, #40]	@ (8002634 <LoopForever+0x16>)
  movs r3, #0
 800260a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800260c:	e001      	b.n	8002612 <LoopFillZerobss>

0800260e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800260e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002610:	3204      	adds	r2, #4

08002612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002612:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002614:	d3fb      	bcc.n	800260e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002616:	f005 fb2f 	bl	8007c78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800261a:	f7fe ffc5 	bl	80015a8 <main>

0800261e <LoopForever>:

LoopForever:
    b LoopForever
 800261e:	e7fe      	b.n	800261e <LoopForever>
  ldr   r0, =_estack
 8002620:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002628:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800262c:	0800b8ac 	.word	0x0800b8ac
  ldr r2, =_sbss
 8002630:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002634:	200009b4 	.word	0x200009b4

08002638 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002638:	e7fe      	b.n	8002638 <ADC1_2_IRQHandler>
	...

0800263c <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8002646:	4b16      	ldr	r3, [pc, #88]	@ (80026a0 <BSP_LED_Init+0x64>)
 8002648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800264a:	4a15      	ldr	r2, [pc, #84]	@ (80026a0 <BSP_LED_Init+0x64>)
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002652:	4b13      	ldr	r3, [pc, #76]	@ (80026a0 <BSP_LED_Init+0x64>)
 8002654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 800265e:	2320      	movs	r3, #32
 8002660:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002662:	2301      	movs	r3, #1
 8002664:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266a:	2303      	movs	r3, #3
 800266c:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	4a0c      	ldr	r2, [pc, #48]	@ (80026a4 <BSP_LED_Init+0x68>)
 8002672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002676:	f107 020c 	add.w	r2, r7, #12
 800267a:	4611      	mov	r1, r2
 800267c:	4618      	mov	r0, r3
 800267e:	f002 fa05 	bl	8004a8c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	4a07      	ldr	r2, [pc, #28]	@ (80026a4 <BSP_LED_Init+0x68>)
 8002686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800268a:	2120      	movs	r1, #32
 800268c:	2200      	movs	r2, #0
 800268e:	4618      	mov	r0, r3
 8002690:	f002 fb7e 	bl	8004d90 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3720      	adds	r7, #32
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	40021000 	.word	0x40021000
 80026a4:	20000004 	.word	0x20000004

080026a8 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b088      	sub	sp, #32
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	460a      	mov	r2, r1
 80026b2:	71fb      	strb	r3, [r7, #7]
 80026b4:	4613      	mov	r3, r2
 80026b6:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80026b8:	4b2c      	ldr	r3, [pc, #176]	@ (800276c <BSP_PB_Init+0xc4>)
 80026ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026bc:	4a2b      	ldr	r2, [pc, #172]	@ (800276c <BSP_PB_Init+0xc4>)
 80026be:	f043 0304 	orr.w	r3, r3, #4
 80026c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026c4:	4b29      	ldr	r3, [pc, #164]	@ (800276c <BSP_PB_Init+0xc4>)
 80026c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80026d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026d4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80026d6:	2302      	movs	r3, #2
 80026d8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80026da:	2302      	movs	r3, #2
 80026dc:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80026de:	79bb      	ldrb	r3, [r7, #6]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10c      	bne.n	80026fe <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80026e4:	2300      	movs	r3, #0
 80026e6:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	4a21      	ldr	r2, [pc, #132]	@ (8002770 <BSP_PB_Init+0xc8>)
 80026ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026f0:	f107 020c 	add.w	r2, r7, #12
 80026f4:	4611      	mov	r1, r2
 80026f6:	4618      	mov	r0, r3
 80026f8:	f002 f9c8 	bl	8004a8c <HAL_GPIO_Init>
 80026fc:	e031      	b.n	8002762 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80026fe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002702:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002704:	79fb      	ldrb	r3, [r7, #7]
 8002706:	4a1a      	ldr	r2, [pc, #104]	@ (8002770 <BSP_PB_Init+0xc8>)
 8002708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800270c:	f107 020c 	add.w	r2, r7, #12
 8002710:	4611      	mov	r1, r2
 8002712:	4618      	mov	r0, r3
 8002714:	f002 f9ba 	bl	8004a8c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4a15      	ldr	r2, [pc, #84]	@ (8002774 <BSP_PB_Init+0xcc>)
 800271e:	441a      	add	r2, r3
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	4915      	ldr	r1, [pc, #84]	@ (8002778 <BSP_PB_Init+0xd0>)
 8002724:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002728:	4619      	mov	r1, r3
 800272a:	4610      	mov	r0, r2
 800272c:	f001 febc 	bl	80044a8 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4a0f      	ldr	r2, [pc, #60]	@ (8002774 <BSP_PB_Init+0xcc>)
 8002736:	1898      	adds	r0, r3, r2
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	4a10      	ldr	r2, [pc, #64]	@ (800277c <BSP_PB_Init+0xd4>)
 800273c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002740:	461a      	mov	r2, r3
 8002742:	2100      	movs	r1, #0
 8002744:	f001 fe93 	bl	800446e <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002748:	2028      	movs	r0, #40	@ 0x28
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	4a0c      	ldr	r2, [pc, #48]	@ (8002780 <BSP_PB_Init+0xd8>)
 800274e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002752:	2200      	movs	r2, #0
 8002754:	4619      	mov	r1, r3
 8002756:	f001 fe56 	bl	8004406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800275a:	2328      	movs	r3, #40	@ 0x28
 800275c:	4618      	mov	r0, r3
 800275e:	f001 fe6c 	bl	800443a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3720      	adds	r7, #32
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40021000 	.word	0x40021000
 8002770:	20000008 	.word	0x20000008
 8002774:	200007c4 	.word	0x200007c4
 8002778:	0800b440 	.word	0x0800b440
 800277c:	20000010 	.word	0x20000010
 8002780:	20000014 	.word	0x20000014

08002784 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	4a04      	ldr	r2, [pc, #16]	@ (80027a4 <BSP_PB_IRQHandler+0x20>)
 8002794:	4413      	add	r3, r2
 8002796:	4618      	mov	r0, r3
 8002798:	f001 fe9a 	bl	80044d0 <HAL_EXTI_IRQHandler>
}
 800279c:	bf00      	nop
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	200007c4 	.word	0x200007c4

080027a8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	4603      	mov	r3, r0
 80027b0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	6039      	str	r1, [r7, #0]
 80027ca:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80027d0:	79fb      	ldrb	r3, [r7, #7]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d903      	bls.n	80027de <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80027d6:	f06f 0301 	mvn.w	r3, #1
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	e018      	b.n	8002810 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	2294      	movs	r2, #148	@ 0x94
 80027e2:	fb02 f303 	mul.w	r3, r2, r3
 80027e6:	4a0d      	ldr	r2, [pc, #52]	@ (800281c <BSP_COM_Init+0x5c>)
 80027e8:	4413      	add	r3, r2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 f86e 	bl	80028cc <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	2294      	movs	r2, #148	@ 0x94
 80027f4:	fb02 f303 	mul.w	r3, r2, r3
 80027f8:	4a08      	ldr	r2, [pc, #32]	@ (800281c <BSP_COM_Init+0x5c>)
 80027fa:	4413      	add	r3, r2
 80027fc:	6839      	ldr	r1, [r7, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f80e 	bl	8002820 <MX_LPUART1_Init>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d002      	beq.n	8002810 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 800280a:	f06f 0303 	mvn.w	r3, #3
 800280e:	e000      	b.n	8002812 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8002810:	68fb      	ldr	r3, [r7, #12]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	200007cc 	.word	0x200007cc

08002820 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800282a:	4b15      	ldr	r3, [pc, #84]	@ (8002880 <MX_LPUART1_Init+0x60>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	220c      	movs	r2, #12
 800283e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	895b      	ldrh	r3, [r3, #10]
 8002844:	461a      	mov	r2, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	891b      	ldrh	r3, [r3, #8]
 8002856:	461a      	mov	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	899b      	ldrh	r3, [r3, #12]
 8002860:	461a      	mov	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800286c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f003 fad6 	bl	8005e20 <HAL_UART_Init>
 8002874:	4603      	mov	r3, r0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	2000000c 	.word	0x2000000c

08002884 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 800288c:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <__io_putchar+0x30>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	2394      	movs	r3, #148	@ 0x94
 8002894:	fb02 f303 	mul.w	r3, r2, r3
 8002898:	4a07      	ldr	r2, [pc, #28]	@ (80028b8 <__io_putchar+0x34>)
 800289a:	1898      	adds	r0, r3, r2
 800289c:	1d39      	adds	r1, r7, #4
 800289e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028a2:	2201      	movs	r2, #1
 80028a4:	f003 fb16 	bl	8005ed4 <HAL_UART_Transmit>
  return ch;
 80028a8:	687b      	ldr	r3, [r7, #4]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000860 	.word	0x20000860
 80028b8:	200007cc 	.word	0x200007cc

080028bc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80028c0:	2000      	movs	r0, #0
 80028c2:	f7ff ff71 	bl	80027a8 <BSP_PB_Callback>
}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	@ 0x28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80028d4:	4b22      	ldr	r3, [pc, #136]	@ (8002960 <COM1_MspInit+0x94>)
 80028d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d8:	4a21      	ldr	r2, [pc, #132]	@ (8002960 <COM1_MspInit+0x94>)
 80028da:	f043 0301 	orr.w	r3, r3, #1
 80028de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002960 <COM1_MspInit+0x94>)
 80028e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	613b      	str	r3, [r7, #16]
 80028ea:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80028ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002960 <COM1_MspInit+0x94>)
 80028ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f0:	4a1b      	ldr	r2, [pc, #108]	@ (8002960 <COM1_MspInit+0x94>)
 80028f2:	f043 0301 	orr.w	r3, r3, #1
 80028f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028f8:	4b19      	ldr	r3, [pc, #100]	@ (8002960 <COM1_MspInit+0x94>)
 80028fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	60fb      	str	r3, [r7, #12]
 8002902:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002904:	4b16      	ldr	r3, [pc, #88]	@ (8002960 <COM1_MspInit+0x94>)
 8002906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002908:	4a15      	ldr	r2, [pc, #84]	@ (8002960 <COM1_MspInit+0x94>)
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002910:	4b13      	ldr	r3, [pc, #76]	@ (8002960 <COM1_MspInit+0x94>)
 8002912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800291c:	2304      	movs	r3, #4
 800291e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002920:	2302      	movs	r3, #2
 8002922:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002924:	2302      	movs	r3, #2
 8002926:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002928:	2301      	movs	r3, #1
 800292a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800292c:	230c      	movs	r3, #12
 800292e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002930:	f107 0314 	add.w	r3, r7, #20
 8002934:	4619      	mov	r1, r3
 8002936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800293a:	f002 f8a7 	bl	8004a8c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800293e:	2308      	movs	r3, #8
 8002940:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002942:	2302      	movs	r3, #2
 8002944:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002946:	230c      	movs	r3, #12
 8002948:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800294a:	f107 0314 	add.w	r3, r7, #20
 800294e:	4619      	mov	r1, r3
 8002950:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002954:	f002 f89a 	bl	8004a8c <HAL_GPIO_Init>
}
 8002958:	bf00      	nop
 800295a:	3728      	adds	r7, #40	@ 0x28
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40021000 	.word	0x40021000

08002964 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800296a:	2300      	movs	r3, #0
 800296c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800296e:	2003      	movs	r0, #3
 8002970:	f001 fd3e 	bl	80043f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002974:	2000      	movs	r0, #0
 8002976:	f000 f80d 	bl	8002994 <HAL_InitTick>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d002      	beq.n	8002986 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	71fb      	strb	r3, [r7, #7]
 8002984:	e001      	b.n	800298a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002986:	f7ff fb19 	bl	8001fbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800298a:	79fb      	ldrb	r3, [r7, #7]

}
 800298c:	4618      	mov	r0, r3
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80029a0:	4b16      	ldr	r3, [pc, #88]	@ (80029fc <HAL_InitTick+0x68>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d022      	beq.n	80029ee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80029a8:	4b15      	ldr	r3, [pc, #84]	@ (8002a00 <HAL_InitTick+0x6c>)
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4b13      	ldr	r3, [pc, #76]	@ (80029fc <HAL_InitTick+0x68>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80029b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80029b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029bc:	4618      	mov	r0, r3
 80029be:	f001 fd4a 	bl	8004456 <HAL_SYSTICK_Config>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10f      	bne.n	80029e8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b0f      	cmp	r3, #15
 80029cc:	d809      	bhi.n	80029e2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029ce:	2200      	movs	r2, #0
 80029d0:	6879      	ldr	r1, [r7, #4]
 80029d2:	f04f 30ff 	mov.w	r0, #4294967295
 80029d6:	f001 fd16 	bl	8004406 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029da:	4a0a      	ldr	r2, [pc, #40]	@ (8002a04 <HAL_InitTick+0x70>)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6013      	str	r3, [r2, #0]
 80029e0:	e007      	b.n	80029f2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	73fb      	strb	r3, [r7, #15]
 80029e6:	e004      	b.n	80029f2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	73fb      	strb	r3, [r7, #15]
 80029ec:	e001      	b.n	80029f2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3710      	adds	r7, #16
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	2000001c 	.word	0x2000001c
 8002a00:	20000000 	.word	0x20000000
 8002a04:	20000018 	.word	0x20000018

08002a08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a0c:	4b05      	ldr	r3, [pc, #20]	@ (8002a24 <HAL_IncTick+0x1c>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_IncTick+0x20>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4413      	add	r3, r2
 8002a16:	4a03      	ldr	r2, [pc, #12]	@ (8002a24 <HAL_IncTick+0x1c>)
 8002a18:	6013      	str	r3, [r2, #0]
}
 8002a1a:	bf00      	nop
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	20000864 	.word	0x20000864
 8002a28:	2000001c 	.word	0x2000001c

08002a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a30:	4b03      	ldr	r3, [pc, #12]	@ (8002a40 <HAL_GetTick+0x14>)
 8002a32:	681b      	ldr	r3, [r3, #0]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	20000864 	.word	0x20000864

08002a44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a4c:	f7ff ffee 	bl	8002a2c <HAL_GetTick>
 8002a50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5c:	d004      	beq.n	8002a68 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a5e:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <HAL_Delay+0x40>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	4413      	add	r3, r2
 8002a66:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a68:	bf00      	nop
 8002a6a:	f7ff ffdf 	bl	8002a2c <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d8f7      	bhi.n	8002a6a <HAL_Delay+0x26>
  {
  }
}
 8002a7a:	bf00      	nop
 8002a7c:	bf00      	nop
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	2000001c 	.word	0x2000001c

08002a88 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	609a      	str	r2, [r3, #8]
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr

08002aae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
 8002ab6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	609a      	str	r2, [r3, #8]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b087      	sub	sp, #28
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	3360      	adds	r3, #96	@ 0x60
 8002b02:	461a      	mov	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b08      	ldr	r3, [pc, #32]	@ (8002b34 <LL_ADC_SetOffset+0x44>)
 8002b12:	4013      	ands	r3, r2
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002b28:	bf00      	nop
 8002b2a:	371c      	adds	r7, #28
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	03fff000 	.word	0x03fff000

08002b38 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b085      	sub	sp, #20
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	3360      	adds	r3, #96	@ 0x60
 8002b46:	461a      	mov	r2, r3
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b087      	sub	sp, #28
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	3360      	adds	r3, #96	@ 0x60
 8002b74:	461a      	mov	r2, r3
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b8e:	bf00      	nop
 8002b90:	371c      	adds	r7, #28
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b087      	sub	sp, #28
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	3360      	adds	r3, #96	@ 0x60
 8002baa:	461a      	mov	r2, r3
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002bc4:	bf00      	nop
 8002bc6:	371c      	adds	r7, #28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b087      	sub	sp, #28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	3360      	adds	r3, #96	@ 0x60
 8002be0:	461a      	mov	r2, r3
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4413      	add	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	431a      	orrs	r2, r3
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b083      	sub	sp, #12
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
 8002c0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	615a      	str	r2, [r3, #20]
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002c40:	2301      	movs	r3, #1
 8002c42:	e000      	b.n	8002c46 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b087      	sub	sp, #28
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	60f8      	str	r0, [r7, #12]
 8002c5a:	60b9      	str	r1, [r7, #8]
 8002c5c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	3330      	adds	r3, #48	@ 0x30
 8002c62:	461a      	mov	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	0a1b      	lsrs	r3, r3, #8
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	f003 030c 	and.w	r3, r3, #12
 8002c6e:	4413      	add	r3, r2
 8002c70:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	f003 031f 	and.w	r3, r3, #31
 8002c7c:	211f      	movs	r1, #31
 8002c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c82:	43db      	mvns	r3, r3
 8002c84:	401a      	ands	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	0e9b      	lsrs	r3, r3, #26
 8002c8a:	f003 011f 	and.w	r1, r3, #31
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	f003 031f 	and.w	r3, r3, #31
 8002c94:	fa01 f303 	lsl.w	r3, r1, r3
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c9e:	bf00      	nop
 8002ca0:	371c      	adds	r7, #28
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b087      	sub	sp, #28
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	60f8      	str	r0, [r7, #12]
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	3314      	adds	r3, #20
 8002cba:	461a      	mov	r2, r3
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	0e5b      	lsrs	r3, r3, #25
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	f003 0304 	and.w	r3, r3, #4
 8002cc6:	4413      	add	r3, r2
 8002cc8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	0d1b      	lsrs	r3, r3, #20
 8002cd2:	f003 031f 	and.w	r3, r3, #31
 8002cd6:	2107      	movs	r1, #7
 8002cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	401a      	ands	r2, r3
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	0d1b      	lsrs	r3, r3, #20
 8002ce4:	f003 031f 	and.w	r3, r3, #31
 8002ce8:	6879      	ldr	r1, [r7, #4]
 8002cea:	fa01 f303 	lsl.w	r3, r1, r3
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002cf4:	bf00      	nop
 8002cf6:	371c      	adds	r7, #28
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b085      	sub	sp, #20
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	401a      	ands	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f003 0318 	and.w	r3, r3, #24
 8002d22:	4908      	ldr	r1, [pc, #32]	@ (8002d44 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d24:	40d9      	lsrs	r1, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	400b      	ands	r3, r1
 8002d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d36:	bf00      	nop
 8002d38:	3714      	adds	r7, #20
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	0007ffff 	.word	0x0007ffff

08002d48 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 031f 	and.w	r3, r3, #31
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002d90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	6093      	str	r3, [r2, #8]
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002db4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002db8:	d101      	bne.n	8002dbe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002de0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e08:	d101      	bne.n	8002e0e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e000      	b.n	8002e10 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e30:	f043 0201 	orr.w	r2, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d101      	bne.n	8002e5c <LL_ADC_IsEnabled+0x18>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <LL_ADC_IsEnabled+0x1a>
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr

08002e6a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e7a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e7e:	f043 0204 	orr.w	r2, r3, #4
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e86:	bf00      	nop
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d101      	bne.n	8002eaa <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 0308 	and.w	r3, r3, #8
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d101      	bne.n	8002ed0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
	...

08002ee0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ee0:	b590      	push	{r4, r7, lr}
 8002ee2:	b089      	sub	sp, #36	@ 0x24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e1a9      	b.n	800324e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d109      	bne.n	8002f1c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7ff f87b 	bl	8002004 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f7ff ff3f 	bl	8002da4 <LL_ADC_IsDeepPowerDownEnabled>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d004      	beq.n	8002f36 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff ff25 	bl	8002d80 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff ff5a 	bl	8002df4 <LL_ADC_IsInternalRegulatorEnabled>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d115      	bne.n	8002f72 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff ff3e 	bl	8002dcc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f50:	4b9c      	ldr	r3, [pc, #624]	@ (80031c4 <HAL_ADC_Init+0x2e4>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	099b      	lsrs	r3, r3, #6
 8002f56:	4a9c      	ldr	r2, [pc, #624]	@ (80031c8 <HAL_ADC_Init+0x2e8>)
 8002f58:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5c:	099b      	lsrs	r3, r3, #6
 8002f5e:	3301      	adds	r3, #1
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f64:	e002      	b.n	8002f6c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f9      	bne.n	8002f66 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff ff3c 	bl	8002df4 <LL_ADC_IsInternalRegulatorEnabled>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10d      	bne.n	8002f9e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f86:	f043 0210 	orr.w	r2, r3, #16
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f92:	f043 0201 	orr.w	r2, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff ff75 	bl	8002e92 <LL_ADC_REG_IsConversionOngoing>
 8002fa8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f040 8142 	bne.w	800323c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f040 813e 	bne.w	800323c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002fc8:	f043 0202 	orr.w	r2, r3, #2
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff ff35 	bl	8002e44 <LL_ADC_IsEnabled>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d141      	bne.n	8003064 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fe8:	d004      	beq.n	8002ff4 <HAL_ADC_Init+0x114>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a77      	ldr	r2, [pc, #476]	@ (80031cc <HAL_ADC_Init+0x2ec>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d10f      	bne.n	8003014 <HAL_ADC_Init+0x134>
 8002ff4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ff8:	f7ff ff24 	bl	8002e44 <LL_ADC_IsEnabled>
 8002ffc:	4604      	mov	r4, r0
 8002ffe:	4873      	ldr	r0, [pc, #460]	@ (80031cc <HAL_ADC_Init+0x2ec>)
 8003000:	f7ff ff20 	bl	8002e44 <LL_ADC_IsEnabled>
 8003004:	4603      	mov	r3, r0
 8003006:	4323      	orrs	r3, r4
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf0c      	ite	eq
 800300c:	2301      	moveq	r3, #1
 800300e:	2300      	movne	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e012      	b.n	800303a <HAL_ADC_Init+0x15a>
 8003014:	486e      	ldr	r0, [pc, #440]	@ (80031d0 <HAL_ADC_Init+0x2f0>)
 8003016:	f7ff ff15 	bl	8002e44 <LL_ADC_IsEnabled>
 800301a:	4604      	mov	r4, r0
 800301c:	486d      	ldr	r0, [pc, #436]	@ (80031d4 <HAL_ADC_Init+0x2f4>)
 800301e:	f7ff ff11 	bl	8002e44 <LL_ADC_IsEnabled>
 8003022:	4603      	mov	r3, r0
 8003024:	431c      	orrs	r4, r3
 8003026:	486c      	ldr	r0, [pc, #432]	@ (80031d8 <HAL_ADC_Init+0x2f8>)
 8003028:	f7ff ff0c 	bl	8002e44 <LL_ADC_IsEnabled>
 800302c:	4603      	mov	r3, r0
 800302e:	4323      	orrs	r3, r4
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d012      	beq.n	8003064 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003046:	d004      	beq.n	8003052 <HAL_ADC_Init+0x172>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a5f      	ldr	r2, [pc, #380]	@ (80031cc <HAL_ADC_Init+0x2ec>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d101      	bne.n	8003056 <HAL_ADC_Init+0x176>
 8003052:	4a62      	ldr	r2, [pc, #392]	@ (80031dc <HAL_ADC_Init+0x2fc>)
 8003054:	e000      	b.n	8003058 <HAL_ADC_Init+0x178>
 8003056:	4a62      	ldr	r2, [pc, #392]	@ (80031e0 <HAL_ADC_Init+0x300>)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	4619      	mov	r1, r3
 800305e:	4610      	mov	r0, r2
 8003060:	f7ff fd12 	bl	8002a88 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	7f5b      	ldrb	r3, [r3, #29]
 8003068:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800306e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003074:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800307a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003082:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003084:	4313      	orrs	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800308e:	2b01      	cmp	r3, #1
 8003090:	d106      	bne.n	80030a0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003096:	3b01      	subs	r3, #1
 8003098:	045b      	lsls	r3, r3, #17
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4313      	orrs	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d009      	beq.n	80030bc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ac:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	68da      	ldr	r2, [r3, #12]
 80030c2:	4b48      	ldr	r3, [pc, #288]	@ (80031e4 <HAL_ADC_Init+0x304>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6812      	ldr	r2, [r2, #0]
 80030ca:	69b9      	ldr	r1, [r7, #24]
 80030cc:	430b      	orrs	r3, r1
 80030ce:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fee4 	bl	8002eb8 <LL_ADC_INJ_IsConversionOngoing>
 80030f0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d17f      	bne.n	80031f8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d17c      	bne.n	80031f8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003102:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800310a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800310c:	4313      	orrs	r3, r2
 800310e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800311a:	f023 0302 	bic.w	r3, r3, #2
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6812      	ldr	r2, [r2, #0]
 8003122:	69b9      	ldr	r1, [r7, #24]
 8003124:	430b      	orrs	r3, r1
 8003126:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d017      	beq.n	8003160 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691a      	ldr	r2, [r3, #16]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800313e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003148:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800314c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	6911      	ldr	r1, [r2, #16]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6812      	ldr	r2, [r2, #0]
 8003158:	430b      	orrs	r3, r1
 800315a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800315e:	e013      	b.n	8003188 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	691a      	ldr	r2, [r3, #16]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800316e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6812      	ldr	r2, [r2, #0]
 800317c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003180:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003184:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800318e:	2b01      	cmp	r3, #1
 8003190:	d12a      	bne.n	80031e8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800319c:	f023 0304 	bic.w	r3, r3, #4
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80031a8:	4311      	orrs	r1, r2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80031ae:	4311      	orrs	r1, r2
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80031b4:	430a      	orrs	r2, r1
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 0201 	orr.w	r2, r2, #1
 80031c0:	611a      	str	r2, [r3, #16]
 80031c2:	e019      	b.n	80031f8 <HAL_ADC_Init+0x318>
 80031c4:	20000000 	.word	0x20000000
 80031c8:	053e2d63 	.word	0x053e2d63
 80031cc:	50000100 	.word	0x50000100
 80031d0:	50000400 	.word	0x50000400
 80031d4:	50000500 	.word	0x50000500
 80031d8:	50000600 	.word	0x50000600
 80031dc:	50000300 	.word	0x50000300
 80031e0:	50000700 	.word	0x50000700
 80031e4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	691a      	ldr	r2, [r3, #16]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0201 	bic.w	r2, r2, #1
 80031f6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d10c      	bne.n	800321a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003206:	f023 010f 	bic.w	r1, r3, #15
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	1e5a      	subs	r2, r3, #1
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	430a      	orrs	r2, r1
 8003216:	631a      	str	r2, [r3, #48]	@ 0x30
 8003218:	e007      	b.n	800322a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 020f 	bic.w	r2, r2, #15
 8003228:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322e:	f023 0303 	bic.w	r3, r3, #3
 8003232:	f043 0201 	orr.w	r2, r3, #1
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	65da      	str	r2, [r3, #92]	@ 0x5c
 800323a:	e007      	b.n	800324c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003240:	f043 0210 	orr.w	r2, r3, #16
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800324c:	7ffb      	ldrb	r3, [r7, #31]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3724      	adds	r7, #36	@ 0x24
 8003252:	46bd      	mov	sp, r7
 8003254:	bd90      	pop	{r4, r7, pc}
 8003256:	bf00      	nop

08003258 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003268:	d004      	beq.n	8003274 <HAL_ADC_Start+0x1c>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a67      	ldr	r2, [pc, #412]	@ (800340c <HAL_ADC_Start+0x1b4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d101      	bne.n	8003278 <HAL_ADC_Start+0x20>
 8003274:	4b66      	ldr	r3, [pc, #408]	@ (8003410 <HAL_ADC_Start+0x1b8>)
 8003276:	e000      	b.n	800327a <HAL_ADC_Start+0x22>
 8003278:	4b66      	ldr	r3, [pc, #408]	@ (8003414 <HAL_ADC_Start+0x1bc>)
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff fd64 	bl	8002d48 <LL_ADC_GetMultimode>
 8003280:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fe03 	bl	8002e92 <LL_ADC_REG_IsConversionOngoing>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	f040 80b4 	bne.w	80033fc <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800329a:	2b01      	cmp	r3, #1
 800329c:	d101      	bne.n	80032a2 <HAL_ADC_Start+0x4a>
 800329e:	2302      	movs	r3, #2
 80032a0:	e0af      	b.n	8003402 <HAL_ADC_Start+0x1aa>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 fe0c 	bl	8003ec8 <ADC_Enable>
 80032b0:	4603      	mov	r3, r0
 80032b2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f040 809b 	bne.w	80033f2 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032c4:	f023 0301 	bic.w	r3, r3, #1
 80032c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a4d      	ldr	r2, [pc, #308]	@ (800340c <HAL_ADC_Start+0x1b4>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d009      	beq.n	80032ee <HAL_ADC_Start+0x96>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a4e      	ldr	r2, [pc, #312]	@ (8003418 <HAL_ADC_Start+0x1c0>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d002      	beq.n	80032ea <HAL_ADC_Start+0x92>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	e003      	b.n	80032f2 <HAL_ADC_Start+0x9a>
 80032ea:	4b4c      	ldr	r3, [pc, #304]	@ (800341c <HAL_ADC_Start+0x1c4>)
 80032ec:	e001      	b.n	80032f2 <HAL_ADC_Start+0x9a>
 80032ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	6812      	ldr	r2, [r2, #0]
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d002      	beq.n	8003300 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d105      	bne.n	800330c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003304:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003310:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003314:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003318:	d106      	bne.n	8003328 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331e:	f023 0206 	bic.w	r2, r3, #6
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	661a      	str	r2, [r3, #96]	@ 0x60
 8003326:	e002      	b.n	800332e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	221c      	movs	r2, #28
 8003334:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a32      	ldr	r2, [pc, #200]	@ (800340c <HAL_ADC_Start+0x1b4>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d009      	beq.n	800335c <HAL_ADC_Start+0x104>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a32      	ldr	r2, [pc, #200]	@ (8003418 <HAL_ADC_Start+0x1c0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d002      	beq.n	8003358 <HAL_ADC_Start+0x100>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	e003      	b.n	8003360 <HAL_ADC_Start+0x108>
 8003358:	4b30      	ldr	r3, [pc, #192]	@ (800341c <HAL_ADC_Start+0x1c4>)
 800335a:	e001      	b.n	8003360 <HAL_ADC_Start+0x108>
 800335c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	4293      	cmp	r3, r2
 8003366:	d008      	beq.n	800337a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d005      	beq.n	800337a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	2b05      	cmp	r3, #5
 8003372:	d002      	beq.n	800337a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	2b09      	cmp	r3, #9
 8003378:	d114      	bne.n	80033a4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d007      	beq.n	8003398 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003390:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4618      	mov	r0, r3
 800339e:	f7ff fd64 	bl	8002e6a <LL_ADC_REG_StartConversion>
 80033a2:	e02d      	b.n	8003400 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a15      	ldr	r2, [pc, #84]	@ (800340c <HAL_ADC_Start+0x1b4>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d009      	beq.n	80033ce <HAL_ADC_Start+0x176>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a16      	ldr	r2, [pc, #88]	@ (8003418 <HAL_ADC_Start+0x1c0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d002      	beq.n	80033ca <HAL_ADC_Start+0x172>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	e003      	b.n	80033d2 <HAL_ADC_Start+0x17a>
 80033ca:	4b14      	ldr	r3, [pc, #80]	@ (800341c <HAL_ADC_Start+0x1c4>)
 80033cc:	e001      	b.n	80033d2 <HAL_ADC_Start+0x17a>
 80033ce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80033d2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00f      	beq.n	8003400 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80033e8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80033f0:	e006      	b.n	8003400 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80033fa:	e001      	b.n	8003400 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80033fc:	2302      	movs	r3, #2
 80033fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003400:	7dfb      	ldrb	r3, [r7, #23]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	50000100 	.word	0x50000100
 8003410:	50000300 	.word	0x50000300
 8003414:	50000700 	.word	0x50000700
 8003418:	50000500 	.word	0x50000500
 800341c:	50000400 	.word	0x50000400

08003420 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003432:	d004      	beq.n	800343e <HAL_ADC_PollForConversion+0x1e>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a77      	ldr	r2, [pc, #476]	@ (8003618 <HAL_ADC_PollForConversion+0x1f8>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d101      	bne.n	8003442 <HAL_ADC_PollForConversion+0x22>
 800343e:	4b77      	ldr	r3, [pc, #476]	@ (800361c <HAL_ADC_PollForConversion+0x1fc>)
 8003440:	e000      	b.n	8003444 <HAL_ADC_PollForConversion+0x24>
 8003442:	4b77      	ldr	r3, [pc, #476]	@ (8003620 <HAL_ADC_PollForConversion+0x200>)
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff fc7f 	bl	8002d48 <LL_ADC_GetMultimode>
 800344a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	2b08      	cmp	r3, #8
 8003452:	d102      	bne.n	800345a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003454:	2308      	movs	r3, #8
 8003456:	61fb      	str	r3, [r7, #28]
 8003458:	e037      	b.n	80034ca <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b05      	cmp	r3, #5
 8003464:	d002      	beq.n	800346c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	2b09      	cmp	r3, #9
 800346a:	d111      	bne.n	8003490 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b00      	cmp	r3, #0
 8003478:	d007      	beq.n	800348a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800347e:	f043 0220 	orr.w	r2, r3, #32
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e0c1      	b.n	800360e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800348a:	2304      	movs	r3, #4
 800348c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800348e:	e01c      	b.n	80034ca <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003498:	d004      	beq.n	80034a4 <HAL_ADC_PollForConversion+0x84>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a5e      	ldr	r2, [pc, #376]	@ (8003618 <HAL_ADC_PollForConversion+0x1f8>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d101      	bne.n	80034a8 <HAL_ADC_PollForConversion+0x88>
 80034a4:	4b5d      	ldr	r3, [pc, #372]	@ (800361c <HAL_ADC_PollForConversion+0x1fc>)
 80034a6:	e000      	b.n	80034aa <HAL_ADC_PollForConversion+0x8a>
 80034a8:	4b5d      	ldr	r3, [pc, #372]	@ (8003620 <HAL_ADC_PollForConversion+0x200>)
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff fc5a 	bl	8002d64 <LL_ADC_GetMultiDMATransfer>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d007      	beq.n	80034c6 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ba:	f043 0220 	orr.w	r2, r3, #32
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e0a3      	b.n	800360e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80034c6:	2304      	movs	r3, #4
 80034c8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80034ca:	f7ff faaf 	bl	8002a2c <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034d0:	e021      	b.n	8003516 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d8:	d01d      	beq.n	8003516 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80034da:	f7ff faa7 	bl	8002a2c <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d302      	bcc.n	80034f0 <HAL_ADC_PollForConversion+0xd0>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d112      	bne.n	8003516 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	4013      	ands	r3, r2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10b      	bne.n	8003516 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003502:	f043 0204 	orr.w	r2, r3, #4
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e07b      	b.n	800360e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681a      	ldr	r2, [r3, #0]
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	4013      	ands	r3, r2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0d6      	beq.n	80034d2 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003528:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fb79 	bl	8002c2c <LL_ADC_REG_IsTriggerSourceSWStart>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d01c      	beq.n	800357a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	7f5b      	ldrb	r3, [r3, #29]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d118      	bne.n	800357a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0308 	and.w	r3, r3, #8
 8003552:	2b08      	cmp	r3, #8
 8003554:	d111      	bne.n	800357a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003566:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d105      	bne.n	800357a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003572:	f043 0201 	orr.w	r2, r3, #1
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a26      	ldr	r2, [pc, #152]	@ (8003618 <HAL_ADC_PollForConversion+0x1f8>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d009      	beq.n	8003598 <HAL_ADC_PollForConversion+0x178>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a26      	ldr	r2, [pc, #152]	@ (8003624 <HAL_ADC_PollForConversion+0x204>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d002      	beq.n	8003594 <HAL_ADC_PollForConversion+0x174>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	e003      	b.n	800359c <HAL_ADC_PollForConversion+0x17c>
 8003594:	4b24      	ldr	r3, [pc, #144]	@ (8003628 <HAL_ADC_PollForConversion+0x208>)
 8003596:	e001      	b.n	800359c <HAL_ADC_PollForConversion+0x17c>
 8003598:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d008      	beq.n	80035b6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	2b05      	cmp	r3, #5
 80035ae:	d002      	beq.n	80035b6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	2b09      	cmp	r3, #9
 80035b4:	d104      	bne.n	80035c0 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	e014      	b.n	80035ea <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a14      	ldr	r2, [pc, #80]	@ (8003618 <HAL_ADC_PollForConversion+0x1f8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d009      	beq.n	80035de <HAL_ADC_PollForConversion+0x1be>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a15      	ldr	r2, [pc, #84]	@ (8003624 <HAL_ADC_PollForConversion+0x204>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d002      	beq.n	80035da <HAL_ADC_PollForConversion+0x1ba>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	e003      	b.n	80035e2 <HAL_ADC_PollForConversion+0x1c2>
 80035da:	4b13      	ldr	r3, [pc, #76]	@ (8003628 <HAL_ADC_PollForConversion+0x208>)
 80035dc:	e001      	b.n	80035e2 <HAL_ADC_PollForConversion+0x1c2>
 80035de:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80035e2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	2b08      	cmp	r3, #8
 80035ee:	d104      	bne.n	80035fa <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2208      	movs	r2, #8
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	e008      	b.n	800360c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d103      	bne.n	800360c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	220c      	movs	r2, #12
 800360a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3720      	adds	r7, #32
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	50000100 	.word	0x50000100
 800361c:	50000300 	.word	0x50000300
 8003620:	50000700 	.word	0x50000700
 8003624:	50000500 	.word	0x50000500
 8003628:	50000400 	.word	0x50000400

0800362c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800363a:	4618      	mov	r0, r3
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
	...

08003648 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b0b6      	sub	sp, #216	@ 0xd8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003658:	2300      	movs	r3, #0
 800365a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003662:	2b01      	cmp	r3, #1
 8003664:	d102      	bne.n	800366c <HAL_ADC_ConfigChannel+0x24>
 8003666:	2302      	movs	r3, #2
 8003668:	f000 bc13 	b.w	8003e92 <HAL_ADC_ConfigChannel+0x84a>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff fc0a 	bl	8002e92 <LL_ADC_REG_IsConversionOngoing>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	f040 83f3 	bne.w	8003e6c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6818      	ldr	r0, [r3, #0]
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	6859      	ldr	r1, [r3, #4]
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	461a      	mov	r2, r3
 8003694:	f7ff fadd 	bl	8002c52 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff fbf8 	bl	8002e92 <LL_ADC_REG_IsConversionOngoing>
 80036a2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fc04 	bl	8002eb8 <LL_ADC_INJ_IsConversionOngoing>
 80036b0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f040 81d9 	bne.w	8003a70 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f040 81d4 	bne.w	8003a70 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036d0:	d10f      	bne.n	80036f2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6818      	ldr	r0, [r3, #0]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2200      	movs	r2, #0
 80036dc:	4619      	mov	r1, r3
 80036de:	f7ff fae4 	bl	8002caa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff fa8b 	bl	8002c06 <LL_ADC_SetSamplingTimeCommonConfig>
 80036f0:	e00e      	b.n	8003710 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6818      	ldr	r0, [r3, #0]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	6819      	ldr	r1, [r3, #0]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	461a      	mov	r2, r3
 8003700:	f7ff fad3 	bl	8002caa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2100      	movs	r1, #0
 800370a:	4618      	mov	r0, r3
 800370c:	f7ff fa7b 	bl	8002c06 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	695a      	ldr	r2, [r3, #20]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	08db      	lsrs	r3, r3, #3
 800371c:	f003 0303 	and.w	r3, r3, #3
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	2b04      	cmp	r3, #4
 8003730:	d022      	beq.n	8003778 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	6919      	ldr	r1, [r3, #16]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003742:	f7ff f9d5 	bl	8002af0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6818      	ldr	r0, [r3, #0]
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	6919      	ldr	r1, [r3, #16]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	461a      	mov	r2, r3
 8003754:	f7ff fa21 	bl	8002b9a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003764:	2b01      	cmp	r3, #1
 8003766:	d102      	bne.n	800376e <HAL_ADC_ConfigChannel+0x126>
 8003768:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800376c:	e000      	b.n	8003770 <HAL_ADC_ConfigChannel+0x128>
 800376e:	2300      	movs	r3, #0
 8003770:	461a      	mov	r2, r3
 8003772:	f7ff fa2d 	bl	8002bd0 <LL_ADC_SetOffsetSaturation>
 8003776:	e17b      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2100      	movs	r1, #0
 800377e:	4618      	mov	r0, r3
 8003780:	f7ff f9da 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 8003784:	4603      	mov	r3, r0
 8003786:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10a      	bne.n	80037a4 <HAL_ADC_ConfigChannel+0x15c>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2100      	movs	r1, #0
 8003794:	4618      	mov	r0, r3
 8003796:	f7ff f9cf 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 800379a:	4603      	mov	r3, r0
 800379c:	0e9b      	lsrs	r3, r3, #26
 800379e:	f003 021f 	and.w	r2, r3, #31
 80037a2:	e01e      	b.n	80037e2 <HAL_ADC_ConfigChannel+0x19a>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2100      	movs	r1, #0
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff f9c4 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80037ba:	fa93 f3a3 	rbit	r3, r3
 80037be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80037c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80037ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80037d2:	2320      	movs	r3, #32
 80037d4:	e004      	b.n	80037e0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80037d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80037da:	fab3 f383 	clz	r3, r3
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d105      	bne.n	80037fa <HAL_ADC_ConfigChannel+0x1b2>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	0e9b      	lsrs	r3, r3, #26
 80037f4:	f003 031f 	and.w	r3, r3, #31
 80037f8:	e018      	b.n	800382c <HAL_ADC_ConfigChannel+0x1e4>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003802:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003806:	fa93 f3a3 	rbit	r3, r3
 800380a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800380e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003812:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003816:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800381e:	2320      	movs	r3, #32
 8003820:	e004      	b.n	800382c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003822:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003826:	fab3 f383 	clz	r3, r3
 800382a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800382c:	429a      	cmp	r2, r3
 800382e:	d106      	bne.n	800383e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2200      	movs	r2, #0
 8003836:	2100      	movs	r1, #0
 8003838:	4618      	mov	r0, r3
 800383a:	f7ff f993 	bl	8002b64 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2101      	movs	r1, #1
 8003844:	4618      	mov	r0, r3
 8003846:	f7ff f977 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 800384a:	4603      	mov	r3, r0
 800384c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003850:	2b00      	cmp	r3, #0
 8003852:	d10a      	bne.n	800386a <HAL_ADC_ConfigChannel+0x222>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2101      	movs	r1, #1
 800385a:	4618      	mov	r0, r3
 800385c:	f7ff f96c 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 8003860:	4603      	mov	r3, r0
 8003862:	0e9b      	lsrs	r3, r3, #26
 8003864:	f003 021f 	and.w	r2, r3, #31
 8003868:	e01e      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x260>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2101      	movs	r1, #1
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff f961 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 8003876:	4603      	mov	r3, r0
 8003878:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003880:	fa93 f3a3 	rbit	r3, r3
 8003884:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003888:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800388c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003890:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003894:	2b00      	cmp	r3, #0
 8003896:	d101      	bne.n	800389c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003898:	2320      	movs	r3, #32
 800389a:	e004      	b.n	80038a6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800389c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80038a0:	fab3 f383 	clz	r3, r3
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d105      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x278>
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	0e9b      	lsrs	r3, r3, #26
 80038ba:	f003 031f 	and.w	r3, r3, #31
 80038be:	e018      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x2aa>
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038cc:	fa93 f3a3 	rbit	r3, r3
 80038d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80038d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80038dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80038e4:	2320      	movs	r3, #32
 80038e6:	e004      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80038e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038ec:	fab3 f383 	clz	r3, r3
 80038f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d106      	bne.n	8003904 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2200      	movs	r2, #0
 80038fc:	2101      	movs	r1, #1
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff f930 	bl	8002b64 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2102      	movs	r1, #2
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff f914 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 8003910:	4603      	mov	r3, r0
 8003912:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10a      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x2e8>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2102      	movs	r1, #2
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff f909 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 8003926:	4603      	mov	r3, r0
 8003928:	0e9b      	lsrs	r3, r3, #26
 800392a:	f003 021f 	and.w	r2, r3, #31
 800392e:	e01e      	b.n	800396e <HAL_ADC_ConfigChannel+0x326>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2102      	movs	r1, #2
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff f8fe 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 800393c:	4603      	mov	r3, r0
 800393e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003942:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003946:	fa93 f3a3 	rbit	r3, r3
 800394a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800394e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003952:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003956:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800395e:	2320      	movs	r3, #32
 8003960:	e004      	b.n	800396c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003962:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003966:	fab3 f383 	clz	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003976:	2b00      	cmp	r3, #0
 8003978:	d105      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x33e>
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	0e9b      	lsrs	r3, r3, #26
 8003980:	f003 031f 	and.w	r3, r3, #31
 8003984:	e016      	b.n	80039b4 <HAL_ADC_ConfigChannel+0x36c>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003992:	fa93 f3a3 	rbit	r3, r3
 8003996:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003998:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800399a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800399e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80039a6:	2320      	movs	r3, #32
 80039a8:	e004      	b.n	80039b4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80039aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039ae:	fab3 f383 	clz	r3, r3
 80039b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d106      	bne.n	80039c6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2200      	movs	r2, #0
 80039be:	2102      	movs	r1, #2
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7ff f8cf 	bl	8002b64 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2103      	movs	r1, #3
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff f8b3 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 80039d2:	4603      	mov	r3, r0
 80039d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10a      	bne.n	80039f2 <HAL_ADC_ConfigChannel+0x3aa>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2103      	movs	r1, #3
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff f8a8 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 80039e8:	4603      	mov	r3, r0
 80039ea:	0e9b      	lsrs	r3, r3, #26
 80039ec:	f003 021f 	and.w	r2, r3, #31
 80039f0:	e017      	b.n	8003a22 <HAL_ADC_ConfigChannel+0x3da>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2103      	movs	r1, #3
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff f89d 	bl	8002b38 <LL_ADC_GetOffsetChannel>
 80039fe:	4603      	mov	r3, r0
 8003a00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a04:	fa93 f3a3 	rbit	r3, r3
 8003a08:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003a0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a0c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003a0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003a14:	2320      	movs	r3, #32
 8003a16:	e003      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003a18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a1a:	fab3 f383 	clz	r3, r3
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d105      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x3f2>
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	0e9b      	lsrs	r3, r3, #26
 8003a34:	f003 031f 	and.w	r3, r3, #31
 8003a38:	e011      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x416>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a42:	fa93 f3a3 	rbit	r3, r3
 8003a46:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003a48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003a52:	2320      	movs	r3, #32
 8003a54:	e003      	b.n	8003a5e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003a56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d106      	bne.n	8003a70 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2200      	movs	r2, #0
 8003a68:	2103      	movs	r1, #3
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff f87a 	bl	8002b64 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff f9e5 	bl	8002e44 <LL_ADC_IsEnabled>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f040 813d 	bne.w	8003cfc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6818      	ldr	r0, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	6819      	ldr	r1, [r3, #0]
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	461a      	mov	r2, r3
 8003a90:	f7ff f936 	bl	8002d00 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	4aa2      	ldr	r2, [pc, #648]	@ (8003d24 <HAL_ADC_ConfigChannel+0x6dc>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	f040 812e 	bne.w	8003cfc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10b      	bne.n	8003ac8 <HAL_ADC_ConfigChannel+0x480>
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	0e9b      	lsrs	r3, r3, #26
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	f003 031f 	and.w	r3, r3, #31
 8003abc:	2b09      	cmp	r3, #9
 8003abe:	bf94      	ite	ls
 8003ac0:	2301      	movls	r3, #1
 8003ac2:	2300      	movhi	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	e019      	b.n	8003afc <HAL_ADC_ConfigChannel+0x4b4>
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ad0:	fa93 f3a3 	rbit	r3, r3
 8003ad4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003ad6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ad8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003ae0:	2320      	movs	r3, #32
 8003ae2:	e003      	b.n	8003aec <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003ae4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ae6:	fab3 f383 	clz	r3, r3
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	3301      	adds	r3, #1
 8003aee:	f003 031f 	and.w	r3, r3, #31
 8003af2:	2b09      	cmp	r3, #9
 8003af4:	bf94      	ite	ls
 8003af6:	2301      	movls	r3, #1
 8003af8:	2300      	movhi	r3, #0
 8003afa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d079      	beq.n	8003bf4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d107      	bne.n	8003b1c <HAL_ADC_ConfigChannel+0x4d4>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	0e9b      	lsrs	r3, r3, #26
 8003b12:	3301      	adds	r3, #1
 8003b14:	069b      	lsls	r3, r3, #26
 8003b16:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b1a:	e015      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x500>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b24:	fa93 f3a3 	rbit	r3, r3
 8003b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003b2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b2c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003b2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d101      	bne.n	8003b38 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003b34:	2320      	movs	r3, #32
 8003b36:	e003      	b.n	8003b40 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003b38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b3a:	fab3 f383 	clz	r3, r3
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	3301      	adds	r3, #1
 8003b42:	069b      	lsls	r3, r3, #26
 8003b44:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d109      	bne.n	8003b68 <HAL_ADC_ConfigChannel+0x520>
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	0e9b      	lsrs	r3, r3, #26
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	f003 031f 	and.w	r3, r3, #31
 8003b60:	2101      	movs	r1, #1
 8003b62:	fa01 f303 	lsl.w	r3, r1, r3
 8003b66:	e017      	b.n	8003b98 <HAL_ADC_ConfigChannel+0x550>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b70:	fa93 f3a3 	rbit	r3, r3
 8003b74:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003b76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b78:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003b7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d101      	bne.n	8003b84 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003b80:	2320      	movs	r3, #32
 8003b82:	e003      	b.n	8003b8c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b86:	fab3 f383 	clz	r3, r3
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	f003 031f 	and.w	r3, r3, #31
 8003b92:	2101      	movs	r1, #1
 8003b94:	fa01 f303 	lsl.w	r3, r1, r3
 8003b98:	ea42 0103 	orr.w	r1, r2, r3
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10a      	bne.n	8003bbe <HAL_ADC_ConfigChannel+0x576>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	0e9b      	lsrs	r3, r3, #26
 8003bae:	3301      	adds	r3, #1
 8003bb0:	f003 021f 	and.w	r2, r3, #31
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	4413      	add	r3, r2
 8003bba:	051b      	lsls	r3, r3, #20
 8003bbc:	e018      	b.n	8003bf0 <HAL_ADC_ConfigChannel+0x5a8>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc6:	fa93 f3a3 	rbit	r3, r3
 8003bca:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003bd6:	2320      	movs	r3, #32
 8003bd8:	e003      	b.n	8003be2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003bda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bdc:	fab3 f383 	clz	r3, r3
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	3301      	adds	r3, #1
 8003be4:	f003 021f 	and.w	r2, r3, #31
 8003be8:	4613      	mov	r3, r2
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	4413      	add	r3, r2
 8003bee:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bf0:	430b      	orrs	r3, r1
 8003bf2:	e07e      	b.n	8003cf2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d107      	bne.n	8003c10 <HAL_ADC_ConfigChannel+0x5c8>
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	0e9b      	lsrs	r3, r3, #26
 8003c06:	3301      	adds	r3, #1
 8003c08:	069b      	lsls	r3, r3, #26
 8003c0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c0e:	e015      	b.n	8003c3c <HAL_ADC_ConfigChannel+0x5f4>
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c18:	fa93 f3a3 	rbit	r3, r3
 8003c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c20:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003c28:	2320      	movs	r3, #32
 8003c2a:	e003      	b.n	8003c34 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c2e:	fab3 f383 	clz	r3, r3
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	3301      	adds	r3, #1
 8003c36:	069b      	lsls	r3, r3, #26
 8003c38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d109      	bne.n	8003c5c <HAL_ADC_ConfigChannel+0x614>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	0e9b      	lsrs	r3, r3, #26
 8003c4e:	3301      	adds	r3, #1
 8003c50:	f003 031f 	and.w	r3, r3, #31
 8003c54:	2101      	movs	r1, #1
 8003c56:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5a:	e017      	b.n	8003c8c <HAL_ADC_ConfigChannel+0x644>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c62:	6a3b      	ldr	r3, [r7, #32]
 8003c64:	fa93 f3a3 	rbit	r3, r3
 8003c68:	61fb      	str	r3, [r7, #28]
  return result;
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003c74:	2320      	movs	r3, #32
 8003c76:	e003      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7a:	fab3 f383 	clz	r3, r3
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	3301      	adds	r3, #1
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	2101      	movs	r1, #1
 8003c88:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8c:	ea42 0103 	orr.w	r1, r2, r3
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10d      	bne.n	8003cb8 <HAL_ADC_ConfigChannel+0x670>
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	0e9b      	lsrs	r3, r3, #26
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	f003 021f 	and.w	r2, r3, #31
 8003ca8:	4613      	mov	r3, r2
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	3b1e      	subs	r3, #30
 8003cb0:	051b      	lsls	r3, r3, #20
 8003cb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	e01b      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x6a8>
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	fa93 f3a3 	rbit	r3, r3
 8003cc4:	613b      	str	r3, [r7, #16]
  return result;
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d101      	bne.n	8003cd4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003cd0:	2320      	movs	r3, #32
 8003cd2:	e003      	b.n	8003cdc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	fab3 f383 	clz	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	3301      	adds	r3, #1
 8003cde:	f003 021f 	and.w	r2, r3, #31
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	4413      	add	r3, r2
 8003ce8:	3b1e      	subs	r3, #30
 8003cea:	051b      	lsls	r3, r3, #20
 8003cec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cf0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	f7fe ffd7 	bl	8002caa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <HAL_ADC_ConfigChannel+0x6e0>)
 8003d02:	4013      	ands	r3, r2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f000 80be 	beq.w	8003e86 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d12:	d004      	beq.n	8003d1e <HAL_ADC_ConfigChannel+0x6d6>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a04      	ldr	r2, [pc, #16]	@ (8003d2c <HAL_ADC_ConfigChannel+0x6e4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d10a      	bne.n	8003d34 <HAL_ADC_ConfigChannel+0x6ec>
 8003d1e:	4b04      	ldr	r3, [pc, #16]	@ (8003d30 <HAL_ADC_ConfigChannel+0x6e8>)
 8003d20:	e009      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x6ee>
 8003d22:	bf00      	nop
 8003d24:	407f0000 	.word	0x407f0000
 8003d28:	80080000 	.word	0x80080000
 8003d2c:	50000100 	.word	0x50000100
 8003d30:	50000300 	.word	0x50000300
 8003d34:	4b59      	ldr	r3, [pc, #356]	@ (8003e9c <HAL_ADC_ConfigChannel+0x854>)
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe fecc 	bl	8002ad4 <LL_ADC_GetCommonPathInternalCh>
 8003d3c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a56      	ldr	r2, [pc, #344]	@ (8003ea0 <HAL_ADC_ConfigChannel+0x858>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d004      	beq.n	8003d54 <HAL_ADC_ConfigChannel+0x70c>
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a55      	ldr	r2, [pc, #340]	@ (8003ea4 <HAL_ADC_ConfigChannel+0x85c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d13a      	bne.n	8003dca <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003d54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d134      	bne.n	8003dca <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d68:	d005      	beq.n	8003d76 <HAL_ADC_ConfigChannel+0x72e>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a4e      	ldr	r2, [pc, #312]	@ (8003ea8 <HAL_ADC_ConfigChannel+0x860>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	f040 8085 	bne.w	8003e80 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d7e:	d004      	beq.n	8003d8a <HAL_ADC_ConfigChannel+0x742>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a49      	ldr	r2, [pc, #292]	@ (8003eac <HAL_ADC_ConfigChannel+0x864>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d101      	bne.n	8003d8e <HAL_ADC_ConfigChannel+0x746>
 8003d8a:	4a49      	ldr	r2, [pc, #292]	@ (8003eb0 <HAL_ADC_ConfigChannel+0x868>)
 8003d8c:	e000      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x748>
 8003d8e:	4a43      	ldr	r2, [pc, #268]	@ (8003e9c <HAL_ADC_ConfigChannel+0x854>)
 8003d90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d94:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4610      	mov	r0, r2
 8003d9c:	f7fe fe87 	bl	8002aae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003da0:	4b44      	ldr	r3, [pc, #272]	@ (8003eb4 <HAL_ADC_ConfigChannel+0x86c>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	4a44      	ldr	r2, [pc, #272]	@ (8003eb8 <HAL_ADC_ConfigChannel+0x870>)
 8003da8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dac:	099b      	lsrs	r3, r3, #6
 8003dae:	1c5a      	adds	r2, r3, #1
 8003db0:	4613      	mov	r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	4413      	add	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003dba:	e002      	b.n	8003dc2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f9      	bne.n	8003dbc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003dc8:	e05a      	b.n	8003e80 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a3b      	ldr	r2, [pc, #236]	@ (8003ebc <HAL_ADC_ConfigChannel+0x874>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d125      	bne.n	8003e20 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003dd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003dd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d11f      	bne.n	8003e20 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a31      	ldr	r2, [pc, #196]	@ (8003eac <HAL_ADC_ConfigChannel+0x864>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d104      	bne.n	8003df4 <HAL_ADC_ConfigChannel+0x7ac>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a34      	ldr	r2, [pc, #208]	@ (8003ec0 <HAL_ADC_ConfigChannel+0x878>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d047      	beq.n	8003e84 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003dfc:	d004      	beq.n	8003e08 <HAL_ADC_ConfigChannel+0x7c0>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a2a      	ldr	r2, [pc, #168]	@ (8003eac <HAL_ADC_ConfigChannel+0x864>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d101      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x7c4>
 8003e08:	4a29      	ldr	r2, [pc, #164]	@ (8003eb0 <HAL_ADC_ConfigChannel+0x868>)
 8003e0a:	e000      	b.n	8003e0e <HAL_ADC_ConfigChannel+0x7c6>
 8003e0c:	4a23      	ldr	r2, [pc, #140]	@ (8003e9c <HAL_ADC_ConfigChannel+0x854>)
 8003e0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e16:	4619      	mov	r1, r3
 8003e18:	4610      	mov	r0, r2
 8003e1a:	f7fe fe48 	bl	8002aae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e1e:	e031      	b.n	8003e84 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a27      	ldr	r2, [pc, #156]	@ (8003ec4 <HAL_ADC_ConfigChannel+0x87c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d12d      	bne.n	8003e86 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003e2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d127      	bne.n	8003e86 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a1c      	ldr	r2, [pc, #112]	@ (8003eac <HAL_ADC_ConfigChannel+0x864>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d022      	beq.n	8003e86 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e48:	d004      	beq.n	8003e54 <HAL_ADC_ConfigChannel+0x80c>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a17      	ldr	r2, [pc, #92]	@ (8003eac <HAL_ADC_ConfigChannel+0x864>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d101      	bne.n	8003e58 <HAL_ADC_ConfigChannel+0x810>
 8003e54:	4a16      	ldr	r2, [pc, #88]	@ (8003eb0 <HAL_ADC_ConfigChannel+0x868>)
 8003e56:	e000      	b.n	8003e5a <HAL_ADC_ConfigChannel+0x812>
 8003e58:	4a10      	ldr	r2, [pc, #64]	@ (8003e9c <HAL_ADC_ConfigChannel+0x854>)
 8003e5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e5e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e62:	4619      	mov	r1, r3
 8003e64:	4610      	mov	r0, r2
 8003e66:	f7fe fe22 	bl	8002aae <LL_ADC_SetCommonPathInternalCh>
 8003e6a:	e00c      	b.n	8003e86 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e70:	f043 0220 	orr.w	r2, r3, #32
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003e7e:	e002      	b.n	8003e86 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e80:	bf00      	nop
 8003e82:	e000      	b.n	8003e86 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003e8e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	37d8      	adds	r7, #216	@ 0xd8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	50000700 	.word	0x50000700
 8003ea0:	c3210000 	.word	0xc3210000
 8003ea4:	90c00010 	.word	0x90c00010
 8003ea8:	50000600 	.word	0x50000600
 8003eac:	50000100 	.word	0x50000100
 8003eb0:	50000300 	.word	0x50000300
 8003eb4:	20000000 	.word	0x20000000
 8003eb8:	053e2d63 	.word	0x053e2d63
 8003ebc:	c7520000 	.word	0xc7520000
 8003ec0:	50000500 	.word	0x50000500
 8003ec4:	cb840000 	.word	0xcb840000

08003ec8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7fe ffb3 	bl	8002e44 <LL_ADC_IsEnabled>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d176      	bne.n	8003fd2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689a      	ldr	r2, [r3, #8]
 8003eea:	4b3c      	ldr	r3, [pc, #240]	@ (8003fdc <ADC_Enable+0x114>)
 8003eec:	4013      	ands	r3, r2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d00d      	beq.n	8003f0e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef6:	f043 0210 	orr.w	r2, r3, #16
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f02:	f043 0201 	orr.w	r2, r3, #1
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e062      	b.n	8003fd4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fe ff82 	bl	8002e1c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f20:	d004      	beq.n	8003f2c <ADC_Enable+0x64>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a2e      	ldr	r2, [pc, #184]	@ (8003fe0 <ADC_Enable+0x118>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d101      	bne.n	8003f30 <ADC_Enable+0x68>
 8003f2c:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe4 <ADC_Enable+0x11c>)
 8003f2e:	e000      	b.n	8003f32 <ADC_Enable+0x6a>
 8003f30:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe8 <ADC_Enable+0x120>)
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fdce 	bl	8002ad4 <LL_ADC_GetCommonPathInternalCh>
 8003f38:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003f3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d013      	beq.n	8003f6a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f42:	4b2a      	ldr	r3, [pc, #168]	@ (8003fec <ADC_Enable+0x124>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	099b      	lsrs	r3, r3, #6
 8003f48:	4a29      	ldr	r2, [pc, #164]	@ (8003ff0 <ADC_Enable+0x128>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	099b      	lsrs	r3, r3, #6
 8003f50:	1c5a      	adds	r2, r3, #1
 8003f52:	4613      	mov	r3, r2
 8003f54:	005b      	lsls	r3, r3, #1
 8003f56:	4413      	add	r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003f5c:	e002      	b.n	8003f64 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	3b01      	subs	r3, #1
 8003f62:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1f9      	bne.n	8003f5e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003f6a:	f7fe fd5f 	bl	8002a2c <HAL_GetTick>
 8003f6e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f70:	e028      	b.n	8003fc4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fe ff64 	bl	8002e44 <LL_ADC_IsEnabled>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d104      	bne.n	8003f8c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fe ff48 	bl	8002e1c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f8c:	f7fe fd4e 	bl	8002a2c <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b02      	cmp	r3, #2
 8003f98:	d914      	bls.n	8003fc4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d00d      	beq.n	8003fc4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fac:	f043 0210 	orr.w	r2, r3, #16
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fb8:	f043 0201 	orr.w	r2, r3, #1
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e007      	b.n	8003fd4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d1cf      	bne.n	8003f72 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3710      	adds	r7, #16
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	8000003f 	.word	0x8000003f
 8003fe0:	50000100 	.word	0x50000100
 8003fe4:	50000300 	.word	0x50000300
 8003fe8:	50000700 	.word	0x50000700
 8003fec:	20000000 	.word	0x20000000
 8003ff0:	053e2d63 	.word	0x053e2d63

08003ff4 <LL_ADC_IsEnabled>:
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b01      	cmp	r3, #1
 8004006:	d101      	bne.n	800400c <LL_ADC_IsEnabled+0x18>
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <LL_ADC_IsEnabled+0x1a>
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <LL_ADC_REG_IsConversionOngoing>:
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 0304 	and.w	r3, r3, #4
 800402a:	2b04      	cmp	r3, #4
 800402c:	d101      	bne.n	8004032 <LL_ADC_REG_IsConversionOngoing+0x18>
 800402e:	2301      	movs	r3, #1
 8004030:	e000      	b.n	8004034 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004040:	b590      	push	{r4, r7, lr}
 8004042:	b0a1      	sub	sp, #132	@ 0x84
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004056:	2b01      	cmp	r3, #1
 8004058:	d101      	bne.n	800405e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800405a:	2302      	movs	r3, #2
 800405c:	e0e7      	b.n	800422e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004066:	2300      	movs	r3, #0
 8004068:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800406a:	2300      	movs	r3, #0
 800406c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004076:	d102      	bne.n	800407e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004078:	4b6f      	ldr	r3, [pc, #444]	@ (8004238 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	e009      	b.n	8004092 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a6e      	ldr	r2, [pc, #440]	@ (800423c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d102      	bne.n	800408e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004088:	4b6d      	ldr	r3, [pc, #436]	@ (8004240 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800408a:	60bb      	str	r3, [r7, #8]
 800408c:	e001      	b.n	8004092 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800408e:	2300      	movs	r3, #0
 8004090:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10b      	bne.n	80040b0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800409c:	f043 0220 	orr.w	r2, r3, #32
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e0be      	b.n	800422e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff ffb1 	bl	800401a <LL_ADC_REG_IsConversionOngoing>
 80040b8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f7ff ffab 	bl	800401a <LL_ADC_REG_IsConversionOngoing>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f040 80a0 	bne.w	800420c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80040cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f040 809c 	bne.w	800420c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040dc:	d004      	beq.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a55      	ldr	r2, [pc, #340]	@ (8004238 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d101      	bne.n	80040ec <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80040e8:	4b56      	ldr	r3, [pc, #344]	@ (8004244 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80040ea:	e000      	b.n	80040ee <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80040ec:	4b56      	ldr	r3, [pc, #344]	@ (8004248 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80040ee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d04b      	beq.n	8004190 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80040f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	6859      	ldr	r1, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800410a:	035b      	lsls	r3, r3, #13
 800410c:	430b      	orrs	r3, r1
 800410e:	431a      	orrs	r2, r3
 8004110:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004112:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800411c:	d004      	beq.n	8004128 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a45      	ldr	r2, [pc, #276]	@ (8004238 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d10f      	bne.n	8004148 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004128:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800412c:	f7ff ff62 	bl	8003ff4 <LL_ADC_IsEnabled>
 8004130:	4604      	mov	r4, r0
 8004132:	4841      	ldr	r0, [pc, #260]	@ (8004238 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004134:	f7ff ff5e 	bl	8003ff4 <LL_ADC_IsEnabled>
 8004138:	4603      	mov	r3, r0
 800413a:	4323      	orrs	r3, r4
 800413c:	2b00      	cmp	r3, #0
 800413e:	bf0c      	ite	eq
 8004140:	2301      	moveq	r3, #1
 8004142:	2300      	movne	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	e012      	b.n	800416e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004148:	483c      	ldr	r0, [pc, #240]	@ (800423c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800414a:	f7ff ff53 	bl	8003ff4 <LL_ADC_IsEnabled>
 800414e:	4604      	mov	r4, r0
 8004150:	483b      	ldr	r0, [pc, #236]	@ (8004240 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004152:	f7ff ff4f 	bl	8003ff4 <LL_ADC_IsEnabled>
 8004156:	4603      	mov	r3, r0
 8004158:	431c      	orrs	r4, r3
 800415a:	483c      	ldr	r0, [pc, #240]	@ (800424c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800415c:	f7ff ff4a 	bl	8003ff4 <LL_ADC_IsEnabled>
 8004160:	4603      	mov	r3, r0
 8004162:	4323      	orrs	r3, r4
 8004164:	2b00      	cmp	r3, #0
 8004166:	bf0c      	ite	eq
 8004168:	2301      	moveq	r3, #1
 800416a:	2300      	movne	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d056      	beq.n	8004220 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004172:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800417a:	f023 030f 	bic.w	r3, r3, #15
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	6811      	ldr	r1, [r2, #0]
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	6892      	ldr	r2, [r2, #8]
 8004186:	430a      	orrs	r2, r1
 8004188:	431a      	orrs	r2, r3
 800418a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800418c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800418e:	e047      	b.n	8004220 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004190:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004198:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800419a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041a4:	d004      	beq.n	80041b0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a23      	ldr	r2, [pc, #140]	@ (8004238 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d10f      	bne.n	80041d0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80041b0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80041b4:	f7ff ff1e 	bl	8003ff4 <LL_ADC_IsEnabled>
 80041b8:	4604      	mov	r4, r0
 80041ba:	481f      	ldr	r0, [pc, #124]	@ (8004238 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80041bc:	f7ff ff1a 	bl	8003ff4 <LL_ADC_IsEnabled>
 80041c0:	4603      	mov	r3, r0
 80041c2:	4323      	orrs	r3, r4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	bf0c      	ite	eq
 80041c8:	2301      	moveq	r3, #1
 80041ca:	2300      	movne	r3, #0
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	e012      	b.n	80041f6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80041d0:	481a      	ldr	r0, [pc, #104]	@ (800423c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80041d2:	f7ff ff0f 	bl	8003ff4 <LL_ADC_IsEnabled>
 80041d6:	4604      	mov	r4, r0
 80041d8:	4819      	ldr	r0, [pc, #100]	@ (8004240 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80041da:	f7ff ff0b 	bl	8003ff4 <LL_ADC_IsEnabled>
 80041de:	4603      	mov	r3, r0
 80041e0:	431c      	orrs	r4, r3
 80041e2:	481a      	ldr	r0, [pc, #104]	@ (800424c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80041e4:	f7ff ff06 	bl	8003ff4 <LL_ADC_IsEnabled>
 80041e8:	4603      	mov	r3, r0
 80041ea:	4323      	orrs	r3, r4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	bf0c      	ite	eq
 80041f0:	2301      	moveq	r3, #1
 80041f2:	2300      	movne	r3, #0
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d012      	beq.n	8004220 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80041fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004202:	f023 030f 	bic.w	r3, r3, #15
 8004206:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004208:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800420a:	e009      	b.n	8004220 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004210:	f043 0220 	orr.w	r2, r3, #32
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800421e:	e000      	b.n	8004222 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004220:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800422a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800422e:	4618      	mov	r0, r3
 8004230:	3784      	adds	r7, #132	@ 0x84
 8004232:	46bd      	mov	sp, r7
 8004234:	bd90      	pop	{r4, r7, pc}
 8004236:	bf00      	nop
 8004238:	50000100 	.word	0x50000100
 800423c:	50000400 	.word	0x50000400
 8004240:	50000500 	.word	0x50000500
 8004244:	50000300 	.word	0x50000300
 8004248:	50000700 	.word	0x50000700
 800424c:	50000600 	.word	0x50000600

08004250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004260:	4b0c      	ldr	r3, [pc, #48]	@ (8004294 <__NVIC_SetPriorityGrouping+0x44>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800426c:	4013      	ands	r3, r2
 800426e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004278:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800427c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004282:	4a04      	ldr	r2, [pc, #16]	@ (8004294 <__NVIC_SetPriorityGrouping+0x44>)
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	60d3      	str	r3, [r2, #12]
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	e000ed00 	.word	0xe000ed00

08004298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800429c:	4b04      	ldr	r3, [pc, #16]	@ (80042b0 <__NVIC_GetPriorityGrouping+0x18>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	0a1b      	lsrs	r3, r3, #8
 80042a2:	f003 0307 	and.w	r3, r3, #7
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	db0b      	blt.n	80042de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	f003 021f 	and.w	r2, r3, #31
 80042cc:	4907      	ldr	r1, [pc, #28]	@ (80042ec <__NVIC_EnableIRQ+0x38>)
 80042ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d2:	095b      	lsrs	r3, r3, #5
 80042d4:	2001      	movs	r0, #1
 80042d6:	fa00 f202 	lsl.w	r2, r0, r2
 80042da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	e000e100 	.word	0xe000e100

080042f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	6039      	str	r1, [r7, #0]
 80042fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004300:	2b00      	cmp	r3, #0
 8004302:	db0a      	blt.n	800431a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	b2da      	uxtb	r2, r3
 8004308:	490c      	ldr	r1, [pc, #48]	@ (800433c <__NVIC_SetPriority+0x4c>)
 800430a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430e:	0112      	lsls	r2, r2, #4
 8004310:	b2d2      	uxtb	r2, r2
 8004312:	440b      	add	r3, r1
 8004314:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004318:	e00a      	b.n	8004330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	b2da      	uxtb	r2, r3
 800431e:	4908      	ldr	r1, [pc, #32]	@ (8004340 <__NVIC_SetPriority+0x50>)
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	3b04      	subs	r3, #4
 8004328:	0112      	lsls	r2, r2, #4
 800432a:	b2d2      	uxtb	r2, r2
 800432c:	440b      	add	r3, r1
 800432e:	761a      	strb	r2, [r3, #24]
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	e000e100 	.word	0xe000e100
 8004340:	e000ed00 	.word	0xe000ed00

08004344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004344:	b480      	push	{r7}
 8004346:	b089      	sub	sp, #36	@ 0x24
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 0307 	and.w	r3, r3, #7
 8004356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	f1c3 0307 	rsb	r3, r3, #7
 800435e:	2b04      	cmp	r3, #4
 8004360:	bf28      	it	cs
 8004362:	2304      	movcs	r3, #4
 8004364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	3304      	adds	r3, #4
 800436a:	2b06      	cmp	r3, #6
 800436c:	d902      	bls.n	8004374 <NVIC_EncodePriority+0x30>
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	3b03      	subs	r3, #3
 8004372:	e000      	b.n	8004376 <NVIC_EncodePriority+0x32>
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004378:	f04f 32ff 	mov.w	r2, #4294967295
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	43da      	mvns	r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	401a      	ands	r2, r3
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800438c:	f04f 31ff 	mov.w	r1, #4294967295
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	fa01 f303 	lsl.w	r3, r1, r3
 8004396:	43d9      	mvns	r1, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800439c:	4313      	orrs	r3, r2
         );
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3724      	adds	r7, #36	@ 0x24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
	...

080043ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043bc:	d301      	bcc.n	80043c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043be:	2301      	movs	r3, #1
 80043c0:	e00f      	b.n	80043e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043c2:	4a0a      	ldr	r2, [pc, #40]	@ (80043ec <SysTick_Config+0x40>)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043ca:	210f      	movs	r1, #15
 80043cc:	f04f 30ff 	mov.w	r0, #4294967295
 80043d0:	f7ff ff8e 	bl	80042f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043d4:	4b05      	ldr	r3, [pc, #20]	@ (80043ec <SysTick_Config+0x40>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043da:	4b04      	ldr	r3, [pc, #16]	@ (80043ec <SysTick_Config+0x40>)
 80043dc:	2207      	movs	r2, #7
 80043de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	e000e010 	.word	0xe000e010

080043f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f7ff ff29 	bl	8004250 <__NVIC_SetPriorityGrouping>
}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b086      	sub	sp, #24
 800440a:	af00      	add	r7, sp, #0
 800440c:	4603      	mov	r3, r0
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	607a      	str	r2, [r7, #4]
 8004412:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004414:	f7ff ff40 	bl	8004298 <__NVIC_GetPriorityGrouping>
 8004418:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	68b9      	ldr	r1, [r7, #8]
 800441e:	6978      	ldr	r0, [r7, #20]
 8004420:	f7ff ff90 	bl	8004344 <NVIC_EncodePriority>
 8004424:	4602      	mov	r2, r0
 8004426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800442a:	4611      	mov	r1, r2
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff ff5f 	bl	80042f0 <__NVIC_SetPriority>
}
 8004432:	bf00      	nop
 8004434:	3718      	adds	r7, #24
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b082      	sub	sp, #8
 800443e:	af00      	add	r7, sp, #0
 8004440:	4603      	mov	r3, r0
 8004442:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004448:	4618      	mov	r0, r3
 800444a:	f7ff ff33 	bl	80042b4 <__NVIC_EnableIRQ>
}
 800444e:	bf00      	nop
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b082      	sub	sp, #8
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7ff ffa4 	bl	80043ac <SysTick_Config>
 8004464:	4603      	mov	r3, r0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800446e:	b480      	push	{r7}
 8004470:	b087      	sub	sp, #28
 8004472:	af00      	add	r7, sp, #0
 8004474:	60f8      	str	r0, [r7, #12]
 8004476:	460b      	mov	r3, r1
 8004478:	607a      	str	r2, [r7, #4]
 800447a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800447c:	2300      	movs	r3, #0
 800447e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8004480:	7afb      	ldrb	r3, [r7, #11]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d103      	bne.n	800448e <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	605a      	str	r2, [r3, #4]
      break;
 800448c:	e005      	b.n	800449a <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	75fb      	strb	r3, [r7, #23]
      break;
 8004498:	bf00      	nop
  }

  return status;
 800449a:	7dfb      	ldrb	r3, [r7, #23]
}
 800449c:	4618      	mov	r0, r3
 800449e:	371c      	adds	r7, #28
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d101      	bne.n	80044bc <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e003      	b.n	80044c4 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80044c2:	2300      	movs	r3, #0
  }
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	0c1b      	lsrs	r3, r3, #16
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 031f 	and.w	r3, r3, #31
 80044ec:	2201      	movs	r2, #1
 80044ee:	fa02 f303 	lsl.w	r3, r2, r3
 80044f2:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	015a      	lsls	r2, r3, #5
 80044f8:	4b0c      	ldr	r3, [pc, #48]	@ (800452c <HAL_EXTI_IRQHandler+0x5c>)
 80044fa:	4413      	add	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4013      	ands	r3, r2
 8004506:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d009      	beq.n	8004522 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d002      	beq.n	8004522 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	4798      	blx	r3
    }
  }
}
 8004522:	bf00      	nop
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	40010414 	.word	0x40010414

08004530 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e147      	b.n	80047d2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d106      	bne.n	800455c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fd fede 	bl	8002318 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699a      	ldr	r2, [r3, #24]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 0210 	bic.w	r2, r2, #16
 800456a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800456c:	f7fe fa5e 	bl	8002a2c <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004572:	e012      	b.n	800459a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004574:	f7fe fa5a 	bl	8002a2c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b0a      	cmp	r3, #10
 8004580:	d90b      	bls.n	800459a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004586:	f043 0201 	orr.w	r2, r3, #1
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2203      	movs	r2, #3
 8004592:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e11b      	b.n	80047d2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	f003 0308 	and.w	r3, r3, #8
 80045a4:	2b08      	cmp	r3, #8
 80045a6:	d0e5      	beq.n	8004574 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	699a      	ldr	r2, [r3, #24]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0201 	orr.w	r2, r2, #1
 80045b6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045b8:	f7fe fa38 	bl	8002a2c <HAL_GetTick>
 80045bc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80045be:	e012      	b.n	80045e6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80045c0:	f7fe fa34 	bl	8002a2c <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b0a      	cmp	r3, #10
 80045cc:	d90b      	bls.n	80045e6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d2:	f043 0201 	orr.w	r2, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2203      	movs	r2, #3
 80045de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e0f5      	b.n	80047d2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0e5      	beq.n	80045c0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699a      	ldr	r2, [r3, #24]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0202 	orr.w	r2, r2, #2
 8004602:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a74      	ldr	r2, [pc, #464]	@ (80047dc <HAL_FDCAN_Init+0x2ac>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d103      	bne.n	8004616 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800460e:	4a74      	ldr	r2, [pc, #464]	@ (80047e0 <HAL_FDCAN_Init+0x2b0>)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	7c1b      	ldrb	r3, [r3, #16]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d108      	bne.n	8004630 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	699a      	ldr	r2, [r3, #24]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800462c:	619a      	str	r2, [r3, #24]
 800462e:	e007      	b.n	8004640 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699a      	ldr	r2, [r3, #24]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800463e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	7c5b      	ldrb	r3, [r3, #17]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d108      	bne.n	800465a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	699a      	ldr	r2, [r3, #24]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004656:	619a      	str	r2, [r3, #24]
 8004658:	e007      	b.n	800466a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	699a      	ldr	r2, [r3, #24]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004668:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	7c9b      	ldrb	r3, [r3, #18]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d108      	bne.n	8004684 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	699a      	ldr	r2, [r3, #24]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004680:	619a      	str	r2, [r3, #24]
 8004682:	e007      	b.n	8004694 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004692:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	689a      	ldr	r2, [r3, #8]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	699a      	ldr	r2, [r3, #24]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80046b8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0210 	bic.w	r2, r2, #16
 80046c8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d108      	bne.n	80046e4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	699a      	ldr	r2, [r3, #24]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f042 0204 	orr.w	r2, r2, #4
 80046e0:	619a      	str	r2, [r3, #24]
 80046e2:	e02c      	b.n	800473e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d028      	beq.n	800473e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d01c      	beq.n	800472e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	699a      	ldr	r2, [r3, #24]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004702:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	691a      	ldr	r2, [r3, #16]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0210 	orr.w	r2, r2, #16
 8004712:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	2b03      	cmp	r3, #3
 800471a:	d110      	bne.n	800473e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699a      	ldr	r2, [r3, #24]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 0220 	orr.w	r2, r2, #32
 800472a:	619a      	str	r2, [r3, #24]
 800472c:	e007      	b.n	800473e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699a      	ldr	r2, [r3, #24]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f042 0220 	orr.w	r2, r2, #32
 800473c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	3b01      	subs	r3, #1
 8004744:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	3b01      	subs	r3, #1
 800474c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800474e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004756:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	3b01      	subs	r3, #1
 8004760:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004766:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004768:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004772:	d115      	bne.n	80047a0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004778:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477e:	3b01      	subs	r3, #1
 8004780:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004782:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004788:	3b01      	subs	r3, #1
 800478a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800478c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004794:	3b01      	subs	r3, #1
 8004796:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800479c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800479e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f880 	bl	80048bc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	40006400 	.word	0x40006400
 80047e0:	40006500 	.word	0x40006500

080047e4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d110      	bne.n	800481a <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699a      	ldr	r2, [r3, #24]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0201 	bic.w	r2, r2, #1
 800480e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8004816:	2300      	movs	r3, #0
 8004818:	e006      	b.n	8004828 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800481e:	f043 0204 	orr.w	r2, r3, #4
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
  }
}
 8004828:	4618      	mov	r0, r3
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d12c      	bne.n	80048a6 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004854:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d007      	beq.n	800486c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004860:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e023      	b.n	80048b4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004874:	0c1b      	lsrs	r3, r3, #16
 8004876:	f003 0303 	and.w	r3, r3, #3
 800487a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68b9      	ldr	r1, [r7, #8]
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 f886 	bl	8004994 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2101      	movs	r1, #1
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	fa01 f202 	lsl.w	r2, r1, r2
 8004894:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004898:	2201      	movs	r2, #1
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	409a      	lsls	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80048a2:	2300      	movs	r3, #0
 80048a4:	e006      	b.n	80048b4 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048aa:	f043 0208 	orr.w	r2, r3, #8
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
  }
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3718      	adds	r7, #24
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80048c4:	4b30      	ldr	r3, [pc, #192]	@ (8004988 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80048c6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a2f      	ldr	r2, [pc, #188]	@ (800498c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d103      	bne.n	80048da <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80048d8:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a2c      	ldr	r2, [pc, #176]	@ (8004990 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d103      	bne.n	80048ec <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 80048ea:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048fa:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004902:	041a      	lsls	r2, r3, #16
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004920:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004928:	061a      	lsls	r2, r3, #24
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	60fb      	str	r3, [r7, #12]
 8004960:	e005      	b.n	800496e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	3304      	adds	r3, #4
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	429a      	cmp	r2, r3
 8004978:	d3f3      	bcc.n	8004962 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800497a:	bf00      	nop
 800497c:	bf00      	nop
 800497e:	3714      	adds	r7, #20
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr
 8004988:	4000a400 	.word	0x4000a400
 800498c:	40006800 	.word	0x40006800
 8004990:	40006c00 	.word	0x40006c00

08004994 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004994:	b480      	push	{r7}
 8004996:	b089      	sub	sp, #36	@ 0x24
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
 80049a0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10a      	bne.n	80049c0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80049b2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80049ba:	4313      	orrs	r3, r2
 80049bc:	61fb      	str	r3, [r7, #28]
 80049be:	e00a      	b.n	80049d6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80049c8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80049ce:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80049d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80049d4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80049e0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80049e6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80049ec:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80049f4:	4313      	orrs	r3, r2
 80049f6:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	4613      	mov	r3, r2
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	4413      	add	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	440b      	add	r3, r1
 8004a08:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	69fa      	ldr	r2, [r7, #28]
 8004a0e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	3304      	adds	r3, #4
 8004a14:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	3304      	adds	r3, #4
 8004a20:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004a22:	2300      	movs	r3, #0
 8004a24:	617b      	str	r3, [r7, #20]
 8004a26:	e020      	b.n	8004a6a <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	3303      	adds	r3, #3
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	4413      	add	r3, r2
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	3302      	adds	r3, #2
 8004a38:	6879      	ldr	r1, [r7, #4]
 8004a3a:	440b      	add	r3, r1
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004a40:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	3301      	adds	r3, #1
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	440b      	add	r3, r1
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004a4e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	440a      	add	r2, r1
 8004a56:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004a58:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	3304      	adds	r3, #4
 8004a62:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	3304      	adds	r3, #4
 8004a68:	617b      	str	r3, [r7, #20]
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	4a06      	ldr	r2, [pc, #24]	@ (8004a88 <FDCAN_CopyMessageToRAM+0xf4>)
 8004a70:	5cd3      	ldrb	r3, [r2, r3]
 8004a72:	461a      	mov	r2, r3
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d3d6      	bcc.n	8004a28 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8004a7a:	bf00      	nop
 8004a7c:	bf00      	nop
 8004a7e:	3724      	adds	r7, #36	@ 0x24
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	0800b444 	.word	0x0800b444

08004a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b087      	sub	sp, #28
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a9a:	e15a      	b.n	8004d52 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	2101      	movs	r1, #1
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f000 814c 	beq.w	8004d4c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f003 0303 	and.w	r3, r3, #3
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d005      	beq.n	8004acc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d130      	bne.n	8004b2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	2203      	movs	r2, #3
 8004ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8004adc:	43db      	mvns	r3, r3
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	68da      	ldr	r2, [r3, #12]
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	fa02 f303 	lsl.w	r3, r2, r3
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b02:	2201      	movs	r2, #1
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0a:	43db      	mvns	r3, r3
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4013      	ands	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	091b      	lsrs	r3, r3, #4
 8004b18:	f003 0201 	and.w	r2, r3, #1
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	2b03      	cmp	r3, #3
 8004b38:	d017      	beq.n	8004b6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	005b      	lsls	r3, r3, #1
 8004b44:	2203      	movs	r2, #3
 8004b46:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4a:	43db      	mvns	r3, r3
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	4013      	ands	r3, r2
 8004b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	689a      	ldr	r2, [r3, #8]
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	005b      	lsls	r3, r3, #1
 8004b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5e:	693a      	ldr	r2, [r7, #16]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f003 0303 	and.w	r3, r3, #3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d123      	bne.n	8004bbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	08da      	lsrs	r2, r3, #3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	3208      	adds	r2, #8
 8004b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	220f      	movs	r2, #15
 8004b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b92:	43db      	mvns	r3, r3
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	4013      	ands	r3, r2
 8004b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	691a      	ldr	r2, [r3, #16]
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	f003 0307 	and.w	r3, r3, #7
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	08da      	lsrs	r2, r3, #3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3208      	adds	r2, #8
 8004bb8:	6939      	ldr	r1, [r7, #16]
 8004bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	005b      	lsls	r3, r3, #1
 8004bc8:	2203      	movs	r2, #3
 8004bca:	fa02 f303 	lsl.w	r3, r2, r3
 8004bce:	43db      	mvns	r3, r3
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f003 0203 	and.w	r2, r3, #3
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	fa02 f303 	lsl.w	r3, r2, r3
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	f000 80a6 	beq.w	8004d4c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c00:	4b5b      	ldr	r3, [pc, #364]	@ (8004d70 <HAL_GPIO_Init+0x2e4>)
 8004c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c04:	4a5a      	ldr	r2, [pc, #360]	@ (8004d70 <HAL_GPIO_Init+0x2e4>)
 8004c06:	f043 0301 	orr.w	r3, r3, #1
 8004c0a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004c0c:	4b58      	ldr	r3, [pc, #352]	@ (8004d70 <HAL_GPIO_Init+0x2e4>)
 8004c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c10:	f003 0301 	and.w	r3, r3, #1
 8004c14:	60bb      	str	r3, [r7, #8]
 8004c16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c18:	4a56      	ldr	r2, [pc, #344]	@ (8004d74 <HAL_GPIO_Init+0x2e8>)
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	089b      	lsrs	r3, r3, #2
 8004c1e:	3302      	adds	r3, #2
 8004c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	f003 0303 	and.w	r3, r3, #3
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	220f      	movs	r2, #15
 8004c30:	fa02 f303 	lsl.w	r3, r2, r3
 8004c34:	43db      	mvns	r3, r3
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4013      	ands	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004c42:	d01f      	beq.n	8004c84 <HAL_GPIO_Init+0x1f8>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a4c      	ldr	r2, [pc, #304]	@ (8004d78 <HAL_GPIO_Init+0x2ec>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d019      	beq.n	8004c80 <HAL_GPIO_Init+0x1f4>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a4b      	ldr	r2, [pc, #300]	@ (8004d7c <HAL_GPIO_Init+0x2f0>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d013      	beq.n	8004c7c <HAL_GPIO_Init+0x1f0>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a4a      	ldr	r2, [pc, #296]	@ (8004d80 <HAL_GPIO_Init+0x2f4>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d00d      	beq.n	8004c78 <HAL_GPIO_Init+0x1ec>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a49      	ldr	r2, [pc, #292]	@ (8004d84 <HAL_GPIO_Init+0x2f8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d007      	beq.n	8004c74 <HAL_GPIO_Init+0x1e8>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a48      	ldr	r2, [pc, #288]	@ (8004d88 <HAL_GPIO_Init+0x2fc>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d101      	bne.n	8004c70 <HAL_GPIO_Init+0x1e4>
 8004c6c:	2305      	movs	r3, #5
 8004c6e:	e00a      	b.n	8004c86 <HAL_GPIO_Init+0x1fa>
 8004c70:	2306      	movs	r3, #6
 8004c72:	e008      	b.n	8004c86 <HAL_GPIO_Init+0x1fa>
 8004c74:	2304      	movs	r3, #4
 8004c76:	e006      	b.n	8004c86 <HAL_GPIO_Init+0x1fa>
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e004      	b.n	8004c86 <HAL_GPIO_Init+0x1fa>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	e002      	b.n	8004c86 <HAL_GPIO_Init+0x1fa>
 8004c80:	2301      	movs	r3, #1
 8004c82:	e000      	b.n	8004c86 <HAL_GPIO_Init+0x1fa>
 8004c84:	2300      	movs	r3, #0
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	f002 0203 	and.w	r2, r2, #3
 8004c8c:	0092      	lsls	r2, r2, #2
 8004c8e:	4093      	lsls	r3, r2
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c96:	4937      	ldr	r1, [pc, #220]	@ (8004d74 <HAL_GPIO_Init+0x2e8>)
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	089b      	lsrs	r3, r3, #2
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004ca4:	4b39      	ldr	r3, [pc, #228]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	43db      	mvns	r3, r3
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d003      	beq.n	8004cc8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004cc8:	4a30      	ldr	r2, [pc, #192]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004cce:	4b2f      	ldr	r3, [pc, #188]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	43db      	mvns	r3, r3
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004cf2:	4a26      	ldr	r2, [pc, #152]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004cf8:	4b24      	ldr	r3, [pc, #144]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	43db      	mvns	r3, r3
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	4013      	ands	r3, r2
 8004d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d1c:	4a1b      	ldr	r2, [pc, #108]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d22:	4b1a      	ldr	r3, [pc, #104]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	43db      	mvns	r3, r3
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d003      	beq.n	8004d46 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d46:	4a11      	ldr	r2, [pc, #68]	@ (8004d8c <HAL_GPIO_Init+0x300>)
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f47f ae9d 	bne.w	8004a9c <HAL_GPIO_Init+0x10>
  }
}
 8004d62:	bf00      	nop
 8004d64:	bf00      	nop
 8004d66:	371c      	adds	r7, #28
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	40021000 	.word	0x40021000
 8004d74:	40010000 	.word	0x40010000
 8004d78:	48000400 	.word	0x48000400
 8004d7c:	48000800 	.word	0x48000800
 8004d80:	48000c00 	.word	0x48000c00
 8004d84:	48001000 	.word	0x48001000
 8004d88:	48001400 	.word	0x48001400
 8004d8c:	40010400 	.word	0x40010400

08004d90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	807b      	strh	r3, [r7, #2]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004da0:	787b      	ldrb	r3, [r7, #1]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d003      	beq.n	8004dae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004da6:	887a      	ldrh	r2, [r7, #2]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004dac:	e002      	b.n	8004db4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dae:	887a      	ldrh	r2, [r7, #2]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d141      	bne.n	8004e52 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004dce:	4b4b      	ldr	r3, [pc, #300]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004dd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dda:	d131      	bne.n	8004e40 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ddc:	4b47      	ldr	r3, [pc, #284]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004de2:	4a46      	ldr	r2, [pc, #280]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004de8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dec:	4b43      	ldr	r3, [pc, #268]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004df4:	4a41      	ldr	r2, [pc, #260]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004dfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004dfc:	4b40      	ldr	r3, [pc, #256]	@ (8004f00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2232      	movs	r2, #50	@ 0x32
 8004e02:	fb02 f303 	mul.w	r3, r2, r3
 8004e06:	4a3f      	ldr	r2, [pc, #252]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e08:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0c:	0c9b      	lsrs	r3, r3, #18
 8004e0e:	3301      	adds	r3, #1
 8004e10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e12:	e002      	b.n	8004e1a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e1a:	4b38      	ldr	r3, [pc, #224]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e26:	d102      	bne.n	8004e2e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1f2      	bne.n	8004e14 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e2e:	4b33      	ldr	r3, [pc, #204]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e3a:	d158      	bne.n	8004eee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e057      	b.n	8004ef0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e40:	4b2e      	ldr	r3, [pc, #184]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e46:	4a2d      	ldr	r2, [pc, #180]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e50:	e04d      	b.n	8004eee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e58:	d141      	bne.n	8004ede <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e5a:	4b28      	ldr	r3, [pc, #160]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e66:	d131      	bne.n	8004ecc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e68:	4b24      	ldr	r3, [pc, #144]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e6e:	4a23      	ldr	r2, [pc, #140]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e78:	4b20      	ldr	r3, [pc, #128]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e80:	4a1e      	ldr	r2, [pc, #120]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e88:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2232      	movs	r2, #50	@ 0x32
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	4a1c      	ldr	r2, [pc, #112]	@ (8004f04 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e94:	fba2 2303 	umull	r2, r3, r2, r3
 8004e98:	0c9b      	lsrs	r3, r3, #18
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e9e:	e002      	b.n	8004ea6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ea6:	4b15      	ldr	r3, [pc, #84]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eb2:	d102      	bne.n	8004eba <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f2      	bne.n	8004ea0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004eba:	4b10      	ldr	r3, [pc, #64]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ec6:	d112      	bne.n	8004eee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e011      	b.n	8004ef0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004edc:	e007      	b.n	8004eee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004ede:	4b07      	ldr	r3, [pc, #28]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ee6:	4a05      	ldr	r2, [pc, #20]	@ (8004efc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ee8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004eec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	40007000 	.word	0x40007000
 8004f00:	20000000 	.word	0x20000000
 8004f04:	431bde83 	.word	0x431bde83

08004f08 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004f0c:	4b05      	ldr	r3, [pc, #20]	@ (8004f24 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	4a04      	ldr	r2, [pc, #16]	@ (8004f24 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f16:	6093      	str	r3, [r2, #8]
}
 8004f18:	bf00      	nop
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	40007000 	.word	0x40007000

08004f28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b088      	sub	sp, #32
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d101      	bne.n	8004f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e2fe      	b.n	8005538 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d075      	beq.n	8005032 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f46:	4b97      	ldr	r3, [pc, #604]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f003 030c 	and.w	r3, r3, #12
 8004f4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f50:	4b94      	ldr	r3, [pc, #592]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f003 0303 	and.w	r3, r3, #3
 8004f58:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	2b0c      	cmp	r3, #12
 8004f5e:	d102      	bne.n	8004f66 <HAL_RCC_OscConfig+0x3e>
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	d002      	beq.n	8004f6c <HAL_RCC_OscConfig+0x44>
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	d10b      	bne.n	8004f84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f6c:	4b8d      	ldr	r3, [pc, #564]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d05b      	beq.n	8005030 <HAL_RCC_OscConfig+0x108>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d157      	bne.n	8005030 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e2d9      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f8c:	d106      	bne.n	8004f9c <HAL_RCC_OscConfig+0x74>
 8004f8e:	4b85      	ldr	r3, [pc, #532]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a84      	ldr	r2, [pc, #528]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f98:	6013      	str	r3, [r2, #0]
 8004f9a:	e01d      	b.n	8004fd8 <HAL_RCC_OscConfig+0xb0>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fa4:	d10c      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x98>
 8004fa6:	4b7f      	ldr	r3, [pc, #508]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a7e      	ldr	r2, [pc, #504]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fb0:	6013      	str	r3, [r2, #0]
 8004fb2:	4b7c      	ldr	r3, [pc, #496]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a7b      	ldr	r2, [pc, #492]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	e00b      	b.n	8004fd8 <HAL_RCC_OscConfig+0xb0>
 8004fc0:	4b78      	ldr	r3, [pc, #480]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a77      	ldr	r2, [pc, #476]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fca:	6013      	str	r3, [r2, #0]
 8004fcc:	4b75      	ldr	r3, [pc, #468]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a74      	ldr	r2, [pc, #464]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004fd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d013      	beq.n	8005008 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fe0:	f7fd fd24 	bl	8002a2c <HAL_GetTick>
 8004fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fe6:	e008      	b.n	8004ffa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fe8:	f7fd fd20 	bl	8002a2c <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b64      	cmp	r3, #100	@ 0x64
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e29e      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ffa:	4b6a      	ldr	r3, [pc, #424]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d0f0      	beq.n	8004fe8 <HAL_RCC_OscConfig+0xc0>
 8005006:	e014      	b.n	8005032 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005008:	f7fd fd10 	bl	8002a2c <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005010:	f7fd fd0c 	bl	8002a2c <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b64      	cmp	r3, #100	@ 0x64
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e28a      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005022:	4b60      	ldr	r3, [pc, #384]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1f0      	bne.n	8005010 <HAL_RCC_OscConfig+0xe8>
 800502e:	e000      	b.n	8005032 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d075      	beq.n	800512a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800503e:	4b59      	ldr	r3, [pc, #356]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 030c 	and.w	r3, r3, #12
 8005046:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005048:	4b56      	ldr	r3, [pc, #344]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	f003 0303 	and.w	r3, r3, #3
 8005050:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	2b0c      	cmp	r3, #12
 8005056:	d102      	bne.n	800505e <HAL_RCC_OscConfig+0x136>
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	2b02      	cmp	r3, #2
 800505c:	d002      	beq.n	8005064 <HAL_RCC_OscConfig+0x13c>
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	2b04      	cmp	r3, #4
 8005062:	d11f      	bne.n	80050a4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005064:	4b4f      	ldr	r3, [pc, #316]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800506c:	2b00      	cmp	r3, #0
 800506e:	d005      	beq.n	800507c <HAL_RCC_OscConfig+0x154>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d101      	bne.n	800507c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e25d      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800507c:	4b49      	ldr	r3, [pc, #292]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	061b      	lsls	r3, r3, #24
 800508a:	4946      	ldr	r1, [pc, #280]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 800508c:	4313      	orrs	r3, r2
 800508e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005090:	4b45      	ldr	r3, [pc, #276]	@ (80051a8 <HAL_RCC_OscConfig+0x280>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4618      	mov	r0, r3
 8005096:	f7fd fc7d 	bl	8002994 <HAL_InitTick>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d043      	beq.n	8005128 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e249      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d023      	beq.n	80050f4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050ac:	4b3d      	ldr	r3, [pc, #244]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a3c      	ldr	r2, [pc, #240]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 80050b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b8:	f7fd fcb8 	bl	8002a2c <HAL_GetTick>
 80050bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050be:	e008      	b.n	80050d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050c0:	f7fd fcb4 	bl	8002a2c <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e232      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050d2:	4b34      	ldr	r3, [pc, #208]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d0f0      	beq.n	80050c0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050de:	4b31      	ldr	r3, [pc, #196]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	061b      	lsls	r3, r3, #24
 80050ec:	492d      	ldr	r1, [pc, #180]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	604b      	str	r3, [r1, #4]
 80050f2:	e01a      	b.n	800512a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050f4:	4b2b      	ldr	r3, [pc, #172]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a2a      	ldr	r2, [pc, #168]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 80050fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005100:	f7fd fc94 	bl	8002a2c <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005108:	f7fd fc90 	bl	8002a2c <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e20e      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800511a:	4b22      	ldr	r3, [pc, #136]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1f0      	bne.n	8005108 <HAL_RCC_OscConfig+0x1e0>
 8005126:	e000      	b.n	800512a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005128:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0308 	and.w	r3, r3, #8
 8005132:	2b00      	cmp	r3, #0
 8005134:	d041      	beq.n	80051ba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d01c      	beq.n	8005178 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800513e:	4b19      	ldr	r3, [pc, #100]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8005140:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005144:	4a17      	ldr	r2, [pc, #92]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8005146:	f043 0301 	orr.w	r3, r3, #1
 800514a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800514e:	f7fd fc6d 	bl	8002a2c <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005154:	e008      	b.n	8005168 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005156:	f7fd fc69 	bl	8002a2c <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d901      	bls.n	8005168 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e1e7      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005168:	4b0e      	ldr	r3, [pc, #56]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 800516a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d0ef      	beq.n	8005156 <HAL_RCC_OscConfig+0x22e>
 8005176:	e020      	b.n	80051ba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005178:	4b0a      	ldr	r3, [pc, #40]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 800517a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800517e:	4a09      	ldr	r2, [pc, #36]	@ (80051a4 <HAL_RCC_OscConfig+0x27c>)
 8005180:	f023 0301 	bic.w	r3, r3, #1
 8005184:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005188:	f7fd fc50 	bl	8002a2c <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800518e:	e00d      	b.n	80051ac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005190:	f7fd fc4c 	bl	8002a2c <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b02      	cmp	r3, #2
 800519c:	d906      	bls.n	80051ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e1ca      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
 80051a2:	bf00      	nop
 80051a4:	40021000 	.word	0x40021000
 80051a8:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051ac:	4b8c      	ldr	r3, [pc, #560]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80051ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051b2:	f003 0302 	and.w	r3, r3, #2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1ea      	bne.n	8005190 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0304 	and.w	r3, r3, #4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f000 80a6 	beq.w	8005314 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051c8:	2300      	movs	r3, #0
 80051ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051cc:	4b84      	ldr	r3, [pc, #528]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80051ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <HAL_RCC_OscConfig+0x2b4>
 80051d8:	2301      	movs	r3, #1
 80051da:	e000      	b.n	80051de <HAL_RCC_OscConfig+0x2b6>
 80051dc:	2300      	movs	r3, #0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00d      	beq.n	80051fe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051e2:	4b7f      	ldr	r3, [pc, #508]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80051e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e6:	4a7e      	ldr	r2, [pc, #504]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80051e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ee:	4b7c      	ldr	r3, [pc, #496]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80051f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051f6:	60fb      	str	r3, [r7, #12]
 80051f8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80051fa:	2301      	movs	r3, #1
 80051fc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051fe:	4b79      	ldr	r3, [pc, #484]	@ (80053e4 <HAL_RCC_OscConfig+0x4bc>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005206:	2b00      	cmp	r3, #0
 8005208:	d118      	bne.n	800523c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800520a:	4b76      	ldr	r3, [pc, #472]	@ (80053e4 <HAL_RCC_OscConfig+0x4bc>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a75      	ldr	r2, [pc, #468]	@ (80053e4 <HAL_RCC_OscConfig+0x4bc>)
 8005210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005214:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005216:	f7fd fc09 	bl	8002a2c <HAL_GetTick>
 800521a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800521c:	e008      	b.n	8005230 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800521e:	f7fd fc05 	bl	8002a2c <HAL_GetTick>
 8005222:	4602      	mov	r2, r0
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	1ad3      	subs	r3, r2, r3
 8005228:	2b02      	cmp	r3, #2
 800522a:	d901      	bls.n	8005230 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e183      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005230:	4b6c      	ldr	r3, [pc, #432]	@ (80053e4 <HAL_RCC_OscConfig+0x4bc>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005238:	2b00      	cmp	r3, #0
 800523a:	d0f0      	beq.n	800521e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d108      	bne.n	8005256 <HAL_RCC_OscConfig+0x32e>
 8005244:	4b66      	ldr	r3, [pc, #408]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800524a:	4a65      	ldr	r2, [pc, #404]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 800524c:	f043 0301 	orr.w	r3, r3, #1
 8005250:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005254:	e024      	b.n	80052a0 <HAL_RCC_OscConfig+0x378>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	2b05      	cmp	r3, #5
 800525c:	d110      	bne.n	8005280 <HAL_RCC_OscConfig+0x358>
 800525e:	4b60      	ldr	r3, [pc, #384]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005264:	4a5e      	ldr	r2, [pc, #376]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005266:	f043 0304 	orr.w	r3, r3, #4
 800526a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800526e:	4b5c      	ldr	r3, [pc, #368]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005274:	4a5a      	ldr	r2, [pc, #360]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005276:	f043 0301 	orr.w	r3, r3, #1
 800527a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800527e:	e00f      	b.n	80052a0 <HAL_RCC_OscConfig+0x378>
 8005280:	4b57      	ldr	r3, [pc, #348]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005286:	4a56      	ldr	r2, [pc, #344]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005288:	f023 0301 	bic.w	r3, r3, #1
 800528c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005290:	4b53      	ldr	r3, [pc, #332]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005296:	4a52      	ldr	r2, [pc, #328]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005298:	f023 0304 	bic.w	r3, r3, #4
 800529c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d016      	beq.n	80052d6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052a8:	f7fd fbc0 	bl	8002a2c <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052ae:	e00a      	b.n	80052c6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052b0:	f7fd fbbc 	bl	8002a2c <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052be:	4293      	cmp	r3, r2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e138      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052c6:	4b46      	ldr	r3, [pc, #280]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80052c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0ed      	beq.n	80052b0 <HAL_RCC_OscConfig+0x388>
 80052d4:	e015      	b.n	8005302 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d6:	f7fd fba9 	bl	8002a2c <HAL_GetTick>
 80052da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052dc:	e00a      	b.n	80052f4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052de:	f7fd fba5 	bl	8002a2c <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d901      	bls.n	80052f4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e121      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052f4:	4b3a      	ldr	r3, [pc, #232]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80052f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1ed      	bne.n	80052de <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005302:	7ffb      	ldrb	r3, [r7, #31]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d105      	bne.n	8005314 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005308:	4b35      	ldr	r3, [pc, #212]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 800530a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800530c:	4a34      	ldr	r2, [pc, #208]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 800530e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005312:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0320 	and.w	r3, r3, #32
 800531c:	2b00      	cmp	r3, #0
 800531e:	d03c      	beq.n	800539a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	699b      	ldr	r3, [r3, #24]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01c      	beq.n	8005362 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005328:	4b2d      	ldr	r3, [pc, #180]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 800532a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800532e:	4a2c      	ldr	r2, [pc, #176]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005330:	f043 0301 	orr.w	r3, r3, #1
 8005334:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005338:	f7fd fb78 	bl	8002a2c <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800533e:	e008      	b.n	8005352 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005340:	f7fd fb74 	bl	8002a2c <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b02      	cmp	r3, #2
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e0f2      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005352:	4b23      	ldr	r3, [pc, #140]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005354:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0ef      	beq.n	8005340 <HAL_RCC_OscConfig+0x418>
 8005360:	e01b      	b.n	800539a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005362:	4b1f      	ldr	r3, [pc, #124]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 8005364:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005368:	4a1d      	ldr	r2, [pc, #116]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 800536a:	f023 0301 	bic.w	r3, r3, #1
 800536e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005372:	f7fd fb5b 	bl	8002a2c <HAL_GetTick>
 8005376:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005378:	e008      	b.n	800538c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800537a:	f7fd fb57 	bl	8002a2c <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	2b02      	cmp	r3, #2
 8005386:	d901      	bls.n	800538c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e0d5      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800538c:	4b14      	ldr	r3, [pc, #80]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 800538e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005392:	f003 0302 	and.w	r3, r3, #2
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1ef      	bne.n	800537a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f000 80c9 	beq.w	8005536 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053a4:	4b0e      	ldr	r3, [pc, #56]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f003 030c 	and.w	r3, r3, #12
 80053ac:	2b0c      	cmp	r3, #12
 80053ae:	f000 8083 	beq.w	80054b8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d15e      	bne.n	8005478 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ba:	4b09      	ldr	r3, [pc, #36]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a08      	ldr	r2, [pc, #32]	@ (80053e0 <HAL_RCC_OscConfig+0x4b8>)
 80053c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053c6:	f7fd fb31 	bl	8002a2c <HAL_GetTick>
 80053ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053cc:	e00c      	b.n	80053e8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ce:	f7fd fb2d 	bl	8002a2c <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d905      	bls.n	80053e8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e0ab      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
 80053e0:	40021000 	.word	0x40021000
 80053e4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053e8:	4b55      	ldr	r3, [pc, #340]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1ec      	bne.n	80053ce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053f4:	4b52      	ldr	r3, [pc, #328]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 80053f6:	68da      	ldr	r2, [r3, #12]
 80053f8:	4b52      	ldr	r3, [pc, #328]	@ (8005544 <HAL_RCC_OscConfig+0x61c>)
 80053fa:	4013      	ands	r3, r2
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6a11      	ldr	r1, [r2, #32]
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005404:	3a01      	subs	r2, #1
 8005406:	0112      	lsls	r2, r2, #4
 8005408:	4311      	orrs	r1, r2
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800540e:	0212      	lsls	r2, r2, #8
 8005410:	4311      	orrs	r1, r2
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005416:	0852      	lsrs	r2, r2, #1
 8005418:	3a01      	subs	r2, #1
 800541a:	0552      	lsls	r2, r2, #21
 800541c:	4311      	orrs	r1, r2
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005422:	0852      	lsrs	r2, r2, #1
 8005424:	3a01      	subs	r2, #1
 8005426:	0652      	lsls	r2, r2, #25
 8005428:	4311      	orrs	r1, r2
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800542e:	06d2      	lsls	r2, r2, #27
 8005430:	430a      	orrs	r2, r1
 8005432:	4943      	ldr	r1, [pc, #268]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 8005434:	4313      	orrs	r3, r2
 8005436:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005438:	4b41      	ldr	r3, [pc, #260]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a40      	ldr	r2, [pc, #256]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 800543e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005442:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005444:	4b3e      	ldr	r3, [pc, #248]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	4a3d      	ldr	r2, [pc, #244]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 800544a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800544e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005450:	f7fd faec 	bl	8002a2c <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005458:	f7fd fae8 	bl	8002a2c <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e066      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800546a:	4b35      	ldr	r3, [pc, #212]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0f0      	beq.n	8005458 <HAL_RCC_OscConfig+0x530>
 8005476:	e05e      	b.n	8005536 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005478:	4b31      	ldr	r3, [pc, #196]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a30      	ldr	r2, [pc, #192]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 800547e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005482:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005484:	f7fd fad2 	bl	8002a2c <HAL_GetTick>
 8005488:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800548a:	e008      	b.n	800549e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800548c:	f7fd face 	bl	8002a2c <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b02      	cmp	r3, #2
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e04c      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800549e:	4b28      	ldr	r3, [pc, #160]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1f0      	bne.n	800548c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80054aa:	4b25      	ldr	r3, [pc, #148]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 80054ac:	68da      	ldr	r2, [r3, #12]
 80054ae:	4924      	ldr	r1, [pc, #144]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 80054b0:	4b25      	ldr	r3, [pc, #148]	@ (8005548 <HAL_RCC_OscConfig+0x620>)
 80054b2:	4013      	ands	r3, r2
 80054b4:	60cb      	str	r3, [r1, #12]
 80054b6:	e03e      	b.n	8005536 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	69db      	ldr	r3, [r3, #28]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e039      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80054c4:	4b1e      	ldr	r3, [pc, #120]	@ (8005540 <HAL_RCC_OscConfig+0x618>)
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f003 0203 	and.w	r2, r3, #3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d12c      	bne.n	8005532 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e2:	3b01      	subs	r3, #1
 80054e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d123      	bne.n	8005532 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d11b      	bne.n	8005532 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005504:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005506:	429a      	cmp	r2, r3
 8005508:	d113      	bne.n	8005532 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005514:	085b      	lsrs	r3, r3, #1
 8005516:	3b01      	subs	r3, #1
 8005518:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800551a:	429a      	cmp	r2, r3
 800551c:	d109      	bne.n	8005532 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005528:	085b      	lsrs	r3, r3, #1
 800552a:	3b01      	subs	r3, #1
 800552c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800552e:	429a      	cmp	r2, r3
 8005530:	d001      	beq.n	8005536 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e000      	b.n	8005538 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3720      	adds	r7, #32
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40021000 	.word	0x40021000
 8005544:	019f800c 	.word	0x019f800c
 8005548:	feeefffc 	.word	0xfeeefffc

0800554c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005556:	2300      	movs	r3, #0
 8005558:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e11e      	b.n	80057a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005564:	4b91      	ldr	r3, [pc, #580]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 030f 	and.w	r3, r3, #15
 800556c:	683a      	ldr	r2, [r7, #0]
 800556e:	429a      	cmp	r2, r3
 8005570:	d910      	bls.n	8005594 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005572:	4b8e      	ldr	r3, [pc, #568]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f023 020f 	bic.w	r2, r3, #15
 800557a:	498c      	ldr	r1, [pc, #560]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	4313      	orrs	r3, r2
 8005580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005582:	4b8a      	ldr	r3, [pc, #552]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 030f 	and.w	r3, r3, #15
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	429a      	cmp	r2, r3
 800558e:	d001      	beq.n	8005594 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e106      	b.n	80057a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b00      	cmp	r3, #0
 800559e:	d073      	beq.n	8005688 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	2b03      	cmp	r3, #3
 80055a6:	d129      	bne.n	80055fc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055a8:	4b81      	ldr	r3, [pc, #516]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d101      	bne.n	80055b8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e0f4      	b.n	80057a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80055b8:	f000 f99e 	bl	80058f8 <RCC_GetSysClockFreqFromPLLSource>
 80055bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	4a7c      	ldr	r2, [pc, #496]	@ (80057b4 <HAL_RCC_ClockConfig+0x268>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d93f      	bls.n	8005646 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80055c6:	4b7a      	ldr	r3, [pc, #488]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d009      	beq.n	80055e6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d033      	beq.n	8005646 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d12f      	bne.n	8005646 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055e6:	4b72      	ldr	r3, [pc, #456]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055ee:	4a70      	ldr	r2, [pc, #448]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80055f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055f4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80055f6:	2380      	movs	r3, #128	@ 0x80
 80055f8:	617b      	str	r3, [r7, #20]
 80055fa:	e024      	b.n	8005646 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	2b02      	cmp	r3, #2
 8005602:	d107      	bne.n	8005614 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005604:	4b6a      	ldr	r3, [pc, #424]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d109      	bne.n	8005624 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e0c6      	b.n	80057a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005614:	4b66      	ldr	r3, [pc, #408]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e0be      	b.n	80057a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005624:	f000 f8ce 	bl	80057c4 <HAL_RCC_GetSysClockFreq>
 8005628:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	4a61      	ldr	r2, [pc, #388]	@ (80057b4 <HAL_RCC_ClockConfig+0x268>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d909      	bls.n	8005646 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005632:	4b5f      	ldr	r3, [pc, #380]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800563a:	4a5d      	ldr	r2, [pc, #372]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 800563c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005640:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005642:	2380      	movs	r3, #128	@ 0x80
 8005644:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005646:	4b5a      	ldr	r3, [pc, #360]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f023 0203 	bic.w	r2, r3, #3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	4957      	ldr	r1, [pc, #348]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005654:	4313      	orrs	r3, r2
 8005656:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005658:	f7fd f9e8 	bl	8002a2c <HAL_GetTick>
 800565c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800565e:	e00a      	b.n	8005676 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005660:	f7fd f9e4 	bl	8002a2c <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566e:	4293      	cmp	r3, r2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e095      	b.n	80057a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005676:	4b4e      	ldr	r3, [pc, #312]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f003 020c 	and.w	r2, r3, #12
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	429a      	cmp	r2, r3
 8005686:	d1eb      	bne.n	8005660 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d023      	beq.n	80056dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0304 	and.w	r3, r3, #4
 800569c:	2b00      	cmp	r3, #0
 800569e:	d005      	beq.n	80056ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056a0:	4b43      	ldr	r3, [pc, #268]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	4a42      	ldr	r2, [pc, #264]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80056aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0308 	and.w	r3, r3, #8
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d007      	beq.n	80056c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80056b8:	4b3d      	ldr	r3, [pc, #244]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80056c0:	4a3b      	ldr	r2, [pc, #236]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80056c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056c8:	4b39      	ldr	r3, [pc, #228]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	4936      	ldr	r1, [pc, #216]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	608b      	str	r3, [r1, #8]
 80056da:	e008      	b.n	80056ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	2b80      	cmp	r3, #128	@ 0x80
 80056e0:	d105      	bne.n	80056ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80056e2:	4b33      	ldr	r3, [pc, #204]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	4a32      	ldr	r2, [pc, #200]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 80056e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056ee:	4b2f      	ldr	r3, [pc, #188]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d21d      	bcs.n	8005738 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056fc:	4b2b      	ldr	r3, [pc, #172]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f023 020f 	bic.w	r2, r3, #15
 8005704:	4929      	ldr	r1, [pc, #164]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	4313      	orrs	r3, r2
 800570a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800570c:	f7fd f98e 	bl	8002a2c <HAL_GetTick>
 8005710:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005712:	e00a      	b.n	800572a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005714:	f7fd f98a 	bl	8002a2c <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005722:	4293      	cmp	r3, r2
 8005724:	d901      	bls.n	800572a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e03b      	b.n	80057a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800572a:	4b20      	ldr	r3, [pc, #128]	@ (80057ac <HAL_RCC_ClockConfig+0x260>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 030f 	and.w	r3, r3, #15
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d1ed      	bne.n	8005714 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0304 	and.w	r3, r3, #4
 8005740:	2b00      	cmp	r3, #0
 8005742:	d008      	beq.n	8005756 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005744:	4b1a      	ldr	r3, [pc, #104]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	4917      	ldr	r1, [pc, #92]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005752:	4313      	orrs	r3, r2
 8005754:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0308 	and.w	r3, r3, #8
 800575e:	2b00      	cmp	r3, #0
 8005760:	d009      	beq.n	8005776 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005762:	4b13      	ldr	r3, [pc, #76]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	490f      	ldr	r1, [pc, #60]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 8005772:	4313      	orrs	r3, r2
 8005774:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005776:	f000 f825 	bl	80057c4 <HAL_RCC_GetSysClockFreq>
 800577a:	4602      	mov	r2, r0
 800577c:	4b0c      	ldr	r3, [pc, #48]	@ (80057b0 <HAL_RCC_ClockConfig+0x264>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	091b      	lsrs	r3, r3, #4
 8005782:	f003 030f 	and.w	r3, r3, #15
 8005786:	490c      	ldr	r1, [pc, #48]	@ (80057b8 <HAL_RCC_ClockConfig+0x26c>)
 8005788:	5ccb      	ldrb	r3, [r1, r3]
 800578a:	f003 031f 	and.w	r3, r3, #31
 800578e:	fa22 f303 	lsr.w	r3, r2, r3
 8005792:	4a0a      	ldr	r2, [pc, #40]	@ (80057bc <HAL_RCC_ClockConfig+0x270>)
 8005794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005796:	4b0a      	ldr	r3, [pc, #40]	@ (80057c0 <HAL_RCC_ClockConfig+0x274>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4618      	mov	r0, r3
 800579c:	f7fd f8fa 	bl	8002994 <HAL_InitTick>
 80057a0:	4603      	mov	r3, r0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3718      	adds	r7, #24
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	40022000 	.word	0x40022000
 80057b0:	40021000 	.word	0x40021000
 80057b4:	04c4b400 	.word	0x04c4b400
 80057b8:	0800b428 	.word	0x0800b428
 80057bc:	20000000 	.word	0x20000000
 80057c0:	20000018 	.word	0x20000018

080057c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80057ca:	4b2c      	ldr	r3, [pc, #176]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f003 030c 	and.w	r3, r3, #12
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d102      	bne.n	80057dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80057d6:	4b2a      	ldr	r3, [pc, #168]	@ (8005880 <HAL_RCC_GetSysClockFreq+0xbc>)
 80057d8:	613b      	str	r3, [r7, #16]
 80057da:	e047      	b.n	800586c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80057dc:	4b27      	ldr	r3, [pc, #156]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f003 030c 	and.w	r3, r3, #12
 80057e4:	2b08      	cmp	r3, #8
 80057e6:	d102      	bne.n	80057ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80057e8:	4b26      	ldr	r3, [pc, #152]	@ (8005884 <HAL_RCC_GetSysClockFreq+0xc0>)
 80057ea:	613b      	str	r3, [r7, #16]
 80057ec:	e03e      	b.n	800586c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80057ee:	4b23      	ldr	r3, [pc, #140]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 030c 	and.w	r3, r3, #12
 80057f6:	2b0c      	cmp	r3, #12
 80057f8:	d136      	bne.n	8005868 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057fa:	4b20      	ldr	r3, [pc, #128]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f003 0303 	and.w	r3, r3, #3
 8005802:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005804:	4b1d      	ldr	r3, [pc, #116]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	091b      	lsrs	r3, r3, #4
 800580a:	f003 030f 	and.w	r3, r3, #15
 800580e:	3301      	adds	r3, #1
 8005810:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2b03      	cmp	r3, #3
 8005816:	d10c      	bne.n	8005832 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005818:	4a1a      	ldr	r2, [pc, #104]	@ (8005884 <HAL_RCC_GetSysClockFreq+0xc0>)
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005820:	4a16      	ldr	r2, [pc, #88]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005822:	68d2      	ldr	r2, [r2, #12]
 8005824:	0a12      	lsrs	r2, r2, #8
 8005826:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800582a:	fb02 f303 	mul.w	r3, r2, r3
 800582e:	617b      	str	r3, [r7, #20]
      break;
 8005830:	e00c      	b.n	800584c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005832:	4a13      	ldr	r2, [pc, #76]	@ (8005880 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	fbb2 f3f3 	udiv	r3, r2, r3
 800583a:	4a10      	ldr	r2, [pc, #64]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 800583c:	68d2      	ldr	r2, [r2, #12]
 800583e:	0a12      	lsrs	r2, r2, #8
 8005840:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005844:	fb02 f303 	mul.w	r3, r2, r3
 8005848:	617b      	str	r3, [r7, #20]
      break;
 800584a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800584c:	4b0b      	ldr	r3, [pc, #44]	@ (800587c <HAL_RCC_GetSysClockFreq+0xb8>)
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	0e5b      	lsrs	r3, r3, #25
 8005852:	f003 0303 	and.w	r3, r3, #3
 8005856:	3301      	adds	r3, #1
 8005858:	005b      	lsls	r3, r3, #1
 800585a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800585c:	697a      	ldr	r2, [r7, #20]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	fbb2 f3f3 	udiv	r3, r2, r3
 8005864:	613b      	str	r3, [r7, #16]
 8005866:	e001      	b.n	800586c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005868:	2300      	movs	r3, #0
 800586a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800586c:	693b      	ldr	r3, [r7, #16]
}
 800586e:	4618      	mov	r0, r3
 8005870:	371c      	adds	r7, #28
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40021000 	.word	0x40021000
 8005880:	00f42400 	.word	0x00f42400
 8005884:	016e3600 	.word	0x016e3600

08005888 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005888:	b480      	push	{r7}
 800588a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800588c:	4b03      	ldr	r3, [pc, #12]	@ (800589c <HAL_RCC_GetHCLKFreq+0x14>)
 800588e:	681b      	ldr	r3, [r3, #0]
}
 8005890:	4618      	mov	r0, r3
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	20000000 	.word	0x20000000

080058a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80058a4:	f7ff fff0 	bl	8005888 <HAL_RCC_GetHCLKFreq>
 80058a8:	4602      	mov	r2, r0
 80058aa:	4b06      	ldr	r3, [pc, #24]	@ (80058c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	0a1b      	lsrs	r3, r3, #8
 80058b0:	f003 0307 	and.w	r3, r3, #7
 80058b4:	4904      	ldr	r1, [pc, #16]	@ (80058c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80058b6:	5ccb      	ldrb	r3, [r1, r3]
 80058b8:	f003 031f 	and.w	r3, r3, #31
 80058bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	40021000 	.word	0x40021000
 80058c8:	0800b438 	.word	0x0800b438

080058cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80058d0:	f7ff ffda 	bl	8005888 <HAL_RCC_GetHCLKFreq>
 80058d4:	4602      	mov	r2, r0
 80058d6:	4b06      	ldr	r3, [pc, #24]	@ (80058f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	0adb      	lsrs	r3, r3, #11
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	4904      	ldr	r1, [pc, #16]	@ (80058f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80058e2:	5ccb      	ldrb	r3, [r1, r3]
 80058e4:	f003 031f 	and.w	r3, r3, #31
 80058e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40021000 	.word	0x40021000
 80058f4:	0800b438 	.word	0x0800b438

080058f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b087      	sub	sp, #28
 80058fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	f003 0303 	and.w	r3, r3, #3
 8005906:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005908:	4b1b      	ldr	r3, [pc, #108]	@ (8005978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	091b      	lsrs	r3, r3, #4
 800590e:	f003 030f 	and.w	r3, r3, #15
 8005912:	3301      	adds	r3, #1
 8005914:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	2b03      	cmp	r3, #3
 800591a:	d10c      	bne.n	8005936 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800591c:	4a17      	ldr	r2, [pc, #92]	@ (800597c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	fbb2 f3f3 	udiv	r3, r2, r3
 8005924:	4a14      	ldr	r2, [pc, #80]	@ (8005978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005926:	68d2      	ldr	r2, [r2, #12]
 8005928:	0a12      	lsrs	r2, r2, #8
 800592a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800592e:	fb02 f303 	mul.w	r3, r2, r3
 8005932:	617b      	str	r3, [r7, #20]
    break;
 8005934:	e00c      	b.n	8005950 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005936:	4a12      	ldr	r2, [pc, #72]	@ (8005980 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	fbb2 f3f3 	udiv	r3, r2, r3
 800593e:	4a0e      	ldr	r2, [pc, #56]	@ (8005978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005940:	68d2      	ldr	r2, [r2, #12]
 8005942:	0a12      	lsrs	r2, r2, #8
 8005944:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005948:	fb02 f303 	mul.w	r3, r2, r3
 800594c:	617b      	str	r3, [r7, #20]
    break;
 800594e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005950:	4b09      	ldr	r3, [pc, #36]	@ (8005978 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	0e5b      	lsrs	r3, r3, #25
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	3301      	adds	r3, #1
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005960:	697a      	ldr	r2, [r7, #20]
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	fbb2 f3f3 	udiv	r3, r2, r3
 8005968:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800596a:	687b      	ldr	r3, [r7, #4]
}
 800596c:	4618      	mov	r0, r3
 800596e:	371c      	adds	r7, #28
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr
 8005978:	40021000 	.word	0x40021000
 800597c:	016e3600 	.word	0x016e3600
 8005980:	00f42400 	.word	0x00f42400

08005984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800598c:	2300      	movs	r3, #0
 800598e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005990:	2300      	movs	r3, #0
 8005992:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 8098 	beq.w	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059a2:	2300      	movs	r3, #0
 80059a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059a6:	4b43      	ldr	r3, [pc, #268]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d10d      	bne.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059b2:	4b40      	ldr	r3, [pc, #256]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059b6:	4a3f      	ldr	r2, [pc, #252]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80059be:	4b3d      	ldr	r3, [pc, #244]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059c6:	60bb      	str	r3, [r7, #8]
 80059c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059ca:	2301      	movs	r3, #1
 80059cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059ce:	4b3a      	ldr	r3, [pc, #232]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a39      	ldr	r2, [pc, #228]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059da:	f7fd f827 	bl	8002a2c <HAL_GetTick>
 80059de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059e0:	e009      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059e2:	f7fd f823 	bl	8002a2c <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d902      	bls.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	74fb      	strb	r3, [r7, #19]
        break;
 80059f4:	e005      	b.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059f6:	4b30      	ldr	r3, [pc, #192]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0ef      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005a02:	7cfb      	ldrb	r3, [r7, #19]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d159      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a08:	4b2a      	ldr	r3, [pc, #168]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a12:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d01e      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d019      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a24:	4b23      	ldr	r3, [pc, #140]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a2e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a30:	4b20      	ldr	r3, [pc, #128]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a36:	4a1f      	ldr	r2, [pc, #124]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a40:	4b1c      	ldr	r3, [pc, #112]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a46:	4a1b      	ldr	r2, [pc, #108]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a50:	4a18      	ldr	r2, [pc, #96]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d016      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a62:	f7fc ffe3 	bl	8002a2c <HAL_GetTick>
 8005a66:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a68:	e00b      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a6a:	f7fc ffdf 	bl	8002a2c <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d902      	bls.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	74fb      	strb	r3, [r7, #19]
            break;
 8005a80:	e006      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a82:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a88:	f003 0302 	and.w	r3, r3, #2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d0ec      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005a90:	7cfb      	ldrb	r3, [r7, #19]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10b      	bne.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a96:	4b07      	ldr	r3, [pc, #28]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a9c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aa4:	4903      	ldr	r1, [pc, #12]	@ (8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005aac:	e008      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005aae:	7cfb      	ldrb	r3, [r7, #19]
 8005ab0:	74bb      	strb	r3, [r7, #18]
 8005ab2:	e005      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005ab4:	40021000 	.word	0x40021000
 8005ab8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005abc:	7cfb      	ldrb	r3, [r7, #19]
 8005abe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ac0:	7c7b      	ldrb	r3, [r7, #17]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d105      	bne.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ac6:	4ba7      	ldr	r3, [pc, #668]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aca:	4aa6      	ldr	r2, [pc, #664]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005acc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ad0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00a      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ade:	4ba1      	ldr	r3, [pc, #644]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae4:	f023 0203 	bic.w	r2, r3, #3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	499d      	ldr	r1, [pc, #628]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 0302 	and.w	r3, r3, #2
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d00a      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b00:	4b98      	ldr	r3, [pc, #608]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b06:	f023 020c 	bic.w	r2, r3, #12
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	4995      	ldr	r1, [pc, #596]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0304 	and.w	r3, r3, #4
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00a      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b22:	4b90      	ldr	r3, [pc, #576]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b28:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	498c      	ldr	r1, [pc, #560]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0308 	and.w	r3, r3, #8
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00a      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b44:	4b87      	ldr	r3, [pc, #540]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	4984      	ldr	r1, [pc, #528]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0310 	and.w	r3, r3, #16
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d00a      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b66:	4b7f      	ldr	r3, [pc, #508]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	497b      	ldr	r1, [pc, #492]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0320 	and.w	r3, r3, #32
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00a      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b88:	4b76      	ldr	r3, [pc, #472]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	4973      	ldr	r1, [pc, #460]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d00a      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005baa:	4b6e      	ldr	r3, [pc, #440]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bb0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	496a      	ldr	r1, [pc, #424]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00a      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005bcc:	4b65      	ldr	r3, [pc, #404]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	4962      	ldr	r1, [pc, #392]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00a      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bee:	4b5d      	ldr	r3, [pc, #372]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfc:	4959      	ldr	r1, [pc, #356]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00a      	beq.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005c10:	4b54      	ldr	r3, [pc, #336]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c16:	f023 0203 	bic.w	r2, r3, #3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1e:	4951      	ldr	r1, [pc, #324]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00a      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c32:	4b4c      	ldr	r3, [pc, #304]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c38:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c40:	4948      	ldr	r1, [pc, #288]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d015      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c54:	4b43      	ldr	r3, [pc, #268]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	4940      	ldr	r1, [pc, #256]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c72:	d105      	bne.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c74:	4b3b      	ldr	r3, [pc, #236]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	4a3a      	ldr	r2, [pc, #232]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c7e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d015      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c8c:	4b35      	ldr	r3, [pc, #212]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c92:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c9a:	4932      	ldr	r1, [pc, #200]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ca6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005caa:	d105      	bne.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cac:	4b2d      	ldr	r3, [pc, #180]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	4a2c      	ldr	r2, [pc, #176]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cb6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d015      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005cc4:	4b27      	ldr	r3, [pc, #156]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd2:	4924      	ldr	r1, [pc, #144]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ce2:	d105      	bne.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ce4:	4b1f      	ldr	r3, [pc, #124]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	4a1e      	ldr	r2, [pc, #120]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d015      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005cfc:	4b19      	ldr	r3, [pc, #100]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d0a:	4916      	ldr	r1, [pc, #88]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d1a:	d105      	bne.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d1c:	4b11      	ldr	r3, [pc, #68]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	4a10      	ldr	r2, [pc, #64]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d26:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d019      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d34:	4b0b      	ldr	r3, [pc, #44]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d3a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d42:	4908      	ldr	r1, [pc, #32]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d52:	d109      	bne.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d54:	4b03      	ldr	r3, [pc, #12]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	4a02      	ldr	r2, [pc, #8]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d5e:	60d3      	str	r3, [r2, #12]
 8005d60:	e002      	b.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005d62:	bf00      	nop
 8005d64:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d015      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005d74:	4b29      	ldr	r3, [pc, #164]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d7a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d82:	4926      	ldr	r1, [pc, #152]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d92:	d105      	bne.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d94:	4b21      	ldr	r3, [pc, #132]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	4a20      	ldr	r2, [pc, #128]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005d9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d9e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d015      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005dac:	4b1b      	ldr	r3, [pc, #108]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005db2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dba:	4918      	ldr	r1, [pc, #96]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dca:	d105      	bne.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005dcc:	4b13      	ldr	r3, [pc, #76]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	4a12      	ldr	r2, [pc, #72]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dd6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d015      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005de4:	4b0d      	ldr	r3, [pc, #52]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005de6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df2:	490a      	ldr	r1, [pc, #40]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e02:	d105      	bne.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e04:	4b05      	ldr	r3, [pc, #20]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	4a04      	ldr	r2, [pc, #16]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005e0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e0e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005e10:	7cbb      	ldrb	r3, [r7, #18]
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3718      	adds	r7, #24
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	40021000 	.word	0x40021000

08005e20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e042      	b.n	8005eb8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d106      	bne.n	8005e4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 f83b 	bl	8005ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2224      	movs	r2, #36	@ 0x24
 8005e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 0201 	bic.w	r2, r2, #1
 8005e60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d002      	beq.n	8005e70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fbbc 	bl	80065e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f000 f8bd 	bl	8005ff0 <UART_SetConfig>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e01b      	b.n	8005eb8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fc3b 	bl	800672c <UART_CheckIdleState>
 8005eb6:	4603      	mov	r3, r0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b08a      	sub	sp, #40	@ 0x28
 8005ed8:	af02      	add	r7, sp, #8
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	603b      	str	r3, [r7, #0]
 8005ee0:	4613      	mov	r3, r2
 8005ee2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eea:	2b20      	cmp	r3, #32
 8005eec:	d17b      	bne.n	8005fe6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d002      	beq.n	8005efa <HAL_UART_Transmit+0x26>
 8005ef4:	88fb      	ldrh	r3, [r7, #6]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d101      	bne.n	8005efe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e074      	b.n	8005fe8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2221      	movs	r2, #33	@ 0x21
 8005f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f0e:	f7fc fd8d 	bl	8002a2c <HAL_GetTick>
 8005f12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	88fa      	ldrh	r2, [r7, #6]
 8005f18:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	88fa      	ldrh	r2, [r7, #6]
 8005f20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f2c:	d108      	bne.n	8005f40 <HAL_UART_Transmit+0x6c>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d104      	bne.n	8005f40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	61bb      	str	r3, [r7, #24]
 8005f3e:	e003      	b.n	8005f48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f44:	2300      	movs	r3, #0
 8005f46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f48:	e030      	b.n	8005fac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	9300      	str	r3, [sp, #0]
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	2200      	movs	r2, #0
 8005f52:	2180      	movs	r1, #128	@ 0x80
 8005f54:	68f8      	ldr	r0, [r7, #12]
 8005f56:	f000 fc93 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d005      	beq.n	8005f6c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2220      	movs	r2, #32
 8005f64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e03d      	b.n	8005fe8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d10b      	bne.n	8005f8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	881b      	ldrh	r3, [r3, #0]
 8005f76:	461a      	mov	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f80:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	3302      	adds	r3, #2
 8005f86:	61bb      	str	r3, [r7, #24]
 8005f88:	e007      	b.n	8005f9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	781a      	ldrb	r2, [r3, #0]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	3301      	adds	r3, #1
 8005f98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1c8      	bne.n	8005f4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	9300      	str	r3, [sp, #0]
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	2140      	movs	r1, #64	@ 0x40
 8005fc2:	68f8      	ldr	r0, [r7, #12]
 8005fc4:	f000 fc5c 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d005      	beq.n	8005fda <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2220      	movs	r2, #32
 8005fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e006      	b.n	8005fe8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	e000      	b.n	8005fe8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005fe6:	2302      	movs	r3, #2
  }
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3720      	adds	r7, #32
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ff0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ff4:	b08c      	sub	sp, #48	@ 0x30
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	689a      	ldr	r2, [r3, #8]
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	431a      	orrs	r2, r3
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	431a      	orrs	r2, r3
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	4313      	orrs	r3, r2
 8006016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	4baa      	ldr	r3, [pc, #680]	@ (80062c8 <UART_SetConfig+0x2d8>)
 8006020:	4013      	ands	r3, r2
 8006022:	697a      	ldr	r2, [r7, #20]
 8006024:	6812      	ldr	r2, [r2, #0]
 8006026:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006028:	430b      	orrs	r3, r1
 800602a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	68da      	ldr	r2, [r3, #12]
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	699b      	ldr	r3, [r3, #24]
 8006046:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a9f      	ldr	r2, [pc, #636]	@ (80062cc <UART_SetConfig+0x2dc>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d004      	beq.n	800605c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006058:	4313      	orrs	r3, r2
 800605a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006066:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	6812      	ldr	r2, [r2, #0]
 800606e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006070:	430b      	orrs	r3, r1
 8006072:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607a:	f023 010f 	bic.w	r1, r3, #15
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	430a      	orrs	r2, r1
 8006088:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a90      	ldr	r2, [pc, #576]	@ (80062d0 <UART_SetConfig+0x2e0>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d125      	bne.n	80060e0 <UART_SetConfig+0xf0>
 8006094:	4b8f      	ldr	r3, [pc, #572]	@ (80062d4 <UART_SetConfig+0x2e4>)
 8006096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800609a:	f003 0303 	and.w	r3, r3, #3
 800609e:	2b03      	cmp	r3, #3
 80060a0:	d81a      	bhi.n	80060d8 <UART_SetConfig+0xe8>
 80060a2:	a201      	add	r2, pc, #4	@ (adr r2, 80060a8 <UART_SetConfig+0xb8>)
 80060a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a8:	080060b9 	.word	0x080060b9
 80060ac:	080060c9 	.word	0x080060c9
 80060b0:	080060c1 	.word	0x080060c1
 80060b4:	080060d1 	.word	0x080060d1
 80060b8:	2301      	movs	r3, #1
 80060ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060be:	e116      	b.n	80062ee <UART_SetConfig+0x2fe>
 80060c0:	2302      	movs	r3, #2
 80060c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060c6:	e112      	b.n	80062ee <UART_SetConfig+0x2fe>
 80060c8:	2304      	movs	r3, #4
 80060ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ce:	e10e      	b.n	80062ee <UART_SetConfig+0x2fe>
 80060d0:	2308      	movs	r3, #8
 80060d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060d6:	e10a      	b.n	80062ee <UART_SetConfig+0x2fe>
 80060d8:	2310      	movs	r3, #16
 80060da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060de:	e106      	b.n	80062ee <UART_SetConfig+0x2fe>
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a7c      	ldr	r2, [pc, #496]	@ (80062d8 <UART_SetConfig+0x2e8>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d138      	bne.n	800615c <UART_SetConfig+0x16c>
 80060ea:	4b7a      	ldr	r3, [pc, #488]	@ (80062d4 <UART_SetConfig+0x2e4>)
 80060ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060f0:	f003 030c 	and.w	r3, r3, #12
 80060f4:	2b0c      	cmp	r3, #12
 80060f6:	d82d      	bhi.n	8006154 <UART_SetConfig+0x164>
 80060f8:	a201      	add	r2, pc, #4	@ (adr r2, 8006100 <UART_SetConfig+0x110>)
 80060fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fe:	bf00      	nop
 8006100:	08006135 	.word	0x08006135
 8006104:	08006155 	.word	0x08006155
 8006108:	08006155 	.word	0x08006155
 800610c:	08006155 	.word	0x08006155
 8006110:	08006145 	.word	0x08006145
 8006114:	08006155 	.word	0x08006155
 8006118:	08006155 	.word	0x08006155
 800611c:	08006155 	.word	0x08006155
 8006120:	0800613d 	.word	0x0800613d
 8006124:	08006155 	.word	0x08006155
 8006128:	08006155 	.word	0x08006155
 800612c:	08006155 	.word	0x08006155
 8006130:	0800614d 	.word	0x0800614d
 8006134:	2300      	movs	r3, #0
 8006136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800613a:	e0d8      	b.n	80062ee <UART_SetConfig+0x2fe>
 800613c:	2302      	movs	r3, #2
 800613e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006142:	e0d4      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006144:	2304      	movs	r3, #4
 8006146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800614a:	e0d0      	b.n	80062ee <UART_SetConfig+0x2fe>
 800614c:	2308      	movs	r3, #8
 800614e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006152:	e0cc      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006154:	2310      	movs	r3, #16
 8006156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800615a:	e0c8      	b.n	80062ee <UART_SetConfig+0x2fe>
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a5e      	ldr	r2, [pc, #376]	@ (80062dc <UART_SetConfig+0x2ec>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d125      	bne.n	80061b2 <UART_SetConfig+0x1c2>
 8006166:	4b5b      	ldr	r3, [pc, #364]	@ (80062d4 <UART_SetConfig+0x2e4>)
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006170:	2b30      	cmp	r3, #48	@ 0x30
 8006172:	d016      	beq.n	80061a2 <UART_SetConfig+0x1b2>
 8006174:	2b30      	cmp	r3, #48	@ 0x30
 8006176:	d818      	bhi.n	80061aa <UART_SetConfig+0x1ba>
 8006178:	2b20      	cmp	r3, #32
 800617a:	d00a      	beq.n	8006192 <UART_SetConfig+0x1a2>
 800617c:	2b20      	cmp	r3, #32
 800617e:	d814      	bhi.n	80061aa <UART_SetConfig+0x1ba>
 8006180:	2b00      	cmp	r3, #0
 8006182:	d002      	beq.n	800618a <UART_SetConfig+0x19a>
 8006184:	2b10      	cmp	r3, #16
 8006186:	d008      	beq.n	800619a <UART_SetConfig+0x1aa>
 8006188:	e00f      	b.n	80061aa <UART_SetConfig+0x1ba>
 800618a:	2300      	movs	r3, #0
 800618c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006190:	e0ad      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006192:	2302      	movs	r3, #2
 8006194:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006198:	e0a9      	b.n	80062ee <UART_SetConfig+0x2fe>
 800619a:	2304      	movs	r3, #4
 800619c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061a0:	e0a5      	b.n	80062ee <UART_SetConfig+0x2fe>
 80061a2:	2308      	movs	r3, #8
 80061a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061a8:	e0a1      	b.n	80062ee <UART_SetConfig+0x2fe>
 80061aa:	2310      	movs	r3, #16
 80061ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061b0:	e09d      	b.n	80062ee <UART_SetConfig+0x2fe>
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a4a      	ldr	r2, [pc, #296]	@ (80062e0 <UART_SetConfig+0x2f0>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d125      	bne.n	8006208 <UART_SetConfig+0x218>
 80061bc:	4b45      	ldr	r3, [pc, #276]	@ (80062d4 <UART_SetConfig+0x2e4>)
 80061be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80061c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80061c8:	d016      	beq.n	80061f8 <UART_SetConfig+0x208>
 80061ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80061cc:	d818      	bhi.n	8006200 <UART_SetConfig+0x210>
 80061ce:	2b80      	cmp	r3, #128	@ 0x80
 80061d0:	d00a      	beq.n	80061e8 <UART_SetConfig+0x1f8>
 80061d2:	2b80      	cmp	r3, #128	@ 0x80
 80061d4:	d814      	bhi.n	8006200 <UART_SetConfig+0x210>
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d002      	beq.n	80061e0 <UART_SetConfig+0x1f0>
 80061da:	2b40      	cmp	r3, #64	@ 0x40
 80061dc:	d008      	beq.n	80061f0 <UART_SetConfig+0x200>
 80061de:	e00f      	b.n	8006200 <UART_SetConfig+0x210>
 80061e0:	2300      	movs	r3, #0
 80061e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061e6:	e082      	b.n	80062ee <UART_SetConfig+0x2fe>
 80061e8:	2302      	movs	r3, #2
 80061ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ee:	e07e      	b.n	80062ee <UART_SetConfig+0x2fe>
 80061f0:	2304      	movs	r3, #4
 80061f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061f6:	e07a      	b.n	80062ee <UART_SetConfig+0x2fe>
 80061f8:	2308      	movs	r3, #8
 80061fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061fe:	e076      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006200:	2310      	movs	r3, #16
 8006202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006206:	e072      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a35      	ldr	r2, [pc, #212]	@ (80062e4 <UART_SetConfig+0x2f4>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d12a      	bne.n	8006268 <UART_SetConfig+0x278>
 8006212:	4b30      	ldr	r3, [pc, #192]	@ (80062d4 <UART_SetConfig+0x2e4>)
 8006214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006218:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800621c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006220:	d01a      	beq.n	8006258 <UART_SetConfig+0x268>
 8006222:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006226:	d81b      	bhi.n	8006260 <UART_SetConfig+0x270>
 8006228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800622c:	d00c      	beq.n	8006248 <UART_SetConfig+0x258>
 800622e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006232:	d815      	bhi.n	8006260 <UART_SetConfig+0x270>
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <UART_SetConfig+0x250>
 8006238:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800623c:	d008      	beq.n	8006250 <UART_SetConfig+0x260>
 800623e:	e00f      	b.n	8006260 <UART_SetConfig+0x270>
 8006240:	2300      	movs	r3, #0
 8006242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006246:	e052      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006248:	2302      	movs	r3, #2
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800624e:	e04e      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006250:	2304      	movs	r3, #4
 8006252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006256:	e04a      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006258:	2308      	movs	r3, #8
 800625a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800625e:	e046      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006260:	2310      	movs	r3, #16
 8006262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006266:	e042      	b.n	80062ee <UART_SetConfig+0x2fe>
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a17      	ldr	r2, [pc, #92]	@ (80062cc <UART_SetConfig+0x2dc>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d13a      	bne.n	80062e8 <UART_SetConfig+0x2f8>
 8006272:	4b18      	ldr	r3, [pc, #96]	@ (80062d4 <UART_SetConfig+0x2e4>)
 8006274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006278:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800627c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006280:	d01a      	beq.n	80062b8 <UART_SetConfig+0x2c8>
 8006282:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006286:	d81b      	bhi.n	80062c0 <UART_SetConfig+0x2d0>
 8006288:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800628c:	d00c      	beq.n	80062a8 <UART_SetConfig+0x2b8>
 800628e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006292:	d815      	bhi.n	80062c0 <UART_SetConfig+0x2d0>
 8006294:	2b00      	cmp	r3, #0
 8006296:	d003      	beq.n	80062a0 <UART_SetConfig+0x2b0>
 8006298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800629c:	d008      	beq.n	80062b0 <UART_SetConfig+0x2c0>
 800629e:	e00f      	b.n	80062c0 <UART_SetConfig+0x2d0>
 80062a0:	2300      	movs	r3, #0
 80062a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062a6:	e022      	b.n	80062ee <UART_SetConfig+0x2fe>
 80062a8:	2302      	movs	r3, #2
 80062aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ae:	e01e      	b.n	80062ee <UART_SetConfig+0x2fe>
 80062b0:	2304      	movs	r3, #4
 80062b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062b6:	e01a      	b.n	80062ee <UART_SetConfig+0x2fe>
 80062b8:	2308      	movs	r3, #8
 80062ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062be:	e016      	b.n	80062ee <UART_SetConfig+0x2fe>
 80062c0:	2310      	movs	r3, #16
 80062c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062c6:	e012      	b.n	80062ee <UART_SetConfig+0x2fe>
 80062c8:	cfff69f3 	.word	0xcfff69f3
 80062cc:	40008000 	.word	0x40008000
 80062d0:	40013800 	.word	0x40013800
 80062d4:	40021000 	.word	0x40021000
 80062d8:	40004400 	.word	0x40004400
 80062dc:	40004800 	.word	0x40004800
 80062e0:	40004c00 	.word	0x40004c00
 80062e4:	40005000 	.word	0x40005000
 80062e8:	2310      	movs	r3, #16
 80062ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4aae      	ldr	r2, [pc, #696]	@ (80065ac <UART_SetConfig+0x5bc>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	f040 8097 	bne.w	8006428 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062fe:	2b08      	cmp	r3, #8
 8006300:	d823      	bhi.n	800634a <UART_SetConfig+0x35a>
 8006302:	a201      	add	r2, pc, #4	@ (adr r2, 8006308 <UART_SetConfig+0x318>)
 8006304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006308:	0800632d 	.word	0x0800632d
 800630c:	0800634b 	.word	0x0800634b
 8006310:	08006335 	.word	0x08006335
 8006314:	0800634b 	.word	0x0800634b
 8006318:	0800633b 	.word	0x0800633b
 800631c:	0800634b 	.word	0x0800634b
 8006320:	0800634b 	.word	0x0800634b
 8006324:	0800634b 	.word	0x0800634b
 8006328:	08006343 	.word	0x08006343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800632c:	f7ff fab8 	bl	80058a0 <HAL_RCC_GetPCLK1Freq>
 8006330:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006332:	e010      	b.n	8006356 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006334:	4b9e      	ldr	r3, [pc, #632]	@ (80065b0 <UART_SetConfig+0x5c0>)
 8006336:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006338:	e00d      	b.n	8006356 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800633a:	f7ff fa43 	bl	80057c4 <HAL_RCC_GetSysClockFreq>
 800633e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006340:	e009      	b.n	8006356 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006346:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006348:	e005      	b.n	8006356 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006354:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006358:	2b00      	cmp	r3, #0
 800635a:	f000 8130 	beq.w	80065be <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006362:	4a94      	ldr	r2, [pc, #592]	@ (80065b4 <UART_SetConfig+0x5c4>)
 8006364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006368:	461a      	mov	r2, r3
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006370:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	685a      	ldr	r2, [r3, #4]
 8006376:	4613      	mov	r3, r2
 8006378:	005b      	lsls	r3, r3, #1
 800637a:	4413      	add	r3, r2
 800637c:	69ba      	ldr	r2, [r7, #24]
 800637e:	429a      	cmp	r2, r3
 8006380:	d305      	bcc.n	800638e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006388:	69ba      	ldr	r2, [r7, #24]
 800638a:	429a      	cmp	r2, r3
 800638c:	d903      	bls.n	8006396 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006394:	e113      	b.n	80065be <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006398:	2200      	movs	r2, #0
 800639a:	60bb      	str	r3, [r7, #8]
 800639c:	60fa      	str	r2, [r7, #12]
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a2:	4a84      	ldr	r2, [pc, #528]	@ (80065b4 <UART_SetConfig+0x5c4>)
 80063a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	2200      	movs	r2, #0
 80063ac:	603b      	str	r3, [r7, #0]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80063b8:	f7fa fc8e 	bl	8000cd8 <__aeabi_uldivmod>
 80063bc:	4602      	mov	r2, r0
 80063be:	460b      	mov	r3, r1
 80063c0:	4610      	mov	r0, r2
 80063c2:	4619      	mov	r1, r3
 80063c4:	f04f 0200 	mov.w	r2, #0
 80063c8:	f04f 0300 	mov.w	r3, #0
 80063cc:	020b      	lsls	r3, r1, #8
 80063ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80063d2:	0202      	lsls	r2, r0, #8
 80063d4:	6979      	ldr	r1, [r7, #20]
 80063d6:	6849      	ldr	r1, [r1, #4]
 80063d8:	0849      	lsrs	r1, r1, #1
 80063da:	2000      	movs	r0, #0
 80063dc:	460c      	mov	r4, r1
 80063de:	4605      	mov	r5, r0
 80063e0:	eb12 0804 	adds.w	r8, r2, r4
 80063e4:	eb43 0905 	adc.w	r9, r3, r5
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	469a      	mov	sl, r3
 80063f0:	4693      	mov	fp, r2
 80063f2:	4652      	mov	r2, sl
 80063f4:	465b      	mov	r3, fp
 80063f6:	4640      	mov	r0, r8
 80063f8:	4649      	mov	r1, r9
 80063fa:	f7fa fc6d 	bl	8000cd8 <__aeabi_uldivmod>
 80063fe:	4602      	mov	r2, r0
 8006400:	460b      	mov	r3, r1
 8006402:	4613      	mov	r3, r2
 8006404:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006406:	6a3b      	ldr	r3, [r7, #32]
 8006408:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800640c:	d308      	bcc.n	8006420 <UART_SetConfig+0x430>
 800640e:	6a3b      	ldr	r3, [r7, #32]
 8006410:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006414:	d204      	bcs.n	8006420 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6a3a      	ldr	r2, [r7, #32]
 800641c:	60da      	str	r2, [r3, #12]
 800641e:	e0ce      	b.n	80065be <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006426:	e0ca      	b.n	80065be <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	69db      	ldr	r3, [r3, #28]
 800642c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006430:	d166      	bne.n	8006500 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006432:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006436:	2b08      	cmp	r3, #8
 8006438:	d827      	bhi.n	800648a <UART_SetConfig+0x49a>
 800643a:	a201      	add	r2, pc, #4	@ (adr r2, 8006440 <UART_SetConfig+0x450>)
 800643c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006440:	08006465 	.word	0x08006465
 8006444:	0800646d 	.word	0x0800646d
 8006448:	08006475 	.word	0x08006475
 800644c:	0800648b 	.word	0x0800648b
 8006450:	0800647b 	.word	0x0800647b
 8006454:	0800648b 	.word	0x0800648b
 8006458:	0800648b 	.word	0x0800648b
 800645c:	0800648b 	.word	0x0800648b
 8006460:	08006483 	.word	0x08006483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006464:	f7ff fa1c 	bl	80058a0 <HAL_RCC_GetPCLK1Freq>
 8006468:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800646a:	e014      	b.n	8006496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800646c:	f7ff fa2e 	bl	80058cc <HAL_RCC_GetPCLK2Freq>
 8006470:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006472:	e010      	b.n	8006496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006474:	4b4e      	ldr	r3, [pc, #312]	@ (80065b0 <UART_SetConfig+0x5c0>)
 8006476:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006478:	e00d      	b.n	8006496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800647a:	f7ff f9a3 	bl	80057c4 <HAL_RCC_GetSysClockFreq>
 800647e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006480:	e009      	b.n	8006496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006486:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006488:	e005      	b.n	8006496 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800648a:	2300      	movs	r3, #0
 800648c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006494:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 8090 	beq.w	80065be <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a2:	4a44      	ldr	r2, [pc, #272]	@ (80065b4 <UART_SetConfig+0x5c4>)
 80064a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064a8:	461a      	mov	r2, r3
 80064aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80064b0:	005a      	lsls	r2, r3, #1
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	085b      	lsrs	r3, r3, #1
 80064b8:	441a      	add	r2, r3
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c4:	6a3b      	ldr	r3, [r7, #32]
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d916      	bls.n	80064f8 <UART_SetConfig+0x508>
 80064ca:	6a3b      	ldr	r3, [r7, #32]
 80064cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064d0:	d212      	bcs.n	80064f8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064d2:	6a3b      	ldr	r3, [r7, #32]
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f023 030f 	bic.w	r3, r3, #15
 80064da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064dc:	6a3b      	ldr	r3, [r7, #32]
 80064de:	085b      	lsrs	r3, r3, #1
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	8bfb      	ldrh	r3, [r7, #30]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	8bfa      	ldrh	r2, [r7, #30]
 80064f4:	60da      	str	r2, [r3, #12]
 80064f6:	e062      	b.n	80065be <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80064fe:	e05e      	b.n	80065be <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006500:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006504:	2b08      	cmp	r3, #8
 8006506:	d828      	bhi.n	800655a <UART_SetConfig+0x56a>
 8006508:	a201      	add	r2, pc, #4	@ (adr r2, 8006510 <UART_SetConfig+0x520>)
 800650a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650e:	bf00      	nop
 8006510:	08006535 	.word	0x08006535
 8006514:	0800653d 	.word	0x0800653d
 8006518:	08006545 	.word	0x08006545
 800651c:	0800655b 	.word	0x0800655b
 8006520:	0800654b 	.word	0x0800654b
 8006524:	0800655b 	.word	0x0800655b
 8006528:	0800655b 	.word	0x0800655b
 800652c:	0800655b 	.word	0x0800655b
 8006530:	08006553 	.word	0x08006553
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006534:	f7ff f9b4 	bl	80058a0 <HAL_RCC_GetPCLK1Freq>
 8006538:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800653a:	e014      	b.n	8006566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800653c:	f7ff f9c6 	bl	80058cc <HAL_RCC_GetPCLK2Freq>
 8006540:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006542:	e010      	b.n	8006566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006544:	4b1a      	ldr	r3, [pc, #104]	@ (80065b0 <UART_SetConfig+0x5c0>)
 8006546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006548:	e00d      	b.n	8006566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800654a:	f7ff f93b 	bl	80057c4 <HAL_RCC_GetSysClockFreq>
 800654e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006550:	e009      	b.n	8006566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006556:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006558:	e005      	b.n	8006566 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006564:	bf00      	nop
    }

    if (pclk != 0U)
 8006566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006568:	2b00      	cmp	r3, #0
 800656a:	d028      	beq.n	80065be <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006570:	4a10      	ldr	r2, [pc, #64]	@ (80065b4 <UART_SetConfig+0x5c4>)
 8006572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006576:	461a      	mov	r2, r3
 8006578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657a:	fbb3 f2f2 	udiv	r2, r3, r2
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	085b      	lsrs	r3, r3, #1
 8006584:	441a      	add	r2, r3
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	fbb2 f3f3 	udiv	r3, r2, r3
 800658e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006590:	6a3b      	ldr	r3, [r7, #32]
 8006592:	2b0f      	cmp	r3, #15
 8006594:	d910      	bls.n	80065b8 <UART_SetConfig+0x5c8>
 8006596:	6a3b      	ldr	r3, [r7, #32]
 8006598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800659c:	d20c      	bcs.n	80065b8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800659e:	6a3b      	ldr	r3, [r7, #32]
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	60da      	str	r2, [r3, #12]
 80065a8:	e009      	b.n	80065be <UART_SetConfig+0x5ce>
 80065aa:	bf00      	nop
 80065ac:	40008000 	.word	0x40008000
 80065b0:	00f42400 	.word	0x00f42400
 80065b4:	0800b454 	.word	0x0800b454
      }
      else
      {
        ret = HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	2200      	movs	r2, #0
 80065d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	2200      	movs	r2, #0
 80065d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80065da:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3730      	adds	r7, #48	@ 0x30
 80065e2:	46bd      	mov	sp, r7
 80065e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080065e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f4:	f003 0308 	and.w	r3, r3, #8
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00a      	beq.n	8006612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	430a      	orrs	r2, r1
 8006610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00a      	beq.n	8006634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006638:	f003 0302 	and.w	r3, r3, #2
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00a      	beq.n	8006656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800665a:	f003 0304 	and.w	r3, r3, #4
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00a      	beq.n	8006678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	430a      	orrs	r2, r1
 8006676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00a      	beq.n	800669a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	430a      	orrs	r2, r1
 8006698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800669e:	f003 0320 	and.w	r3, r3, #32
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d00a      	beq.n	80066bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d01a      	beq.n	80066fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	430a      	orrs	r2, r1
 80066dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066e6:	d10a      	bne.n	80066fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	430a      	orrs	r2, r1
 80066fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00a      	beq.n	8006720 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	430a      	orrs	r2, r1
 800671e:	605a      	str	r2, [r3, #4]
  }
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b098      	sub	sp, #96	@ 0x60
 8006730:	af02      	add	r7, sp, #8
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800673c:	f7fc f976 	bl	8002a2c <HAL_GetTick>
 8006740:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f003 0308 	and.w	r3, r3, #8
 800674c:	2b08      	cmp	r3, #8
 800674e:	d12f      	bne.n	80067b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006750:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006754:	9300      	str	r3, [sp, #0]
 8006756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006758:	2200      	movs	r2, #0
 800675a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f88e 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 8006764:	4603      	mov	r3, r0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d022      	beq.n	80067b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006772:	e853 3f00 	ldrex	r3, [r3]
 8006776:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800677e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	461a      	mov	r2, r3
 8006786:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006788:	647b      	str	r3, [r7, #68]	@ 0x44
 800678a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800678e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006790:	e841 2300 	strex	r3, r2, [r1]
 8006794:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1e6      	bne.n	800676a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2220      	movs	r2, #32
 80067a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e063      	b.n	8006878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0304 	and.w	r3, r3, #4
 80067ba:	2b04      	cmp	r3, #4
 80067bc:	d149      	bne.n	8006852 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067c6:	2200      	movs	r2, #0
 80067c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f857 	bl	8006880 <UART_WaitOnFlagUntilTimeout>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d03c      	beq.n	8006852 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e0:	e853 3f00 	ldrex	r3, [r3]
 80067e4:	623b      	str	r3, [r7, #32]
   return(result);
 80067e6:	6a3b      	ldr	r3, [r7, #32]
 80067e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	461a      	mov	r2, r3
 80067f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80067f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067fe:	e841 2300 	strex	r3, r2, [r1]
 8006802:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1e6      	bne.n	80067d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3308      	adds	r3, #8
 8006810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	60fb      	str	r3, [r7, #12]
   return(result);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f023 0301 	bic.w	r3, r3, #1
 8006820:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	3308      	adds	r3, #8
 8006828:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800682a:	61fa      	str	r2, [r7, #28]
 800682c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682e:	69b9      	ldr	r1, [r7, #24]
 8006830:	69fa      	ldr	r2, [r7, #28]
 8006832:	e841 2300 	strex	r3, r2, [r1]
 8006836:	617b      	str	r3, [r7, #20]
   return(result);
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e5      	bne.n	800680a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2220      	movs	r2, #32
 8006842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e012      	b.n	8006878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2220      	movs	r2, #32
 8006856:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2220      	movs	r2, #32
 800685e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006876:	2300      	movs	r3, #0
}
 8006878:	4618      	mov	r0, r3
 800687a:	3758      	adds	r7, #88	@ 0x58
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	603b      	str	r3, [r7, #0]
 800688c:	4613      	mov	r3, r2
 800688e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006890:	e04f      	b.n	8006932 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d04b      	beq.n	8006932 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800689a:	f7fc f8c7 	bl	8002a2c <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	69ba      	ldr	r2, [r7, #24]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d302      	bcc.n	80068b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d101      	bne.n	80068b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	e04e      	b.n	8006952 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 0304 	and.w	r3, r3, #4
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d037      	beq.n	8006932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	2b80      	cmp	r3, #128	@ 0x80
 80068c6:	d034      	beq.n	8006932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	2b40      	cmp	r3, #64	@ 0x40
 80068cc:	d031      	beq.n	8006932 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69db      	ldr	r3, [r3, #28]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b08      	cmp	r3, #8
 80068da:	d110      	bne.n	80068fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2208      	movs	r2, #8
 80068e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f000 f838 	bl	800695a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2208      	movs	r2, #8
 80068ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e029      	b.n	8006952 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800690c:	d111      	bne.n	8006932 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006916:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 f81e 	bl	800695a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2220      	movs	r2, #32
 8006922:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e00f      	b.n	8006952 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69da      	ldr	r2, [r3, #28]
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	4013      	ands	r3, r2
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	429a      	cmp	r2, r3
 8006940:	bf0c      	ite	eq
 8006942:	2301      	moveq	r3, #1
 8006944:	2300      	movne	r3, #0
 8006946:	b2db      	uxtb	r3, r3
 8006948:	461a      	mov	r2, r3
 800694a:	79fb      	ldrb	r3, [r7, #7]
 800694c:	429a      	cmp	r2, r3
 800694e:	d0a0      	beq.n	8006892 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3710      	adds	r7, #16
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800695a:	b480      	push	{r7}
 800695c:	b095      	sub	sp, #84	@ 0x54
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800696a:	e853 3f00 	ldrex	r3, [r3]
 800696e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006972:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006976:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	461a      	mov	r2, r3
 800697e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006980:	643b      	str	r3, [r7, #64]	@ 0x40
 8006982:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006984:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006986:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006988:	e841 2300 	strex	r3, r2, [r1]
 800698c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800698e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1e6      	bne.n	8006962 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	3308      	adds	r3, #8
 800699a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	e853 3f00 	ldrex	r3, [r3]
 80069a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069aa:	f023 0301 	bic.w	r3, r3, #1
 80069ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	3308      	adds	r3, #8
 80069b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069c0:	e841 2300 	strex	r3, r2, [r1]
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1e3      	bne.n	8006994 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d118      	bne.n	8006a06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	e853 3f00 	ldrex	r3, [r3]
 80069e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	f023 0310 	bic.w	r3, r3, #16
 80069e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	461a      	mov	r2, r3
 80069f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069f2:	61bb      	str	r3, [r7, #24]
 80069f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f6:	6979      	ldr	r1, [r7, #20]
 80069f8:	69ba      	ldr	r2, [r7, #24]
 80069fa:	e841 2300 	strex	r3, r2, [r1]
 80069fe:	613b      	str	r3, [r7, #16]
   return(result);
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1e6      	bne.n	80069d4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2220      	movs	r2, #32
 8006a0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006a1a:	bf00      	nop
 8006a1c:	3754      	adds	r7, #84	@ 0x54
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr
	...

08006a28 <lrintf>:
 8006a28:	ee10 3a10 	vmov	r3, s0
 8006a2c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006a30:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 8006a34:	281e      	cmp	r0, #30
 8006a36:	b082      	sub	sp, #8
 8006a38:	dc2c      	bgt.n	8006a94 <lrintf+0x6c>
 8006a3a:	2816      	cmp	r0, #22
 8006a3c:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8006a40:	dd09      	ble.n	8006a56 <lrintf+0x2e>
 8006a42:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006a46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a4a:	3a96      	subs	r2, #150	@ 0x96
 8006a4c:	fa03 f002 	lsl.w	r0, r3, r2
 8006a50:	b321      	cbz	r1, 8006a9c <lrintf+0x74>
 8006a52:	4240      	negs	r0, r0
 8006a54:	e022      	b.n	8006a9c <lrintf+0x74>
 8006a56:	4b13      	ldr	r3, [pc, #76]	@ (8006aa4 <lrintf+0x7c>)
 8006a58:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006a5c:	ed93 7a00 	vldr	s14, [r3]
 8006a60:	ee37 0a00 	vadd.f32	s0, s14, s0
 8006a64:	ed8d 0a01 	vstr	s0, [sp, #4]
 8006a68:	eddd 7a01 	vldr	s15, [sp, #4]
 8006a6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a70:	ee17 3a90 	vmov	r3, s15
 8006a74:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8006a78:	d010      	beq.n	8006a9c <lrintf+0x74>
 8006a7a:	f3c3 50c7 	ubfx	r0, r3, #23, #8
 8006a7e:	387f      	subs	r0, #127	@ 0x7f
 8006a80:	d40e      	bmi.n	8006aa0 <lrintf+0x78>
 8006a82:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006a86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a8a:	f1c0 0017 	rsb	r0, r0, #23
 8006a8e:	fa23 f000 	lsr.w	r0, r3, r0
 8006a92:	e7dd      	b.n	8006a50 <lrintf+0x28>
 8006a94:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006a98:	ee17 0a90 	vmov	r0, s15
 8006a9c:	b002      	add	sp, #8
 8006a9e:	4770      	bx	lr
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	e7d5      	b.n	8006a50 <lrintf+0x28>
 8006aa4:	0800b46c 	.word	0x0800b46c

08006aa8 <__cvt>:
 8006aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aac:	ec57 6b10 	vmov	r6, r7, d0
 8006ab0:	2f00      	cmp	r7, #0
 8006ab2:	460c      	mov	r4, r1
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	463b      	mov	r3, r7
 8006ab8:	bfbb      	ittet	lt
 8006aba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006abe:	461f      	movlt	r7, r3
 8006ac0:	2300      	movge	r3, #0
 8006ac2:	232d      	movlt	r3, #45	@ 0x2d
 8006ac4:	700b      	strb	r3, [r1, #0]
 8006ac6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ac8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006acc:	4691      	mov	r9, r2
 8006ace:	f023 0820 	bic.w	r8, r3, #32
 8006ad2:	bfbc      	itt	lt
 8006ad4:	4632      	movlt	r2, r6
 8006ad6:	4616      	movlt	r6, r2
 8006ad8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006adc:	d005      	beq.n	8006aea <__cvt+0x42>
 8006ade:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006ae2:	d100      	bne.n	8006ae6 <__cvt+0x3e>
 8006ae4:	3401      	adds	r4, #1
 8006ae6:	2102      	movs	r1, #2
 8006ae8:	e000      	b.n	8006aec <__cvt+0x44>
 8006aea:	2103      	movs	r1, #3
 8006aec:	ab03      	add	r3, sp, #12
 8006aee:	9301      	str	r3, [sp, #4]
 8006af0:	ab02      	add	r3, sp, #8
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	ec47 6b10 	vmov	d0, r6, r7
 8006af8:	4653      	mov	r3, sl
 8006afa:	4622      	mov	r2, r4
 8006afc:	f001 f974 	bl	8007de8 <_dtoa_r>
 8006b00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006b04:	4605      	mov	r5, r0
 8006b06:	d119      	bne.n	8006b3c <__cvt+0x94>
 8006b08:	f019 0f01 	tst.w	r9, #1
 8006b0c:	d00e      	beq.n	8006b2c <__cvt+0x84>
 8006b0e:	eb00 0904 	add.w	r9, r0, r4
 8006b12:	2200      	movs	r2, #0
 8006b14:	2300      	movs	r3, #0
 8006b16:	4630      	mov	r0, r6
 8006b18:	4639      	mov	r1, r7
 8006b1a:	f7f9 fffd 	bl	8000b18 <__aeabi_dcmpeq>
 8006b1e:	b108      	cbz	r0, 8006b24 <__cvt+0x7c>
 8006b20:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b24:	2230      	movs	r2, #48	@ 0x30
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	454b      	cmp	r3, r9
 8006b2a:	d31e      	bcc.n	8006b6a <__cvt+0xc2>
 8006b2c:	9b03      	ldr	r3, [sp, #12]
 8006b2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b30:	1b5b      	subs	r3, r3, r5
 8006b32:	4628      	mov	r0, r5
 8006b34:	6013      	str	r3, [r2, #0]
 8006b36:	b004      	add	sp, #16
 8006b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b40:	eb00 0904 	add.w	r9, r0, r4
 8006b44:	d1e5      	bne.n	8006b12 <__cvt+0x6a>
 8006b46:	7803      	ldrb	r3, [r0, #0]
 8006b48:	2b30      	cmp	r3, #48	@ 0x30
 8006b4a:	d10a      	bne.n	8006b62 <__cvt+0xba>
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	2300      	movs	r3, #0
 8006b50:	4630      	mov	r0, r6
 8006b52:	4639      	mov	r1, r7
 8006b54:	f7f9 ffe0 	bl	8000b18 <__aeabi_dcmpeq>
 8006b58:	b918      	cbnz	r0, 8006b62 <__cvt+0xba>
 8006b5a:	f1c4 0401 	rsb	r4, r4, #1
 8006b5e:	f8ca 4000 	str.w	r4, [sl]
 8006b62:	f8da 3000 	ldr.w	r3, [sl]
 8006b66:	4499      	add	r9, r3
 8006b68:	e7d3      	b.n	8006b12 <__cvt+0x6a>
 8006b6a:	1c59      	adds	r1, r3, #1
 8006b6c:	9103      	str	r1, [sp, #12]
 8006b6e:	701a      	strb	r2, [r3, #0]
 8006b70:	e7d9      	b.n	8006b26 <__cvt+0x7e>

08006b72 <__exponent>:
 8006b72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b74:	2900      	cmp	r1, #0
 8006b76:	bfba      	itte	lt
 8006b78:	4249      	neglt	r1, r1
 8006b7a:	232d      	movlt	r3, #45	@ 0x2d
 8006b7c:	232b      	movge	r3, #43	@ 0x2b
 8006b7e:	2909      	cmp	r1, #9
 8006b80:	7002      	strb	r2, [r0, #0]
 8006b82:	7043      	strb	r3, [r0, #1]
 8006b84:	dd29      	ble.n	8006bda <__exponent+0x68>
 8006b86:	f10d 0307 	add.w	r3, sp, #7
 8006b8a:	461d      	mov	r5, r3
 8006b8c:	270a      	movs	r7, #10
 8006b8e:	461a      	mov	r2, r3
 8006b90:	fbb1 f6f7 	udiv	r6, r1, r7
 8006b94:	fb07 1416 	mls	r4, r7, r6, r1
 8006b98:	3430      	adds	r4, #48	@ 0x30
 8006b9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	2c63      	cmp	r4, #99	@ 0x63
 8006ba2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ba6:	4631      	mov	r1, r6
 8006ba8:	dcf1      	bgt.n	8006b8e <__exponent+0x1c>
 8006baa:	3130      	adds	r1, #48	@ 0x30
 8006bac:	1e94      	subs	r4, r2, #2
 8006bae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006bb2:	1c41      	adds	r1, r0, #1
 8006bb4:	4623      	mov	r3, r4
 8006bb6:	42ab      	cmp	r3, r5
 8006bb8:	d30a      	bcc.n	8006bd0 <__exponent+0x5e>
 8006bba:	f10d 0309 	add.w	r3, sp, #9
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	42ac      	cmp	r4, r5
 8006bc2:	bf88      	it	hi
 8006bc4:	2300      	movhi	r3, #0
 8006bc6:	3302      	adds	r3, #2
 8006bc8:	4403      	add	r3, r0
 8006bca:	1a18      	subs	r0, r3, r0
 8006bcc:	b003      	add	sp, #12
 8006bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bd0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006bd4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006bd8:	e7ed      	b.n	8006bb6 <__exponent+0x44>
 8006bda:	2330      	movs	r3, #48	@ 0x30
 8006bdc:	3130      	adds	r1, #48	@ 0x30
 8006bde:	7083      	strb	r3, [r0, #2]
 8006be0:	70c1      	strb	r1, [r0, #3]
 8006be2:	1d03      	adds	r3, r0, #4
 8006be4:	e7f1      	b.n	8006bca <__exponent+0x58>
	...

08006be8 <_printf_float>:
 8006be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bec:	b08d      	sub	sp, #52	@ 0x34
 8006bee:	460c      	mov	r4, r1
 8006bf0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006bf4:	4616      	mov	r6, r2
 8006bf6:	461f      	mov	r7, r3
 8006bf8:	4605      	mov	r5, r0
 8006bfa:	f000 ffed 	bl	8007bd8 <_localeconv_r>
 8006bfe:	6803      	ldr	r3, [r0, #0]
 8006c00:	9304      	str	r3, [sp, #16]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7f9 fb5c 	bl	80002c0 <strlen>
 8006c08:	2300      	movs	r3, #0
 8006c0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8006c10:	9005      	str	r0, [sp, #20]
 8006c12:	3307      	adds	r3, #7
 8006c14:	f023 0307 	bic.w	r3, r3, #7
 8006c18:	f103 0208 	add.w	r2, r3, #8
 8006c1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c20:	f8d4 b000 	ldr.w	fp, [r4]
 8006c24:	f8c8 2000 	str.w	r2, [r8]
 8006c28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c30:	9307      	str	r3, [sp, #28]
 8006c32:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c3e:	4b9c      	ldr	r3, [pc, #624]	@ (8006eb0 <_printf_float+0x2c8>)
 8006c40:	f04f 32ff 	mov.w	r2, #4294967295
 8006c44:	f7f9 ff9a 	bl	8000b7c <__aeabi_dcmpun>
 8006c48:	bb70      	cbnz	r0, 8006ca8 <_printf_float+0xc0>
 8006c4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c4e:	4b98      	ldr	r3, [pc, #608]	@ (8006eb0 <_printf_float+0x2c8>)
 8006c50:	f04f 32ff 	mov.w	r2, #4294967295
 8006c54:	f7f9 ff74 	bl	8000b40 <__aeabi_dcmple>
 8006c58:	bb30      	cbnz	r0, 8006ca8 <_printf_float+0xc0>
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	4640      	mov	r0, r8
 8006c60:	4649      	mov	r1, r9
 8006c62:	f7f9 ff63 	bl	8000b2c <__aeabi_dcmplt>
 8006c66:	b110      	cbz	r0, 8006c6e <_printf_float+0x86>
 8006c68:	232d      	movs	r3, #45	@ 0x2d
 8006c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c6e:	4a91      	ldr	r2, [pc, #580]	@ (8006eb4 <_printf_float+0x2cc>)
 8006c70:	4b91      	ldr	r3, [pc, #580]	@ (8006eb8 <_printf_float+0x2d0>)
 8006c72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006c76:	bf8c      	ite	hi
 8006c78:	4690      	movhi	r8, r2
 8006c7a:	4698      	movls	r8, r3
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	6123      	str	r3, [r4, #16]
 8006c80:	f02b 0304 	bic.w	r3, fp, #4
 8006c84:	6023      	str	r3, [r4, #0]
 8006c86:	f04f 0900 	mov.w	r9, #0
 8006c8a:	9700      	str	r7, [sp, #0]
 8006c8c:	4633      	mov	r3, r6
 8006c8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006c90:	4621      	mov	r1, r4
 8006c92:	4628      	mov	r0, r5
 8006c94:	f000 f9d2 	bl	800703c <_printf_common>
 8006c98:	3001      	adds	r0, #1
 8006c9a:	f040 808d 	bne.w	8006db8 <_printf_float+0x1d0>
 8006c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006ca2:	b00d      	add	sp, #52	@ 0x34
 8006ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca8:	4642      	mov	r2, r8
 8006caa:	464b      	mov	r3, r9
 8006cac:	4640      	mov	r0, r8
 8006cae:	4649      	mov	r1, r9
 8006cb0:	f7f9 ff64 	bl	8000b7c <__aeabi_dcmpun>
 8006cb4:	b140      	cbz	r0, 8006cc8 <_printf_float+0xe0>
 8006cb6:	464b      	mov	r3, r9
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	bfbc      	itt	lt
 8006cbc:	232d      	movlt	r3, #45	@ 0x2d
 8006cbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006cc2:	4a7e      	ldr	r2, [pc, #504]	@ (8006ebc <_printf_float+0x2d4>)
 8006cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8006ec0 <_printf_float+0x2d8>)
 8006cc6:	e7d4      	b.n	8006c72 <_printf_float+0x8a>
 8006cc8:	6863      	ldr	r3, [r4, #4]
 8006cca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006cce:	9206      	str	r2, [sp, #24]
 8006cd0:	1c5a      	adds	r2, r3, #1
 8006cd2:	d13b      	bne.n	8006d4c <_printf_float+0x164>
 8006cd4:	2306      	movs	r3, #6
 8006cd6:	6063      	str	r3, [r4, #4]
 8006cd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006cdc:	2300      	movs	r3, #0
 8006cde:	6022      	str	r2, [r4, #0]
 8006ce0:	9303      	str	r3, [sp, #12]
 8006ce2:	ab0a      	add	r3, sp, #40	@ 0x28
 8006ce4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ce8:	ab09      	add	r3, sp, #36	@ 0x24
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	6861      	ldr	r1, [r4, #4]
 8006cee:	ec49 8b10 	vmov	d0, r8, r9
 8006cf2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	f7ff fed6 	bl	8006aa8 <__cvt>
 8006cfc:	9b06      	ldr	r3, [sp, #24]
 8006cfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d00:	2b47      	cmp	r3, #71	@ 0x47
 8006d02:	4680      	mov	r8, r0
 8006d04:	d129      	bne.n	8006d5a <_printf_float+0x172>
 8006d06:	1cc8      	adds	r0, r1, #3
 8006d08:	db02      	blt.n	8006d10 <_printf_float+0x128>
 8006d0a:	6863      	ldr	r3, [r4, #4]
 8006d0c:	4299      	cmp	r1, r3
 8006d0e:	dd41      	ble.n	8006d94 <_printf_float+0x1ac>
 8006d10:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d14:	fa5f fa8a 	uxtb.w	sl, sl
 8006d18:	3901      	subs	r1, #1
 8006d1a:	4652      	mov	r2, sl
 8006d1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d20:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d22:	f7ff ff26 	bl	8006b72 <__exponent>
 8006d26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d28:	1813      	adds	r3, r2, r0
 8006d2a:	2a01      	cmp	r2, #1
 8006d2c:	4681      	mov	r9, r0
 8006d2e:	6123      	str	r3, [r4, #16]
 8006d30:	dc02      	bgt.n	8006d38 <_printf_float+0x150>
 8006d32:	6822      	ldr	r2, [r4, #0]
 8006d34:	07d2      	lsls	r2, r2, #31
 8006d36:	d501      	bpl.n	8006d3c <_printf_float+0x154>
 8006d38:	3301      	adds	r3, #1
 8006d3a:	6123      	str	r3, [r4, #16]
 8006d3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d0a2      	beq.n	8006c8a <_printf_float+0xa2>
 8006d44:	232d      	movs	r3, #45	@ 0x2d
 8006d46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d4a:	e79e      	b.n	8006c8a <_printf_float+0xa2>
 8006d4c:	9a06      	ldr	r2, [sp, #24]
 8006d4e:	2a47      	cmp	r2, #71	@ 0x47
 8006d50:	d1c2      	bne.n	8006cd8 <_printf_float+0xf0>
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1c0      	bne.n	8006cd8 <_printf_float+0xf0>
 8006d56:	2301      	movs	r3, #1
 8006d58:	e7bd      	b.n	8006cd6 <_printf_float+0xee>
 8006d5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d5e:	d9db      	bls.n	8006d18 <_printf_float+0x130>
 8006d60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006d64:	d118      	bne.n	8006d98 <_printf_float+0x1b0>
 8006d66:	2900      	cmp	r1, #0
 8006d68:	6863      	ldr	r3, [r4, #4]
 8006d6a:	dd0b      	ble.n	8006d84 <_printf_float+0x19c>
 8006d6c:	6121      	str	r1, [r4, #16]
 8006d6e:	b913      	cbnz	r3, 8006d76 <_printf_float+0x18e>
 8006d70:	6822      	ldr	r2, [r4, #0]
 8006d72:	07d0      	lsls	r0, r2, #31
 8006d74:	d502      	bpl.n	8006d7c <_printf_float+0x194>
 8006d76:	3301      	adds	r3, #1
 8006d78:	440b      	add	r3, r1
 8006d7a:	6123      	str	r3, [r4, #16]
 8006d7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006d7e:	f04f 0900 	mov.w	r9, #0
 8006d82:	e7db      	b.n	8006d3c <_printf_float+0x154>
 8006d84:	b913      	cbnz	r3, 8006d8c <_printf_float+0x1a4>
 8006d86:	6822      	ldr	r2, [r4, #0]
 8006d88:	07d2      	lsls	r2, r2, #31
 8006d8a:	d501      	bpl.n	8006d90 <_printf_float+0x1a8>
 8006d8c:	3302      	adds	r3, #2
 8006d8e:	e7f4      	b.n	8006d7a <_printf_float+0x192>
 8006d90:	2301      	movs	r3, #1
 8006d92:	e7f2      	b.n	8006d7a <_printf_float+0x192>
 8006d94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d9a:	4299      	cmp	r1, r3
 8006d9c:	db05      	blt.n	8006daa <_printf_float+0x1c2>
 8006d9e:	6823      	ldr	r3, [r4, #0]
 8006da0:	6121      	str	r1, [r4, #16]
 8006da2:	07d8      	lsls	r0, r3, #31
 8006da4:	d5ea      	bpl.n	8006d7c <_printf_float+0x194>
 8006da6:	1c4b      	adds	r3, r1, #1
 8006da8:	e7e7      	b.n	8006d7a <_printf_float+0x192>
 8006daa:	2900      	cmp	r1, #0
 8006dac:	bfd4      	ite	le
 8006dae:	f1c1 0202 	rsble	r2, r1, #2
 8006db2:	2201      	movgt	r2, #1
 8006db4:	4413      	add	r3, r2
 8006db6:	e7e0      	b.n	8006d7a <_printf_float+0x192>
 8006db8:	6823      	ldr	r3, [r4, #0]
 8006dba:	055a      	lsls	r2, r3, #21
 8006dbc:	d407      	bmi.n	8006dce <_printf_float+0x1e6>
 8006dbe:	6923      	ldr	r3, [r4, #16]
 8006dc0:	4642      	mov	r2, r8
 8006dc2:	4631      	mov	r1, r6
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	47b8      	blx	r7
 8006dc8:	3001      	adds	r0, #1
 8006dca:	d12b      	bne.n	8006e24 <_printf_float+0x23c>
 8006dcc:	e767      	b.n	8006c9e <_printf_float+0xb6>
 8006dce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006dd2:	f240 80dd 	bls.w	8006f90 <_printf_float+0x3a8>
 8006dd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006dda:	2200      	movs	r2, #0
 8006ddc:	2300      	movs	r3, #0
 8006dde:	f7f9 fe9b 	bl	8000b18 <__aeabi_dcmpeq>
 8006de2:	2800      	cmp	r0, #0
 8006de4:	d033      	beq.n	8006e4e <_printf_float+0x266>
 8006de6:	4a37      	ldr	r2, [pc, #220]	@ (8006ec4 <_printf_float+0x2dc>)
 8006de8:	2301      	movs	r3, #1
 8006dea:	4631      	mov	r1, r6
 8006dec:	4628      	mov	r0, r5
 8006dee:	47b8      	blx	r7
 8006df0:	3001      	adds	r0, #1
 8006df2:	f43f af54 	beq.w	8006c9e <_printf_float+0xb6>
 8006df6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006dfa:	4543      	cmp	r3, r8
 8006dfc:	db02      	blt.n	8006e04 <_printf_float+0x21c>
 8006dfe:	6823      	ldr	r3, [r4, #0]
 8006e00:	07d8      	lsls	r0, r3, #31
 8006e02:	d50f      	bpl.n	8006e24 <_printf_float+0x23c>
 8006e04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e08:	4631      	mov	r1, r6
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	47b8      	blx	r7
 8006e0e:	3001      	adds	r0, #1
 8006e10:	f43f af45 	beq.w	8006c9e <_printf_float+0xb6>
 8006e14:	f04f 0900 	mov.w	r9, #0
 8006e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e1c:	f104 0a1a 	add.w	sl, r4, #26
 8006e20:	45c8      	cmp	r8, r9
 8006e22:	dc09      	bgt.n	8006e38 <_printf_float+0x250>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	079b      	lsls	r3, r3, #30
 8006e28:	f100 8103 	bmi.w	8007032 <_printf_float+0x44a>
 8006e2c:	68e0      	ldr	r0, [r4, #12]
 8006e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e30:	4298      	cmp	r0, r3
 8006e32:	bfb8      	it	lt
 8006e34:	4618      	movlt	r0, r3
 8006e36:	e734      	b.n	8006ca2 <_printf_float+0xba>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	4652      	mov	r2, sl
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4628      	mov	r0, r5
 8006e40:	47b8      	blx	r7
 8006e42:	3001      	adds	r0, #1
 8006e44:	f43f af2b 	beq.w	8006c9e <_printf_float+0xb6>
 8006e48:	f109 0901 	add.w	r9, r9, #1
 8006e4c:	e7e8      	b.n	8006e20 <_printf_float+0x238>
 8006e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	dc39      	bgt.n	8006ec8 <_printf_float+0x2e0>
 8006e54:	4a1b      	ldr	r2, [pc, #108]	@ (8006ec4 <_printf_float+0x2dc>)
 8006e56:	2301      	movs	r3, #1
 8006e58:	4631      	mov	r1, r6
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	47b8      	blx	r7
 8006e5e:	3001      	adds	r0, #1
 8006e60:	f43f af1d 	beq.w	8006c9e <_printf_float+0xb6>
 8006e64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006e68:	ea59 0303 	orrs.w	r3, r9, r3
 8006e6c:	d102      	bne.n	8006e74 <_printf_float+0x28c>
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	07d9      	lsls	r1, r3, #31
 8006e72:	d5d7      	bpl.n	8006e24 <_printf_float+0x23c>
 8006e74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e78:	4631      	mov	r1, r6
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	47b8      	blx	r7
 8006e7e:	3001      	adds	r0, #1
 8006e80:	f43f af0d 	beq.w	8006c9e <_printf_float+0xb6>
 8006e84:	f04f 0a00 	mov.w	sl, #0
 8006e88:	f104 0b1a 	add.w	fp, r4, #26
 8006e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e8e:	425b      	negs	r3, r3
 8006e90:	4553      	cmp	r3, sl
 8006e92:	dc01      	bgt.n	8006e98 <_printf_float+0x2b0>
 8006e94:	464b      	mov	r3, r9
 8006e96:	e793      	b.n	8006dc0 <_printf_float+0x1d8>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	465a      	mov	r2, fp
 8006e9c:	4631      	mov	r1, r6
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	47b8      	blx	r7
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	f43f aefb 	beq.w	8006c9e <_printf_float+0xb6>
 8006ea8:	f10a 0a01 	add.w	sl, sl, #1
 8006eac:	e7ee      	b.n	8006e8c <_printf_float+0x2a4>
 8006eae:	bf00      	nop
 8006eb0:	7fefffff 	.word	0x7fefffff
 8006eb4:	0800b478 	.word	0x0800b478
 8006eb8:	0800b474 	.word	0x0800b474
 8006ebc:	0800b480 	.word	0x0800b480
 8006ec0:	0800b47c 	.word	0x0800b47c
 8006ec4:	0800b484 	.word	0x0800b484
 8006ec8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006eca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ece:	4553      	cmp	r3, sl
 8006ed0:	bfa8      	it	ge
 8006ed2:	4653      	movge	r3, sl
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	4699      	mov	r9, r3
 8006ed8:	dc36      	bgt.n	8006f48 <_printf_float+0x360>
 8006eda:	f04f 0b00 	mov.w	fp, #0
 8006ede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ee2:	f104 021a 	add.w	r2, r4, #26
 8006ee6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ee8:	9306      	str	r3, [sp, #24]
 8006eea:	eba3 0309 	sub.w	r3, r3, r9
 8006eee:	455b      	cmp	r3, fp
 8006ef0:	dc31      	bgt.n	8006f56 <_printf_float+0x36e>
 8006ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef4:	459a      	cmp	sl, r3
 8006ef6:	dc3a      	bgt.n	8006f6e <_printf_float+0x386>
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	07da      	lsls	r2, r3, #31
 8006efc:	d437      	bmi.n	8006f6e <_printf_float+0x386>
 8006efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f00:	ebaa 0903 	sub.w	r9, sl, r3
 8006f04:	9b06      	ldr	r3, [sp, #24]
 8006f06:	ebaa 0303 	sub.w	r3, sl, r3
 8006f0a:	4599      	cmp	r9, r3
 8006f0c:	bfa8      	it	ge
 8006f0e:	4699      	movge	r9, r3
 8006f10:	f1b9 0f00 	cmp.w	r9, #0
 8006f14:	dc33      	bgt.n	8006f7e <_printf_float+0x396>
 8006f16:	f04f 0800 	mov.w	r8, #0
 8006f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f1e:	f104 0b1a 	add.w	fp, r4, #26
 8006f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f24:	ebaa 0303 	sub.w	r3, sl, r3
 8006f28:	eba3 0309 	sub.w	r3, r3, r9
 8006f2c:	4543      	cmp	r3, r8
 8006f2e:	f77f af79 	ble.w	8006e24 <_printf_float+0x23c>
 8006f32:	2301      	movs	r3, #1
 8006f34:	465a      	mov	r2, fp
 8006f36:	4631      	mov	r1, r6
 8006f38:	4628      	mov	r0, r5
 8006f3a:	47b8      	blx	r7
 8006f3c:	3001      	adds	r0, #1
 8006f3e:	f43f aeae 	beq.w	8006c9e <_printf_float+0xb6>
 8006f42:	f108 0801 	add.w	r8, r8, #1
 8006f46:	e7ec      	b.n	8006f22 <_printf_float+0x33a>
 8006f48:	4642      	mov	r2, r8
 8006f4a:	4631      	mov	r1, r6
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	47b8      	blx	r7
 8006f50:	3001      	adds	r0, #1
 8006f52:	d1c2      	bne.n	8006eda <_printf_float+0x2f2>
 8006f54:	e6a3      	b.n	8006c9e <_printf_float+0xb6>
 8006f56:	2301      	movs	r3, #1
 8006f58:	4631      	mov	r1, r6
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	9206      	str	r2, [sp, #24]
 8006f5e:	47b8      	blx	r7
 8006f60:	3001      	adds	r0, #1
 8006f62:	f43f ae9c 	beq.w	8006c9e <_printf_float+0xb6>
 8006f66:	9a06      	ldr	r2, [sp, #24]
 8006f68:	f10b 0b01 	add.w	fp, fp, #1
 8006f6c:	e7bb      	b.n	8006ee6 <_printf_float+0x2fe>
 8006f6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f72:	4631      	mov	r1, r6
 8006f74:	4628      	mov	r0, r5
 8006f76:	47b8      	blx	r7
 8006f78:	3001      	adds	r0, #1
 8006f7a:	d1c0      	bne.n	8006efe <_printf_float+0x316>
 8006f7c:	e68f      	b.n	8006c9e <_printf_float+0xb6>
 8006f7e:	9a06      	ldr	r2, [sp, #24]
 8006f80:	464b      	mov	r3, r9
 8006f82:	4442      	add	r2, r8
 8006f84:	4631      	mov	r1, r6
 8006f86:	4628      	mov	r0, r5
 8006f88:	47b8      	blx	r7
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	d1c3      	bne.n	8006f16 <_printf_float+0x32e>
 8006f8e:	e686      	b.n	8006c9e <_printf_float+0xb6>
 8006f90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f94:	f1ba 0f01 	cmp.w	sl, #1
 8006f98:	dc01      	bgt.n	8006f9e <_printf_float+0x3b6>
 8006f9a:	07db      	lsls	r3, r3, #31
 8006f9c:	d536      	bpl.n	800700c <_printf_float+0x424>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	4642      	mov	r2, r8
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	47b8      	blx	r7
 8006fa8:	3001      	adds	r0, #1
 8006faa:	f43f ae78 	beq.w	8006c9e <_printf_float+0xb6>
 8006fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fb2:	4631      	mov	r1, r6
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	47b8      	blx	r7
 8006fb8:	3001      	adds	r0, #1
 8006fba:	f43f ae70 	beq.w	8006c9e <_printf_float+0xb6>
 8006fbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fca:	f7f9 fda5 	bl	8000b18 <__aeabi_dcmpeq>
 8006fce:	b9c0      	cbnz	r0, 8007002 <_printf_float+0x41a>
 8006fd0:	4653      	mov	r3, sl
 8006fd2:	f108 0201 	add.w	r2, r8, #1
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	4628      	mov	r0, r5
 8006fda:	47b8      	blx	r7
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d10c      	bne.n	8006ffa <_printf_float+0x412>
 8006fe0:	e65d      	b.n	8006c9e <_printf_float+0xb6>
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	465a      	mov	r2, fp
 8006fe6:	4631      	mov	r1, r6
 8006fe8:	4628      	mov	r0, r5
 8006fea:	47b8      	blx	r7
 8006fec:	3001      	adds	r0, #1
 8006fee:	f43f ae56 	beq.w	8006c9e <_printf_float+0xb6>
 8006ff2:	f108 0801 	add.w	r8, r8, #1
 8006ff6:	45d0      	cmp	r8, sl
 8006ff8:	dbf3      	blt.n	8006fe2 <_printf_float+0x3fa>
 8006ffa:	464b      	mov	r3, r9
 8006ffc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007000:	e6df      	b.n	8006dc2 <_printf_float+0x1da>
 8007002:	f04f 0800 	mov.w	r8, #0
 8007006:	f104 0b1a 	add.w	fp, r4, #26
 800700a:	e7f4      	b.n	8006ff6 <_printf_float+0x40e>
 800700c:	2301      	movs	r3, #1
 800700e:	4642      	mov	r2, r8
 8007010:	e7e1      	b.n	8006fd6 <_printf_float+0x3ee>
 8007012:	2301      	movs	r3, #1
 8007014:	464a      	mov	r2, r9
 8007016:	4631      	mov	r1, r6
 8007018:	4628      	mov	r0, r5
 800701a:	47b8      	blx	r7
 800701c:	3001      	adds	r0, #1
 800701e:	f43f ae3e 	beq.w	8006c9e <_printf_float+0xb6>
 8007022:	f108 0801 	add.w	r8, r8, #1
 8007026:	68e3      	ldr	r3, [r4, #12]
 8007028:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800702a:	1a5b      	subs	r3, r3, r1
 800702c:	4543      	cmp	r3, r8
 800702e:	dcf0      	bgt.n	8007012 <_printf_float+0x42a>
 8007030:	e6fc      	b.n	8006e2c <_printf_float+0x244>
 8007032:	f04f 0800 	mov.w	r8, #0
 8007036:	f104 0919 	add.w	r9, r4, #25
 800703a:	e7f4      	b.n	8007026 <_printf_float+0x43e>

0800703c <_printf_common>:
 800703c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007040:	4616      	mov	r6, r2
 8007042:	4698      	mov	r8, r3
 8007044:	688a      	ldr	r2, [r1, #8]
 8007046:	690b      	ldr	r3, [r1, #16]
 8007048:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800704c:	4293      	cmp	r3, r2
 800704e:	bfb8      	it	lt
 8007050:	4613      	movlt	r3, r2
 8007052:	6033      	str	r3, [r6, #0]
 8007054:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007058:	4607      	mov	r7, r0
 800705a:	460c      	mov	r4, r1
 800705c:	b10a      	cbz	r2, 8007062 <_printf_common+0x26>
 800705e:	3301      	adds	r3, #1
 8007060:	6033      	str	r3, [r6, #0]
 8007062:	6823      	ldr	r3, [r4, #0]
 8007064:	0699      	lsls	r1, r3, #26
 8007066:	bf42      	ittt	mi
 8007068:	6833      	ldrmi	r3, [r6, #0]
 800706a:	3302      	addmi	r3, #2
 800706c:	6033      	strmi	r3, [r6, #0]
 800706e:	6825      	ldr	r5, [r4, #0]
 8007070:	f015 0506 	ands.w	r5, r5, #6
 8007074:	d106      	bne.n	8007084 <_printf_common+0x48>
 8007076:	f104 0a19 	add.w	sl, r4, #25
 800707a:	68e3      	ldr	r3, [r4, #12]
 800707c:	6832      	ldr	r2, [r6, #0]
 800707e:	1a9b      	subs	r3, r3, r2
 8007080:	42ab      	cmp	r3, r5
 8007082:	dc26      	bgt.n	80070d2 <_printf_common+0x96>
 8007084:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007088:	6822      	ldr	r2, [r4, #0]
 800708a:	3b00      	subs	r3, #0
 800708c:	bf18      	it	ne
 800708e:	2301      	movne	r3, #1
 8007090:	0692      	lsls	r2, r2, #26
 8007092:	d42b      	bmi.n	80070ec <_printf_common+0xb0>
 8007094:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007098:	4641      	mov	r1, r8
 800709a:	4638      	mov	r0, r7
 800709c:	47c8      	blx	r9
 800709e:	3001      	adds	r0, #1
 80070a0:	d01e      	beq.n	80070e0 <_printf_common+0xa4>
 80070a2:	6823      	ldr	r3, [r4, #0]
 80070a4:	6922      	ldr	r2, [r4, #16]
 80070a6:	f003 0306 	and.w	r3, r3, #6
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	bf02      	ittt	eq
 80070ae:	68e5      	ldreq	r5, [r4, #12]
 80070b0:	6833      	ldreq	r3, [r6, #0]
 80070b2:	1aed      	subeq	r5, r5, r3
 80070b4:	68a3      	ldr	r3, [r4, #8]
 80070b6:	bf0c      	ite	eq
 80070b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070bc:	2500      	movne	r5, #0
 80070be:	4293      	cmp	r3, r2
 80070c0:	bfc4      	itt	gt
 80070c2:	1a9b      	subgt	r3, r3, r2
 80070c4:	18ed      	addgt	r5, r5, r3
 80070c6:	2600      	movs	r6, #0
 80070c8:	341a      	adds	r4, #26
 80070ca:	42b5      	cmp	r5, r6
 80070cc:	d11a      	bne.n	8007104 <_printf_common+0xc8>
 80070ce:	2000      	movs	r0, #0
 80070d0:	e008      	b.n	80070e4 <_printf_common+0xa8>
 80070d2:	2301      	movs	r3, #1
 80070d4:	4652      	mov	r2, sl
 80070d6:	4641      	mov	r1, r8
 80070d8:	4638      	mov	r0, r7
 80070da:	47c8      	blx	r9
 80070dc:	3001      	adds	r0, #1
 80070de:	d103      	bne.n	80070e8 <_printf_common+0xac>
 80070e0:	f04f 30ff 	mov.w	r0, #4294967295
 80070e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070e8:	3501      	adds	r5, #1
 80070ea:	e7c6      	b.n	800707a <_printf_common+0x3e>
 80070ec:	18e1      	adds	r1, r4, r3
 80070ee:	1c5a      	adds	r2, r3, #1
 80070f0:	2030      	movs	r0, #48	@ 0x30
 80070f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80070f6:	4422      	add	r2, r4
 80070f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80070fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007100:	3302      	adds	r3, #2
 8007102:	e7c7      	b.n	8007094 <_printf_common+0x58>
 8007104:	2301      	movs	r3, #1
 8007106:	4622      	mov	r2, r4
 8007108:	4641      	mov	r1, r8
 800710a:	4638      	mov	r0, r7
 800710c:	47c8      	blx	r9
 800710e:	3001      	adds	r0, #1
 8007110:	d0e6      	beq.n	80070e0 <_printf_common+0xa4>
 8007112:	3601      	adds	r6, #1
 8007114:	e7d9      	b.n	80070ca <_printf_common+0x8e>
	...

08007118 <_printf_i>:
 8007118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800711c:	7e0f      	ldrb	r7, [r1, #24]
 800711e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007120:	2f78      	cmp	r7, #120	@ 0x78
 8007122:	4691      	mov	r9, r2
 8007124:	4680      	mov	r8, r0
 8007126:	460c      	mov	r4, r1
 8007128:	469a      	mov	sl, r3
 800712a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800712e:	d807      	bhi.n	8007140 <_printf_i+0x28>
 8007130:	2f62      	cmp	r7, #98	@ 0x62
 8007132:	d80a      	bhi.n	800714a <_printf_i+0x32>
 8007134:	2f00      	cmp	r7, #0
 8007136:	f000 80d1 	beq.w	80072dc <_printf_i+0x1c4>
 800713a:	2f58      	cmp	r7, #88	@ 0x58
 800713c:	f000 80b8 	beq.w	80072b0 <_printf_i+0x198>
 8007140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007144:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007148:	e03a      	b.n	80071c0 <_printf_i+0xa8>
 800714a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800714e:	2b15      	cmp	r3, #21
 8007150:	d8f6      	bhi.n	8007140 <_printf_i+0x28>
 8007152:	a101      	add	r1, pc, #4	@ (adr r1, 8007158 <_printf_i+0x40>)
 8007154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007158:	080071b1 	.word	0x080071b1
 800715c:	080071c5 	.word	0x080071c5
 8007160:	08007141 	.word	0x08007141
 8007164:	08007141 	.word	0x08007141
 8007168:	08007141 	.word	0x08007141
 800716c:	08007141 	.word	0x08007141
 8007170:	080071c5 	.word	0x080071c5
 8007174:	08007141 	.word	0x08007141
 8007178:	08007141 	.word	0x08007141
 800717c:	08007141 	.word	0x08007141
 8007180:	08007141 	.word	0x08007141
 8007184:	080072c3 	.word	0x080072c3
 8007188:	080071ef 	.word	0x080071ef
 800718c:	0800727d 	.word	0x0800727d
 8007190:	08007141 	.word	0x08007141
 8007194:	08007141 	.word	0x08007141
 8007198:	080072e5 	.word	0x080072e5
 800719c:	08007141 	.word	0x08007141
 80071a0:	080071ef 	.word	0x080071ef
 80071a4:	08007141 	.word	0x08007141
 80071a8:	08007141 	.word	0x08007141
 80071ac:	08007285 	.word	0x08007285
 80071b0:	6833      	ldr	r3, [r6, #0]
 80071b2:	1d1a      	adds	r2, r3, #4
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	6032      	str	r2, [r6, #0]
 80071b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80071c0:	2301      	movs	r3, #1
 80071c2:	e09c      	b.n	80072fe <_printf_i+0x1e6>
 80071c4:	6833      	ldr	r3, [r6, #0]
 80071c6:	6820      	ldr	r0, [r4, #0]
 80071c8:	1d19      	adds	r1, r3, #4
 80071ca:	6031      	str	r1, [r6, #0]
 80071cc:	0606      	lsls	r6, r0, #24
 80071ce:	d501      	bpl.n	80071d4 <_printf_i+0xbc>
 80071d0:	681d      	ldr	r5, [r3, #0]
 80071d2:	e003      	b.n	80071dc <_printf_i+0xc4>
 80071d4:	0645      	lsls	r5, r0, #25
 80071d6:	d5fb      	bpl.n	80071d0 <_printf_i+0xb8>
 80071d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80071dc:	2d00      	cmp	r5, #0
 80071de:	da03      	bge.n	80071e8 <_printf_i+0xd0>
 80071e0:	232d      	movs	r3, #45	@ 0x2d
 80071e2:	426d      	negs	r5, r5
 80071e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071e8:	4858      	ldr	r0, [pc, #352]	@ (800734c <_printf_i+0x234>)
 80071ea:	230a      	movs	r3, #10
 80071ec:	e011      	b.n	8007212 <_printf_i+0xfa>
 80071ee:	6821      	ldr	r1, [r4, #0]
 80071f0:	6833      	ldr	r3, [r6, #0]
 80071f2:	0608      	lsls	r0, r1, #24
 80071f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80071f8:	d402      	bmi.n	8007200 <_printf_i+0xe8>
 80071fa:	0649      	lsls	r1, r1, #25
 80071fc:	bf48      	it	mi
 80071fe:	b2ad      	uxthmi	r5, r5
 8007200:	2f6f      	cmp	r7, #111	@ 0x6f
 8007202:	4852      	ldr	r0, [pc, #328]	@ (800734c <_printf_i+0x234>)
 8007204:	6033      	str	r3, [r6, #0]
 8007206:	bf14      	ite	ne
 8007208:	230a      	movne	r3, #10
 800720a:	2308      	moveq	r3, #8
 800720c:	2100      	movs	r1, #0
 800720e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007212:	6866      	ldr	r6, [r4, #4]
 8007214:	60a6      	str	r6, [r4, #8]
 8007216:	2e00      	cmp	r6, #0
 8007218:	db05      	blt.n	8007226 <_printf_i+0x10e>
 800721a:	6821      	ldr	r1, [r4, #0]
 800721c:	432e      	orrs	r6, r5
 800721e:	f021 0104 	bic.w	r1, r1, #4
 8007222:	6021      	str	r1, [r4, #0]
 8007224:	d04b      	beq.n	80072be <_printf_i+0x1a6>
 8007226:	4616      	mov	r6, r2
 8007228:	fbb5 f1f3 	udiv	r1, r5, r3
 800722c:	fb03 5711 	mls	r7, r3, r1, r5
 8007230:	5dc7      	ldrb	r7, [r0, r7]
 8007232:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007236:	462f      	mov	r7, r5
 8007238:	42bb      	cmp	r3, r7
 800723a:	460d      	mov	r5, r1
 800723c:	d9f4      	bls.n	8007228 <_printf_i+0x110>
 800723e:	2b08      	cmp	r3, #8
 8007240:	d10b      	bne.n	800725a <_printf_i+0x142>
 8007242:	6823      	ldr	r3, [r4, #0]
 8007244:	07df      	lsls	r7, r3, #31
 8007246:	d508      	bpl.n	800725a <_printf_i+0x142>
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	6861      	ldr	r1, [r4, #4]
 800724c:	4299      	cmp	r1, r3
 800724e:	bfde      	ittt	le
 8007250:	2330      	movle	r3, #48	@ 0x30
 8007252:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007256:	f106 36ff 	addle.w	r6, r6, #4294967295
 800725a:	1b92      	subs	r2, r2, r6
 800725c:	6122      	str	r2, [r4, #16]
 800725e:	f8cd a000 	str.w	sl, [sp]
 8007262:	464b      	mov	r3, r9
 8007264:	aa03      	add	r2, sp, #12
 8007266:	4621      	mov	r1, r4
 8007268:	4640      	mov	r0, r8
 800726a:	f7ff fee7 	bl	800703c <_printf_common>
 800726e:	3001      	adds	r0, #1
 8007270:	d14a      	bne.n	8007308 <_printf_i+0x1f0>
 8007272:	f04f 30ff 	mov.w	r0, #4294967295
 8007276:	b004      	add	sp, #16
 8007278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	f043 0320 	orr.w	r3, r3, #32
 8007282:	6023      	str	r3, [r4, #0]
 8007284:	4832      	ldr	r0, [pc, #200]	@ (8007350 <_printf_i+0x238>)
 8007286:	2778      	movs	r7, #120	@ 0x78
 8007288:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800728c:	6823      	ldr	r3, [r4, #0]
 800728e:	6831      	ldr	r1, [r6, #0]
 8007290:	061f      	lsls	r7, r3, #24
 8007292:	f851 5b04 	ldr.w	r5, [r1], #4
 8007296:	d402      	bmi.n	800729e <_printf_i+0x186>
 8007298:	065f      	lsls	r7, r3, #25
 800729a:	bf48      	it	mi
 800729c:	b2ad      	uxthmi	r5, r5
 800729e:	6031      	str	r1, [r6, #0]
 80072a0:	07d9      	lsls	r1, r3, #31
 80072a2:	bf44      	itt	mi
 80072a4:	f043 0320 	orrmi.w	r3, r3, #32
 80072a8:	6023      	strmi	r3, [r4, #0]
 80072aa:	b11d      	cbz	r5, 80072b4 <_printf_i+0x19c>
 80072ac:	2310      	movs	r3, #16
 80072ae:	e7ad      	b.n	800720c <_printf_i+0xf4>
 80072b0:	4826      	ldr	r0, [pc, #152]	@ (800734c <_printf_i+0x234>)
 80072b2:	e7e9      	b.n	8007288 <_printf_i+0x170>
 80072b4:	6823      	ldr	r3, [r4, #0]
 80072b6:	f023 0320 	bic.w	r3, r3, #32
 80072ba:	6023      	str	r3, [r4, #0]
 80072bc:	e7f6      	b.n	80072ac <_printf_i+0x194>
 80072be:	4616      	mov	r6, r2
 80072c0:	e7bd      	b.n	800723e <_printf_i+0x126>
 80072c2:	6833      	ldr	r3, [r6, #0]
 80072c4:	6825      	ldr	r5, [r4, #0]
 80072c6:	6961      	ldr	r1, [r4, #20]
 80072c8:	1d18      	adds	r0, r3, #4
 80072ca:	6030      	str	r0, [r6, #0]
 80072cc:	062e      	lsls	r6, r5, #24
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	d501      	bpl.n	80072d6 <_printf_i+0x1be>
 80072d2:	6019      	str	r1, [r3, #0]
 80072d4:	e002      	b.n	80072dc <_printf_i+0x1c4>
 80072d6:	0668      	lsls	r0, r5, #25
 80072d8:	d5fb      	bpl.n	80072d2 <_printf_i+0x1ba>
 80072da:	8019      	strh	r1, [r3, #0]
 80072dc:	2300      	movs	r3, #0
 80072de:	6123      	str	r3, [r4, #16]
 80072e0:	4616      	mov	r6, r2
 80072e2:	e7bc      	b.n	800725e <_printf_i+0x146>
 80072e4:	6833      	ldr	r3, [r6, #0]
 80072e6:	1d1a      	adds	r2, r3, #4
 80072e8:	6032      	str	r2, [r6, #0]
 80072ea:	681e      	ldr	r6, [r3, #0]
 80072ec:	6862      	ldr	r2, [r4, #4]
 80072ee:	2100      	movs	r1, #0
 80072f0:	4630      	mov	r0, r6
 80072f2:	f7f8 ff95 	bl	8000220 <memchr>
 80072f6:	b108      	cbz	r0, 80072fc <_printf_i+0x1e4>
 80072f8:	1b80      	subs	r0, r0, r6
 80072fa:	6060      	str	r0, [r4, #4]
 80072fc:	6863      	ldr	r3, [r4, #4]
 80072fe:	6123      	str	r3, [r4, #16]
 8007300:	2300      	movs	r3, #0
 8007302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007306:	e7aa      	b.n	800725e <_printf_i+0x146>
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	4632      	mov	r2, r6
 800730c:	4649      	mov	r1, r9
 800730e:	4640      	mov	r0, r8
 8007310:	47d0      	blx	sl
 8007312:	3001      	adds	r0, #1
 8007314:	d0ad      	beq.n	8007272 <_printf_i+0x15a>
 8007316:	6823      	ldr	r3, [r4, #0]
 8007318:	079b      	lsls	r3, r3, #30
 800731a:	d413      	bmi.n	8007344 <_printf_i+0x22c>
 800731c:	68e0      	ldr	r0, [r4, #12]
 800731e:	9b03      	ldr	r3, [sp, #12]
 8007320:	4298      	cmp	r0, r3
 8007322:	bfb8      	it	lt
 8007324:	4618      	movlt	r0, r3
 8007326:	e7a6      	b.n	8007276 <_printf_i+0x15e>
 8007328:	2301      	movs	r3, #1
 800732a:	4632      	mov	r2, r6
 800732c:	4649      	mov	r1, r9
 800732e:	4640      	mov	r0, r8
 8007330:	47d0      	blx	sl
 8007332:	3001      	adds	r0, #1
 8007334:	d09d      	beq.n	8007272 <_printf_i+0x15a>
 8007336:	3501      	adds	r5, #1
 8007338:	68e3      	ldr	r3, [r4, #12]
 800733a:	9903      	ldr	r1, [sp, #12]
 800733c:	1a5b      	subs	r3, r3, r1
 800733e:	42ab      	cmp	r3, r5
 8007340:	dcf2      	bgt.n	8007328 <_printf_i+0x210>
 8007342:	e7eb      	b.n	800731c <_printf_i+0x204>
 8007344:	2500      	movs	r5, #0
 8007346:	f104 0619 	add.w	r6, r4, #25
 800734a:	e7f5      	b.n	8007338 <_printf_i+0x220>
 800734c:	0800b486 	.word	0x0800b486
 8007350:	0800b497 	.word	0x0800b497

08007354 <_scanf_float>:
 8007354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007358:	b087      	sub	sp, #28
 800735a:	4691      	mov	r9, r2
 800735c:	9303      	str	r3, [sp, #12]
 800735e:	688b      	ldr	r3, [r1, #8]
 8007360:	1e5a      	subs	r2, r3, #1
 8007362:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007366:	bf81      	itttt	hi
 8007368:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800736c:	eb03 0b05 	addhi.w	fp, r3, r5
 8007370:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007374:	608b      	strhi	r3, [r1, #8]
 8007376:	680b      	ldr	r3, [r1, #0]
 8007378:	460a      	mov	r2, r1
 800737a:	f04f 0500 	mov.w	r5, #0
 800737e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007382:	f842 3b1c 	str.w	r3, [r2], #28
 8007386:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800738a:	4680      	mov	r8, r0
 800738c:	460c      	mov	r4, r1
 800738e:	bf98      	it	ls
 8007390:	f04f 0b00 	movls.w	fp, #0
 8007394:	9201      	str	r2, [sp, #4]
 8007396:	4616      	mov	r6, r2
 8007398:	46aa      	mov	sl, r5
 800739a:	462f      	mov	r7, r5
 800739c:	9502      	str	r5, [sp, #8]
 800739e:	68a2      	ldr	r2, [r4, #8]
 80073a0:	b15a      	cbz	r2, 80073ba <_scanf_float+0x66>
 80073a2:	f8d9 3000 	ldr.w	r3, [r9]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	2b4e      	cmp	r3, #78	@ 0x4e
 80073aa:	d863      	bhi.n	8007474 <_scanf_float+0x120>
 80073ac:	2b40      	cmp	r3, #64	@ 0x40
 80073ae:	d83b      	bhi.n	8007428 <_scanf_float+0xd4>
 80073b0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80073b4:	b2c8      	uxtb	r0, r1
 80073b6:	280e      	cmp	r0, #14
 80073b8:	d939      	bls.n	800742e <_scanf_float+0xda>
 80073ba:	b11f      	cbz	r7, 80073c4 <_scanf_float+0x70>
 80073bc:	6823      	ldr	r3, [r4, #0]
 80073be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073c2:	6023      	str	r3, [r4, #0]
 80073c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073c8:	f1ba 0f01 	cmp.w	sl, #1
 80073cc:	f200 8114 	bhi.w	80075f8 <_scanf_float+0x2a4>
 80073d0:	9b01      	ldr	r3, [sp, #4]
 80073d2:	429e      	cmp	r6, r3
 80073d4:	f200 8105 	bhi.w	80075e2 <_scanf_float+0x28e>
 80073d8:	2001      	movs	r0, #1
 80073da:	b007      	add	sp, #28
 80073dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80073e4:	2a0d      	cmp	r2, #13
 80073e6:	d8e8      	bhi.n	80073ba <_scanf_float+0x66>
 80073e8:	a101      	add	r1, pc, #4	@ (adr r1, 80073f0 <_scanf_float+0x9c>)
 80073ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80073ee:	bf00      	nop
 80073f0:	08007539 	.word	0x08007539
 80073f4:	080073bb 	.word	0x080073bb
 80073f8:	080073bb 	.word	0x080073bb
 80073fc:	080073bb 	.word	0x080073bb
 8007400:	08007595 	.word	0x08007595
 8007404:	0800756f 	.word	0x0800756f
 8007408:	080073bb 	.word	0x080073bb
 800740c:	080073bb 	.word	0x080073bb
 8007410:	08007547 	.word	0x08007547
 8007414:	080073bb 	.word	0x080073bb
 8007418:	080073bb 	.word	0x080073bb
 800741c:	080073bb 	.word	0x080073bb
 8007420:	080073bb 	.word	0x080073bb
 8007424:	08007503 	.word	0x08007503
 8007428:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800742c:	e7da      	b.n	80073e4 <_scanf_float+0x90>
 800742e:	290e      	cmp	r1, #14
 8007430:	d8c3      	bhi.n	80073ba <_scanf_float+0x66>
 8007432:	a001      	add	r0, pc, #4	@ (adr r0, 8007438 <_scanf_float+0xe4>)
 8007434:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007438:	080074f3 	.word	0x080074f3
 800743c:	080073bb 	.word	0x080073bb
 8007440:	080074f3 	.word	0x080074f3
 8007444:	08007583 	.word	0x08007583
 8007448:	080073bb 	.word	0x080073bb
 800744c:	08007495 	.word	0x08007495
 8007450:	080074d9 	.word	0x080074d9
 8007454:	080074d9 	.word	0x080074d9
 8007458:	080074d9 	.word	0x080074d9
 800745c:	080074d9 	.word	0x080074d9
 8007460:	080074d9 	.word	0x080074d9
 8007464:	080074d9 	.word	0x080074d9
 8007468:	080074d9 	.word	0x080074d9
 800746c:	080074d9 	.word	0x080074d9
 8007470:	080074d9 	.word	0x080074d9
 8007474:	2b6e      	cmp	r3, #110	@ 0x6e
 8007476:	d809      	bhi.n	800748c <_scanf_float+0x138>
 8007478:	2b60      	cmp	r3, #96	@ 0x60
 800747a:	d8b1      	bhi.n	80073e0 <_scanf_float+0x8c>
 800747c:	2b54      	cmp	r3, #84	@ 0x54
 800747e:	d07b      	beq.n	8007578 <_scanf_float+0x224>
 8007480:	2b59      	cmp	r3, #89	@ 0x59
 8007482:	d19a      	bne.n	80073ba <_scanf_float+0x66>
 8007484:	2d07      	cmp	r5, #7
 8007486:	d198      	bne.n	80073ba <_scanf_float+0x66>
 8007488:	2508      	movs	r5, #8
 800748a:	e02f      	b.n	80074ec <_scanf_float+0x198>
 800748c:	2b74      	cmp	r3, #116	@ 0x74
 800748e:	d073      	beq.n	8007578 <_scanf_float+0x224>
 8007490:	2b79      	cmp	r3, #121	@ 0x79
 8007492:	e7f6      	b.n	8007482 <_scanf_float+0x12e>
 8007494:	6821      	ldr	r1, [r4, #0]
 8007496:	05c8      	lsls	r0, r1, #23
 8007498:	d51e      	bpl.n	80074d8 <_scanf_float+0x184>
 800749a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800749e:	6021      	str	r1, [r4, #0]
 80074a0:	3701      	adds	r7, #1
 80074a2:	f1bb 0f00 	cmp.w	fp, #0
 80074a6:	d003      	beq.n	80074b0 <_scanf_float+0x15c>
 80074a8:	3201      	adds	r2, #1
 80074aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80074ae:	60a2      	str	r2, [r4, #8]
 80074b0:	68a3      	ldr	r3, [r4, #8]
 80074b2:	3b01      	subs	r3, #1
 80074b4:	60a3      	str	r3, [r4, #8]
 80074b6:	6923      	ldr	r3, [r4, #16]
 80074b8:	3301      	adds	r3, #1
 80074ba:	6123      	str	r3, [r4, #16]
 80074bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80074c0:	3b01      	subs	r3, #1
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f8c9 3004 	str.w	r3, [r9, #4]
 80074c8:	f340 8082 	ble.w	80075d0 <_scanf_float+0x27c>
 80074cc:	f8d9 3000 	ldr.w	r3, [r9]
 80074d0:	3301      	adds	r3, #1
 80074d2:	f8c9 3000 	str.w	r3, [r9]
 80074d6:	e762      	b.n	800739e <_scanf_float+0x4a>
 80074d8:	eb1a 0105 	adds.w	r1, sl, r5
 80074dc:	f47f af6d 	bne.w	80073ba <_scanf_float+0x66>
 80074e0:	6822      	ldr	r2, [r4, #0]
 80074e2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80074e6:	6022      	str	r2, [r4, #0]
 80074e8:	460d      	mov	r5, r1
 80074ea:	468a      	mov	sl, r1
 80074ec:	f806 3b01 	strb.w	r3, [r6], #1
 80074f0:	e7de      	b.n	80074b0 <_scanf_float+0x15c>
 80074f2:	6822      	ldr	r2, [r4, #0]
 80074f4:	0610      	lsls	r0, r2, #24
 80074f6:	f57f af60 	bpl.w	80073ba <_scanf_float+0x66>
 80074fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80074fe:	6022      	str	r2, [r4, #0]
 8007500:	e7f4      	b.n	80074ec <_scanf_float+0x198>
 8007502:	f1ba 0f00 	cmp.w	sl, #0
 8007506:	d10c      	bne.n	8007522 <_scanf_float+0x1ce>
 8007508:	b977      	cbnz	r7, 8007528 <_scanf_float+0x1d4>
 800750a:	6822      	ldr	r2, [r4, #0]
 800750c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007510:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007514:	d108      	bne.n	8007528 <_scanf_float+0x1d4>
 8007516:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800751a:	6022      	str	r2, [r4, #0]
 800751c:	f04f 0a01 	mov.w	sl, #1
 8007520:	e7e4      	b.n	80074ec <_scanf_float+0x198>
 8007522:	f1ba 0f02 	cmp.w	sl, #2
 8007526:	d050      	beq.n	80075ca <_scanf_float+0x276>
 8007528:	2d01      	cmp	r5, #1
 800752a:	d002      	beq.n	8007532 <_scanf_float+0x1de>
 800752c:	2d04      	cmp	r5, #4
 800752e:	f47f af44 	bne.w	80073ba <_scanf_float+0x66>
 8007532:	3501      	adds	r5, #1
 8007534:	b2ed      	uxtb	r5, r5
 8007536:	e7d9      	b.n	80074ec <_scanf_float+0x198>
 8007538:	f1ba 0f01 	cmp.w	sl, #1
 800753c:	f47f af3d 	bne.w	80073ba <_scanf_float+0x66>
 8007540:	f04f 0a02 	mov.w	sl, #2
 8007544:	e7d2      	b.n	80074ec <_scanf_float+0x198>
 8007546:	b975      	cbnz	r5, 8007566 <_scanf_float+0x212>
 8007548:	2f00      	cmp	r7, #0
 800754a:	f47f af37 	bne.w	80073bc <_scanf_float+0x68>
 800754e:	6822      	ldr	r2, [r4, #0]
 8007550:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007554:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007558:	f040 8103 	bne.w	8007762 <_scanf_float+0x40e>
 800755c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007560:	6022      	str	r2, [r4, #0]
 8007562:	2501      	movs	r5, #1
 8007564:	e7c2      	b.n	80074ec <_scanf_float+0x198>
 8007566:	2d03      	cmp	r5, #3
 8007568:	d0e3      	beq.n	8007532 <_scanf_float+0x1de>
 800756a:	2d05      	cmp	r5, #5
 800756c:	e7df      	b.n	800752e <_scanf_float+0x1da>
 800756e:	2d02      	cmp	r5, #2
 8007570:	f47f af23 	bne.w	80073ba <_scanf_float+0x66>
 8007574:	2503      	movs	r5, #3
 8007576:	e7b9      	b.n	80074ec <_scanf_float+0x198>
 8007578:	2d06      	cmp	r5, #6
 800757a:	f47f af1e 	bne.w	80073ba <_scanf_float+0x66>
 800757e:	2507      	movs	r5, #7
 8007580:	e7b4      	b.n	80074ec <_scanf_float+0x198>
 8007582:	6822      	ldr	r2, [r4, #0]
 8007584:	0591      	lsls	r1, r2, #22
 8007586:	f57f af18 	bpl.w	80073ba <_scanf_float+0x66>
 800758a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800758e:	6022      	str	r2, [r4, #0]
 8007590:	9702      	str	r7, [sp, #8]
 8007592:	e7ab      	b.n	80074ec <_scanf_float+0x198>
 8007594:	6822      	ldr	r2, [r4, #0]
 8007596:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800759a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800759e:	d005      	beq.n	80075ac <_scanf_float+0x258>
 80075a0:	0550      	lsls	r0, r2, #21
 80075a2:	f57f af0a 	bpl.w	80073ba <_scanf_float+0x66>
 80075a6:	2f00      	cmp	r7, #0
 80075a8:	f000 80db 	beq.w	8007762 <_scanf_float+0x40e>
 80075ac:	0591      	lsls	r1, r2, #22
 80075ae:	bf58      	it	pl
 80075b0:	9902      	ldrpl	r1, [sp, #8]
 80075b2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80075b6:	bf58      	it	pl
 80075b8:	1a79      	subpl	r1, r7, r1
 80075ba:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80075be:	bf58      	it	pl
 80075c0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80075c4:	6022      	str	r2, [r4, #0]
 80075c6:	2700      	movs	r7, #0
 80075c8:	e790      	b.n	80074ec <_scanf_float+0x198>
 80075ca:	f04f 0a03 	mov.w	sl, #3
 80075ce:	e78d      	b.n	80074ec <_scanf_float+0x198>
 80075d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80075d4:	4649      	mov	r1, r9
 80075d6:	4640      	mov	r0, r8
 80075d8:	4798      	blx	r3
 80075da:	2800      	cmp	r0, #0
 80075dc:	f43f aedf 	beq.w	800739e <_scanf_float+0x4a>
 80075e0:	e6eb      	b.n	80073ba <_scanf_float+0x66>
 80075e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80075e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80075ea:	464a      	mov	r2, r9
 80075ec:	4640      	mov	r0, r8
 80075ee:	4798      	blx	r3
 80075f0:	6923      	ldr	r3, [r4, #16]
 80075f2:	3b01      	subs	r3, #1
 80075f4:	6123      	str	r3, [r4, #16]
 80075f6:	e6eb      	b.n	80073d0 <_scanf_float+0x7c>
 80075f8:	1e6b      	subs	r3, r5, #1
 80075fa:	2b06      	cmp	r3, #6
 80075fc:	d824      	bhi.n	8007648 <_scanf_float+0x2f4>
 80075fe:	2d02      	cmp	r5, #2
 8007600:	d836      	bhi.n	8007670 <_scanf_float+0x31c>
 8007602:	9b01      	ldr	r3, [sp, #4]
 8007604:	429e      	cmp	r6, r3
 8007606:	f67f aee7 	bls.w	80073d8 <_scanf_float+0x84>
 800760a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800760e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007612:	464a      	mov	r2, r9
 8007614:	4640      	mov	r0, r8
 8007616:	4798      	blx	r3
 8007618:	6923      	ldr	r3, [r4, #16]
 800761a:	3b01      	subs	r3, #1
 800761c:	6123      	str	r3, [r4, #16]
 800761e:	e7f0      	b.n	8007602 <_scanf_float+0x2ae>
 8007620:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007624:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007628:	464a      	mov	r2, r9
 800762a:	4640      	mov	r0, r8
 800762c:	4798      	blx	r3
 800762e:	6923      	ldr	r3, [r4, #16]
 8007630:	3b01      	subs	r3, #1
 8007632:	6123      	str	r3, [r4, #16]
 8007634:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007638:	fa5f fa8a 	uxtb.w	sl, sl
 800763c:	f1ba 0f02 	cmp.w	sl, #2
 8007640:	d1ee      	bne.n	8007620 <_scanf_float+0x2cc>
 8007642:	3d03      	subs	r5, #3
 8007644:	b2ed      	uxtb	r5, r5
 8007646:	1b76      	subs	r6, r6, r5
 8007648:	6823      	ldr	r3, [r4, #0]
 800764a:	05da      	lsls	r2, r3, #23
 800764c:	d530      	bpl.n	80076b0 <_scanf_float+0x35c>
 800764e:	055b      	lsls	r3, r3, #21
 8007650:	d511      	bpl.n	8007676 <_scanf_float+0x322>
 8007652:	9b01      	ldr	r3, [sp, #4]
 8007654:	429e      	cmp	r6, r3
 8007656:	f67f aebf 	bls.w	80073d8 <_scanf_float+0x84>
 800765a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800765e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007662:	464a      	mov	r2, r9
 8007664:	4640      	mov	r0, r8
 8007666:	4798      	blx	r3
 8007668:	6923      	ldr	r3, [r4, #16]
 800766a:	3b01      	subs	r3, #1
 800766c:	6123      	str	r3, [r4, #16]
 800766e:	e7f0      	b.n	8007652 <_scanf_float+0x2fe>
 8007670:	46aa      	mov	sl, r5
 8007672:	46b3      	mov	fp, r6
 8007674:	e7de      	b.n	8007634 <_scanf_float+0x2e0>
 8007676:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800767a:	6923      	ldr	r3, [r4, #16]
 800767c:	2965      	cmp	r1, #101	@ 0x65
 800767e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007682:	f106 35ff 	add.w	r5, r6, #4294967295
 8007686:	6123      	str	r3, [r4, #16]
 8007688:	d00c      	beq.n	80076a4 <_scanf_float+0x350>
 800768a:	2945      	cmp	r1, #69	@ 0x45
 800768c:	d00a      	beq.n	80076a4 <_scanf_float+0x350>
 800768e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007692:	464a      	mov	r2, r9
 8007694:	4640      	mov	r0, r8
 8007696:	4798      	blx	r3
 8007698:	6923      	ldr	r3, [r4, #16]
 800769a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800769e:	3b01      	subs	r3, #1
 80076a0:	1eb5      	subs	r5, r6, #2
 80076a2:	6123      	str	r3, [r4, #16]
 80076a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80076a8:	464a      	mov	r2, r9
 80076aa:	4640      	mov	r0, r8
 80076ac:	4798      	blx	r3
 80076ae:	462e      	mov	r6, r5
 80076b0:	6822      	ldr	r2, [r4, #0]
 80076b2:	f012 0210 	ands.w	r2, r2, #16
 80076b6:	d001      	beq.n	80076bc <_scanf_float+0x368>
 80076b8:	2000      	movs	r0, #0
 80076ba:	e68e      	b.n	80073da <_scanf_float+0x86>
 80076bc:	7032      	strb	r2, [r6, #0]
 80076be:	6823      	ldr	r3, [r4, #0]
 80076c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80076c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076c8:	d125      	bne.n	8007716 <_scanf_float+0x3c2>
 80076ca:	9b02      	ldr	r3, [sp, #8]
 80076cc:	429f      	cmp	r7, r3
 80076ce:	d00a      	beq.n	80076e6 <_scanf_float+0x392>
 80076d0:	1bda      	subs	r2, r3, r7
 80076d2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80076d6:	429e      	cmp	r6, r3
 80076d8:	bf28      	it	cs
 80076da:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80076de:	4922      	ldr	r1, [pc, #136]	@ (8007768 <_scanf_float+0x414>)
 80076e0:	4630      	mov	r0, r6
 80076e2:	f000 f977 	bl	80079d4 <siprintf>
 80076e6:	9901      	ldr	r1, [sp, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	4640      	mov	r0, r8
 80076ec:	f002 fcf8 	bl	800a0e0 <_strtod_r>
 80076f0:	9b03      	ldr	r3, [sp, #12]
 80076f2:	6821      	ldr	r1, [r4, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f011 0f02 	tst.w	r1, #2
 80076fa:	ec57 6b10 	vmov	r6, r7, d0
 80076fe:	f103 0204 	add.w	r2, r3, #4
 8007702:	d015      	beq.n	8007730 <_scanf_float+0x3dc>
 8007704:	9903      	ldr	r1, [sp, #12]
 8007706:	600a      	str	r2, [r1, #0]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	e9c3 6700 	strd	r6, r7, [r3]
 800770e:	68e3      	ldr	r3, [r4, #12]
 8007710:	3301      	adds	r3, #1
 8007712:	60e3      	str	r3, [r4, #12]
 8007714:	e7d0      	b.n	80076b8 <_scanf_float+0x364>
 8007716:	9b04      	ldr	r3, [sp, #16]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d0e4      	beq.n	80076e6 <_scanf_float+0x392>
 800771c:	9905      	ldr	r1, [sp, #20]
 800771e:	230a      	movs	r3, #10
 8007720:	3101      	adds	r1, #1
 8007722:	4640      	mov	r0, r8
 8007724:	f002 fd5c 	bl	800a1e0 <_strtol_r>
 8007728:	9b04      	ldr	r3, [sp, #16]
 800772a:	9e05      	ldr	r6, [sp, #20]
 800772c:	1ac2      	subs	r2, r0, r3
 800772e:	e7d0      	b.n	80076d2 <_scanf_float+0x37e>
 8007730:	f011 0f04 	tst.w	r1, #4
 8007734:	9903      	ldr	r1, [sp, #12]
 8007736:	600a      	str	r2, [r1, #0]
 8007738:	d1e6      	bne.n	8007708 <_scanf_float+0x3b4>
 800773a:	681d      	ldr	r5, [r3, #0]
 800773c:	4632      	mov	r2, r6
 800773e:	463b      	mov	r3, r7
 8007740:	4630      	mov	r0, r6
 8007742:	4639      	mov	r1, r7
 8007744:	f7f9 fa1a 	bl	8000b7c <__aeabi_dcmpun>
 8007748:	b128      	cbz	r0, 8007756 <_scanf_float+0x402>
 800774a:	4808      	ldr	r0, [pc, #32]	@ (800776c <_scanf_float+0x418>)
 800774c:	f000 fabc 	bl	8007cc8 <nanf>
 8007750:	ed85 0a00 	vstr	s0, [r5]
 8007754:	e7db      	b.n	800770e <_scanf_float+0x3ba>
 8007756:	4630      	mov	r0, r6
 8007758:	4639      	mov	r1, r7
 800775a:	f7f9 fa6d 	bl	8000c38 <__aeabi_d2f>
 800775e:	6028      	str	r0, [r5, #0]
 8007760:	e7d5      	b.n	800770e <_scanf_float+0x3ba>
 8007762:	2700      	movs	r7, #0
 8007764:	e62e      	b.n	80073c4 <_scanf_float+0x70>
 8007766:	bf00      	nop
 8007768:	0800b4a8 	.word	0x0800b4a8
 800776c:	0800b5e9 	.word	0x0800b5e9

08007770 <std>:
 8007770:	2300      	movs	r3, #0
 8007772:	b510      	push	{r4, lr}
 8007774:	4604      	mov	r4, r0
 8007776:	e9c0 3300 	strd	r3, r3, [r0]
 800777a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800777e:	6083      	str	r3, [r0, #8]
 8007780:	8181      	strh	r1, [r0, #12]
 8007782:	6643      	str	r3, [r0, #100]	@ 0x64
 8007784:	81c2      	strh	r2, [r0, #14]
 8007786:	6183      	str	r3, [r0, #24]
 8007788:	4619      	mov	r1, r3
 800778a:	2208      	movs	r2, #8
 800778c:	305c      	adds	r0, #92	@ 0x5c
 800778e:	f000 fa1b 	bl	8007bc8 <memset>
 8007792:	4b0d      	ldr	r3, [pc, #52]	@ (80077c8 <std+0x58>)
 8007794:	6263      	str	r3, [r4, #36]	@ 0x24
 8007796:	4b0d      	ldr	r3, [pc, #52]	@ (80077cc <std+0x5c>)
 8007798:	62a3      	str	r3, [r4, #40]	@ 0x28
 800779a:	4b0d      	ldr	r3, [pc, #52]	@ (80077d0 <std+0x60>)
 800779c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800779e:	4b0d      	ldr	r3, [pc, #52]	@ (80077d4 <std+0x64>)
 80077a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80077a2:	4b0d      	ldr	r3, [pc, #52]	@ (80077d8 <std+0x68>)
 80077a4:	6224      	str	r4, [r4, #32]
 80077a6:	429c      	cmp	r4, r3
 80077a8:	d006      	beq.n	80077b8 <std+0x48>
 80077aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077ae:	4294      	cmp	r4, r2
 80077b0:	d002      	beq.n	80077b8 <std+0x48>
 80077b2:	33d0      	adds	r3, #208	@ 0xd0
 80077b4:	429c      	cmp	r4, r3
 80077b6:	d105      	bne.n	80077c4 <std+0x54>
 80077b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80077bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c0:	f000 ba7e 	b.w	8007cc0 <__retarget_lock_init_recursive>
 80077c4:	bd10      	pop	{r4, pc}
 80077c6:	bf00      	nop
 80077c8:	08007a19 	.word	0x08007a19
 80077cc:	08007a3b 	.word	0x08007a3b
 80077d0:	08007a73 	.word	0x08007a73
 80077d4:	08007a97 	.word	0x08007a97
 80077d8:	20000868 	.word	0x20000868

080077dc <stdio_exit_handler>:
 80077dc:	4a02      	ldr	r2, [pc, #8]	@ (80077e8 <stdio_exit_handler+0xc>)
 80077de:	4903      	ldr	r1, [pc, #12]	@ (80077ec <stdio_exit_handler+0x10>)
 80077e0:	4803      	ldr	r0, [pc, #12]	@ (80077f0 <stdio_exit_handler+0x14>)
 80077e2:	f000 b869 	b.w	80078b8 <_fwalk_sglue>
 80077e6:	bf00      	nop
 80077e8:	20000020 	.word	0x20000020
 80077ec:	0800a821 	.word	0x0800a821
 80077f0:	20000030 	.word	0x20000030

080077f4 <cleanup_stdio>:
 80077f4:	6841      	ldr	r1, [r0, #4]
 80077f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007828 <cleanup_stdio+0x34>)
 80077f8:	4299      	cmp	r1, r3
 80077fa:	b510      	push	{r4, lr}
 80077fc:	4604      	mov	r4, r0
 80077fe:	d001      	beq.n	8007804 <cleanup_stdio+0x10>
 8007800:	f003 f80e 	bl	800a820 <_fflush_r>
 8007804:	68a1      	ldr	r1, [r4, #8]
 8007806:	4b09      	ldr	r3, [pc, #36]	@ (800782c <cleanup_stdio+0x38>)
 8007808:	4299      	cmp	r1, r3
 800780a:	d002      	beq.n	8007812 <cleanup_stdio+0x1e>
 800780c:	4620      	mov	r0, r4
 800780e:	f003 f807 	bl	800a820 <_fflush_r>
 8007812:	68e1      	ldr	r1, [r4, #12]
 8007814:	4b06      	ldr	r3, [pc, #24]	@ (8007830 <cleanup_stdio+0x3c>)
 8007816:	4299      	cmp	r1, r3
 8007818:	d004      	beq.n	8007824 <cleanup_stdio+0x30>
 800781a:	4620      	mov	r0, r4
 800781c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007820:	f002 bffe 	b.w	800a820 <_fflush_r>
 8007824:	bd10      	pop	{r4, pc}
 8007826:	bf00      	nop
 8007828:	20000868 	.word	0x20000868
 800782c:	200008d0 	.word	0x200008d0
 8007830:	20000938 	.word	0x20000938

08007834 <global_stdio_init.part.0>:
 8007834:	b510      	push	{r4, lr}
 8007836:	4b0b      	ldr	r3, [pc, #44]	@ (8007864 <global_stdio_init.part.0+0x30>)
 8007838:	4c0b      	ldr	r4, [pc, #44]	@ (8007868 <global_stdio_init.part.0+0x34>)
 800783a:	4a0c      	ldr	r2, [pc, #48]	@ (800786c <global_stdio_init.part.0+0x38>)
 800783c:	601a      	str	r2, [r3, #0]
 800783e:	4620      	mov	r0, r4
 8007840:	2200      	movs	r2, #0
 8007842:	2104      	movs	r1, #4
 8007844:	f7ff ff94 	bl	8007770 <std>
 8007848:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800784c:	2201      	movs	r2, #1
 800784e:	2109      	movs	r1, #9
 8007850:	f7ff ff8e 	bl	8007770 <std>
 8007854:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007858:	2202      	movs	r2, #2
 800785a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800785e:	2112      	movs	r1, #18
 8007860:	f7ff bf86 	b.w	8007770 <std>
 8007864:	200009a0 	.word	0x200009a0
 8007868:	20000868 	.word	0x20000868
 800786c:	080077dd 	.word	0x080077dd

08007870 <__sfp_lock_acquire>:
 8007870:	4801      	ldr	r0, [pc, #4]	@ (8007878 <__sfp_lock_acquire+0x8>)
 8007872:	f000 ba26 	b.w	8007cc2 <__retarget_lock_acquire_recursive>
 8007876:	bf00      	nop
 8007878:	200009a9 	.word	0x200009a9

0800787c <__sfp_lock_release>:
 800787c:	4801      	ldr	r0, [pc, #4]	@ (8007884 <__sfp_lock_release+0x8>)
 800787e:	f000 ba21 	b.w	8007cc4 <__retarget_lock_release_recursive>
 8007882:	bf00      	nop
 8007884:	200009a9 	.word	0x200009a9

08007888 <__sinit>:
 8007888:	b510      	push	{r4, lr}
 800788a:	4604      	mov	r4, r0
 800788c:	f7ff fff0 	bl	8007870 <__sfp_lock_acquire>
 8007890:	6a23      	ldr	r3, [r4, #32]
 8007892:	b11b      	cbz	r3, 800789c <__sinit+0x14>
 8007894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007898:	f7ff bff0 	b.w	800787c <__sfp_lock_release>
 800789c:	4b04      	ldr	r3, [pc, #16]	@ (80078b0 <__sinit+0x28>)
 800789e:	6223      	str	r3, [r4, #32]
 80078a0:	4b04      	ldr	r3, [pc, #16]	@ (80078b4 <__sinit+0x2c>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1f5      	bne.n	8007894 <__sinit+0xc>
 80078a8:	f7ff ffc4 	bl	8007834 <global_stdio_init.part.0>
 80078ac:	e7f2      	b.n	8007894 <__sinit+0xc>
 80078ae:	bf00      	nop
 80078b0:	080077f5 	.word	0x080077f5
 80078b4:	200009a0 	.word	0x200009a0

080078b8 <_fwalk_sglue>:
 80078b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078bc:	4607      	mov	r7, r0
 80078be:	4688      	mov	r8, r1
 80078c0:	4614      	mov	r4, r2
 80078c2:	2600      	movs	r6, #0
 80078c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078c8:	f1b9 0901 	subs.w	r9, r9, #1
 80078cc:	d505      	bpl.n	80078da <_fwalk_sglue+0x22>
 80078ce:	6824      	ldr	r4, [r4, #0]
 80078d0:	2c00      	cmp	r4, #0
 80078d2:	d1f7      	bne.n	80078c4 <_fwalk_sglue+0xc>
 80078d4:	4630      	mov	r0, r6
 80078d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078da:	89ab      	ldrh	r3, [r5, #12]
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d907      	bls.n	80078f0 <_fwalk_sglue+0x38>
 80078e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078e4:	3301      	adds	r3, #1
 80078e6:	d003      	beq.n	80078f0 <_fwalk_sglue+0x38>
 80078e8:	4629      	mov	r1, r5
 80078ea:	4638      	mov	r0, r7
 80078ec:	47c0      	blx	r8
 80078ee:	4306      	orrs	r6, r0
 80078f0:	3568      	adds	r5, #104	@ 0x68
 80078f2:	e7e9      	b.n	80078c8 <_fwalk_sglue+0x10>

080078f4 <iprintf>:
 80078f4:	b40f      	push	{r0, r1, r2, r3}
 80078f6:	b507      	push	{r0, r1, r2, lr}
 80078f8:	4906      	ldr	r1, [pc, #24]	@ (8007914 <iprintf+0x20>)
 80078fa:	ab04      	add	r3, sp, #16
 80078fc:	6808      	ldr	r0, [r1, #0]
 80078fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007902:	6881      	ldr	r1, [r0, #8]
 8007904:	9301      	str	r3, [sp, #4]
 8007906:	f002 fdef 	bl	800a4e8 <_vfiprintf_r>
 800790a:	b003      	add	sp, #12
 800790c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007910:	b004      	add	sp, #16
 8007912:	4770      	bx	lr
 8007914:	2000002c 	.word	0x2000002c

08007918 <_puts_r>:
 8007918:	6a03      	ldr	r3, [r0, #32]
 800791a:	b570      	push	{r4, r5, r6, lr}
 800791c:	6884      	ldr	r4, [r0, #8]
 800791e:	4605      	mov	r5, r0
 8007920:	460e      	mov	r6, r1
 8007922:	b90b      	cbnz	r3, 8007928 <_puts_r+0x10>
 8007924:	f7ff ffb0 	bl	8007888 <__sinit>
 8007928:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800792a:	07db      	lsls	r3, r3, #31
 800792c:	d405      	bmi.n	800793a <_puts_r+0x22>
 800792e:	89a3      	ldrh	r3, [r4, #12]
 8007930:	0598      	lsls	r0, r3, #22
 8007932:	d402      	bmi.n	800793a <_puts_r+0x22>
 8007934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007936:	f000 f9c4 	bl	8007cc2 <__retarget_lock_acquire_recursive>
 800793a:	89a3      	ldrh	r3, [r4, #12]
 800793c:	0719      	lsls	r1, r3, #28
 800793e:	d502      	bpl.n	8007946 <_puts_r+0x2e>
 8007940:	6923      	ldr	r3, [r4, #16]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d135      	bne.n	80079b2 <_puts_r+0x9a>
 8007946:	4621      	mov	r1, r4
 8007948:	4628      	mov	r0, r5
 800794a:	f000 f8e7 	bl	8007b1c <__swsetup_r>
 800794e:	b380      	cbz	r0, 80079b2 <_puts_r+0x9a>
 8007950:	f04f 35ff 	mov.w	r5, #4294967295
 8007954:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007956:	07da      	lsls	r2, r3, #31
 8007958:	d405      	bmi.n	8007966 <_puts_r+0x4e>
 800795a:	89a3      	ldrh	r3, [r4, #12]
 800795c:	059b      	lsls	r3, r3, #22
 800795e:	d402      	bmi.n	8007966 <_puts_r+0x4e>
 8007960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007962:	f000 f9af 	bl	8007cc4 <__retarget_lock_release_recursive>
 8007966:	4628      	mov	r0, r5
 8007968:	bd70      	pop	{r4, r5, r6, pc}
 800796a:	2b00      	cmp	r3, #0
 800796c:	da04      	bge.n	8007978 <_puts_r+0x60>
 800796e:	69a2      	ldr	r2, [r4, #24]
 8007970:	429a      	cmp	r2, r3
 8007972:	dc17      	bgt.n	80079a4 <_puts_r+0x8c>
 8007974:	290a      	cmp	r1, #10
 8007976:	d015      	beq.n	80079a4 <_puts_r+0x8c>
 8007978:	6823      	ldr	r3, [r4, #0]
 800797a:	1c5a      	adds	r2, r3, #1
 800797c:	6022      	str	r2, [r4, #0]
 800797e:	7019      	strb	r1, [r3, #0]
 8007980:	68a3      	ldr	r3, [r4, #8]
 8007982:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007986:	3b01      	subs	r3, #1
 8007988:	60a3      	str	r3, [r4, #8]
 800798a:	2900      	cmp	r1, #0
 800798c:	d1ed      	bne.n	800796a <_puts_r+0x52>
 800798e:	2b00      	cmp	r3, #0
 8007990:	da11      	bge.n	80079b6 <_puts_r+0x9e>
 8007992:	4622      	mov	r2, r4
 8007994:	210a      	movs	r1, #10
 8007996:	4628      	mov	r0, r5
 8007998:	f000 f881 	bl	8007a9e <__swbuf_r>
 800799c:	3001      	adds	r0, #1
 800799e:	d0d7      	beq.n	8007950 <_puts_r+0x38>
 80079a0:	250a      	movs	r5, #10
 80079a2:	e7d7      	b.n	8007954 <_puts_r+0x3c>
 80079a4:	4622      	mov	r2, r4
 80079a6:	4628      	mov	r0, r5
 80079a8:	f000 f879 	bl	8007a9e <__swbuf_r>
 80079ac:	3001      	adds	r0, #1
 80079ae:	d1e7      	bne.n	8007980 <_puts_r+0x68>
 80079b0:	e7ce      	b.n	8007950 <_puts_r+0x38>
 80079b2:	3e01      	subs	r6, #1
 80079b4:	e7e4      	b.n	8007980 <_puts_r+0x68>
 80079b6:	6823      	ldr	r3, [r4, #0]
 80079b8:	1c5a      	adds	r2, r3, #1
 80079ba:	6022      	str	r2, [r4, #0]
 80079bc:	220a      	movs	r2, #10
 80079be:	701a      	strb	r2, [r3, #0]
 80079c0:	e7ee      	b.n	80079a0 <_puts_r+0x88>
	...

080079c4 <puts>:
 80079c4:	4b02      	ldr	r3, [pc, #8]	@ (80079d0 <puts+0xc>)
 80079c6:	4601      	mov	r1, r0
 80079c8:	6818      	ldr	r0, [r3, #0]
 80079ca:	f7ff bfa5 	b.w	8007918 <_puts_r>
 80079ce:	bf00      	nop
 80079d0:	2000002c 	.word	0x2000002c

080079d4 <siprintf>:
 80079d4:	b40e      	push	{r1, r2, r3}
 80079d6:	b510      	push	{r4, lr}
 80079d8:	b09d      	sub	sp, #116	@ 0x74
 80079da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80079dc:	9002      	str	r0, [sp, #8]
 80079de:	9006      	str	r0, [sp, #24]
 80079e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80079e4:	480a      	ldr	r0, [pc, #40]	@ (8007a10 <siprintf+0x3c>)
 80079e6:	9107      	str	r1, [sp, #28]
 80079e8:	9104      	str	r1, [sp, #16]
 80079ea:	490a      	ldr	r1, [pc, #40]	@ (8007a14 <siprintf+0x40>)
 80079ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80079f0:	9105      	str	r1, [sp, #20]
 80079f2:	2400      	movs	r4, #0
 80079f4:	a902      	add	r1, sp, #8
 80079f6:	6800      	ldr	r0, [r0, #0]
 80079f8:	9301      	str	r3, [sp, #4]
 80079fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80079fc:	f002 fc4e 	bl	800a29c <_svfiprintf_r>
 8007a00:	9b02      	ldr	r3, [sp, #8]
 8007a02:	701c      	strb	r4, [r3, #0]
 8007a04:	b01d      	add	sp, #116	@ 0x74
 8007a06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a0a:	b003      	add	sp, #12
 8007a0c:	4770      	bx	lr
 8007a0e:	bf00      	nop
 8007a10:	2000002c 	.word	0x2000002c
 8007a14:	ffff0208 	.word	0xffff0208

08007a18 <__sread>:
 8007a18:	b510      	push	{r4, lr}
 8007a1a:	460c      	mov	r4, r1
 8007a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a20:	f000 f900 	bl	8007c24 <_read_r>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	bfab      	itete	ge
 8007a28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8007a2c:	181b      	addge	r3, r3, r0
 8007a2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a32:	bfac      	ite	ge
 8007a34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a36:	81a3      	strhlt	r3, [r4, #12]
 8007a38:	bd10      	pop	{r4, pc}

08007a3a <__swrite>:
 8007a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a3e:	461f      	mov	r7, r3
 8007a40:	898b      	ldrh	r3, [r1, #12]
 8007a42:	05db      	lsls	r3, r3, #23
 8007a44:	4605      	mov	r5, r0
 8007a46:	460c      	mov	r4, r1
 8007a48:	4616      	mov	r6, r2
 8007a4a:	d505      	bpl.n	8007a58 <__swrite+0x1e>
 8007a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a50:	2302      	movs	r3, #2
 8007a52:	2200      	movs	r2, #0
 8007a54:	f000 f8d4 	bl	8007c00 <_lseek_r>
 8007a58:	89a3      	ldrh	r3, [r4, #12]
 8007a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a62:	81a3      	strh	r3, [r4, #12]
 8007a64:	4632      	mov	r2, r6
 8007a66:	463b      	mov	r3, r7
 8007a68:	4628      	mov	r0, r5
 8007a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a6e:	f000 b8eb 	b.w	8007c48 <_write_r>

08007a72 <__sseek>:
 8007a72:	b510      	push	{r4, lr}
 8007a74:	460c      	mov	r4, r1
 8007a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a7a:	f000 f8c1 	bl	8007c00 <_lseek_r>
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	89a3      	ldrh	r3, [r4, #12]
 8007a82:	bf15      	itete	ne
 8007a84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a8e:	81a3      	strheq	r3, [r4, #12]
 8007a90:	bf18      	it	ne
 8007a92:	81a3      	strhne	r3, [r4, #12]
 8007a94:	bd10      	pop	{r4, pc}

08007a96 <__sclose>:
 8007a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9a:	f000 b8a1 	b.w	8007be0 <_close_r>

08007a9e <__swbuf_r>:
 8007a9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa0:	460e      	mov	r6, r1
 8007aa2:	4614      	mov	r4, r2
 8007aa4:	4605      	mov	r5, r0
 8007aa6:	b118      	cbz	r0, 8007ab0 <__swbuf_r+0x12>
 8007aa8:	6a03      	ldr	r3, [r0, #32]
 8007aaa:	b90b      	cbnz	r3, 8007ab0 <__swbuf_r+0x12>
 8007aac:	f7ff feec 	bl	8007888 <__sinit>
 8007ab0:	69a3      	ldr	r3, [r4, #24]
 8007ab2:	60a3      	str	r3, [r4, #8]
 8007ab4:	89a3      	ldrh	r3, [r4, #12]
 8007ab6:	071a      	lsls	r2, r3, #28
 8007ab8:	d501      	bpl.n	8007abe <__swbuf_r+0x20>
 8007aba:	6923      	ldr	r3, [r4, #16]
 8007abc:	b943      	cbnz	r3, 8007ad0 <__swbuf_r+0x32>
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	f000 f82b 	bl	8007b1c <__swsetup_r>
 8007ac6:	b118      	cbz	r0, 8007ad0 <__swbuf_r+0x32>
 8007ac8:	f04f 37ff 	mov.w	r7, #4294967295
 8007acc:	4638      	mov	r0, r7
 8007ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ad0:	6823      	ldr	r3, [r4, #0]
 8007ad2:	6922      	ldr	r2, [r4, #16]
 8007ad4:	1a98      	subs	r0, r3, r2
 8007ad6:	6963      	ldr	r3, [r4, #20]
 8007ad8:	b2f6      	uxtb	r6, r6
 8007ada:	4283      	cmp	r3, r0
 8007adc:	4637      	mov	r7, r6
 8007ade:	dc05      	bgt.n	8007aec <__swbuf_r+0x4e>
 8007ae0:	4621      	mov	r1, r4
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	f002 fe9c 	bl	800a820 <_fflush_r>
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	d1ed      	bne.n	8007ac8 <__swbuf_r+0x2a>
 8007aec:	68a3      	ldr	r3, [r4, #8]
 8007aee:	3b01      	subs	r3, #1
 8007af0:	60a3      	str	r3, [r4, #8]
 8007af2:	6823      	ldr	r3, [r4, #0]
 8007af4:	1c5a      	adds	r2, r3, #1
 8007af6:	6022      	str	r2, [r4, #0]
 8007af8:	701e      	strb	r6, [r3, #0]
 8007afa:	6962      	ldr	r2, [r4, #20]
 8007afc:	1c43      	adds	r3, r0, #1
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d004      	beq.n	8007b0c <__swbuf_r+0x6e>
 8007b02:	89a3      	ldrh	r3, [r4, #12]
 8007b04:	07db      	lsls	r3, r3, #31
 8007b06:	d5e1      	bpl.n	8007acc <__swbuf_r+0x2e>
 8007b08:	2e0a      	cmp	r6, #10
 8007b0a:	d1df      	bne.n	8007acc <__swbuf_r+0x2e>
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	4628      	mov	r0, r5
 8007b10:	f002 fe86 	bl	800a820 <_fflush_r>
 8007b14:	2800      	cmp	r0, #0
 8007b16:	d0d9      	beq.n	8007acc <__swbuf_r+0x2e>
 8007b18:	e7d6      	b.n	8007ac8 <__swbuf_r+0x2a>
	...

08007b1c <__swsetup_r>:
 8007b1c:	b538      	push	{r3, r4, r5, lr}
 8007b1e:	4b29      	ldr	r3, [pc, #164]	@ (8007bc4 <__swsetup_r+0xa8>)
 8007b20:	4605      	mov	r5, r0
 8007b22:	6818      	ldr	r0, [r3, #0]
 8007b24:	460c      	mov	r4, r1
 8007b26:	b118      	cbz	r0, 8007b30 <__swsetup_r+0x14>
 8007b28:	6a03      	ldr	r3, [r0, #32]
 8007b2a:	b90b      	cbnz	r3, 8007b30 <__swsetup_r+0x14>
 8007b2c:	f7ff feac 	bl	8007888 <__sinit>
 8007b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b34:	0719      	lsls	r1, r3, #28
 8007b36:	d422      	bmi.n	8007b7e <__swsetup_r+0x62>
 8007b38:	06da      	lsls	r2, r3, #27
 8007b3a:	d407      	bmi.n	8007b4c <__swsetup_r+0x30>
 8007b3c:	2209      	movs	r2, #9
 8007b3e:	602a      	str	r2, [r5, #0]
 8007b40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b44:	81a3      	strh	r3, [r4, #12]
 8007b46:	f04f 30ff 	mov.w	r0, #4294967295
 8007b4a:	e033      	b.n	8007bb4 <__swsetup_r+0x98>
 8007b4c:	0758      	lsls	r0, r3, #29
 8007b4e:	d512      	bpl.n	8007b76 <__swsetup_r+0x5a>
 8007b50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b52:	b141      	cbz	r1, 8007b66 <__swsetup_r+0x4a>
 8007b54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b58:	4299      	cmp	r1, r3
 8007b5a:	d002      	beq.n	8007b62 <__swsetup_r+0x46>
 8007b5c:	4628      	mov	r0, r5
 8007b5e:	f000 ff13 	bl	8008988 <_free_r>
 8007b62:	2300      	movs	r3, #0
 8007b64:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b66:	89a3      	ldrh	r3, [r4, #12]
 8007b68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b6c:	81a3      	strh	r3, [r4, #12]
 8007b6e:	2300      	movs	r3, #0
 8007b70:	6063      	str	r3, [r4, #4]
 8007b72:	6923      	ldr	r3, [r4, #16]
 8007b74:	6023      	str	r3, [r4, #0]
 8007b76:	89a3      	ldrh	r3, [r4, #12]
 8007b78:	f043 0308 	orr.w	r3, r3, #8
 8007b7c:	81a3      	strh	r3, [r4, #12]
 8007b7e:	6923      	ldr	r3, [r4, #16]
 8007b80:	b94b      	cbnz	r3, 8007b96 <__swsetup_r+0x7a>
 8007b82:	89a3      	ldrh	r3, [r4, #12]
 8007b84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b8c:	d003      	beq.n	8007b96 <__swsetup_r+0x7a>
 8007b8e:	4621      	mov	r1, r4
 8007b90:	4628      	mov	r0, r5
 8007b92:	f002 fe93 	bl	800a8bc <__smakebuf_r>
 8007b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b9a:	f013 0201 	ands.w	r2, r3, #1
 8007b9e:	d00a      	beq.n	8007bb6 <__swsetup_r+0x9a>
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	60a2      	str	r2, [r4, #8]
 8007ba4:	6962      	ldr	r2, [r4, #20]
 8007ba6:	4252      	negs	r2, r2
 8007ba8:	61a2      	str	r2, [r4, #24]
 8007baa:	6922      	ldr	r2, [r4, #16]
 8007bac:	b942      	cbnz	r2, 8007bc0 <__swsetup_r+0xa4>
 8007bae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007bb2:	d1c5      	bne.n	8007b40 <__swsetup_r+0x24>
 8007bb4:	bd38      	pop	{r3, r4, r5, pc}
 8007bb6:	0799      	lsls	r1, r3, #30
 8007bb8:	bf58      	it	pl
 8007bba:	6962      	ldrpl	r2, [r4, #20]
 8007bbc:	60a2      	str	r2, [r4, #8]
 8007bbe:	e7f4      	b.n	8007baa <__swsetup_r+0x8e>
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	e7f7      	b.n	8007bb4 <__swsetup_r+0x98>
 8007bc4:	2000002c 	.word	0x2000002c

08007bc8 <memset>:
 8007bc8:	4402      	add	r2, r0
 8007bca:	4603      	mov	r3, r0
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d100      	bne.n	8007bd2 <memset+0xa>
 8007bd0:	4770      	bx	lr
 8007bd2:	f803 1b01 	strb.w	r1, [r3], #1
 8007bd6:	e7f9      	b.n	8007bcc <memset+0x4>

08007bd8 <_localeconv_r>:
 8007bd8:	4800      	ldr	r0, [pc, #0]	@ (8007bdc <_localeconv_r+0x4>)
 8007bda:	4770      	bx	lr
 8007bdc:	2000016c 	.word	0x2000016c

08007be0 <_close_r>:
 8007be0:	b538      	push	{r3, r4, r5, lr}
 8007be2:	4d06      	ldr	r5, [pc, #24]	@ (8007bfc <_close_r+0x1c>)
 8007be4:	2300      	movs	r3, #0
 8007be6:	4604      	mov	r4, r0
 8007be8:	4608      	mov	r0, r1
 8007bea:	602b      	str	r3, [r5, #0]
 8007bec:	f7fa fc80 	bl	80024f0 <_close>
 8007bf0:	1c43      	adds	r3, r0, #1
 8007bf2:	d102      	bne.n	8007bfa <_close_r+0x1a>
 8007bf4:	682b      	ldr	r3, [r5, #0]
 8007bf6:	b103      	cbz	r3, 8007bfa <_close_r+0x1a>
 8007bf8:	6023      	str	r3, [r4, #0]
 8007bfa:	bd38      	pop	{r3, r4, r5, pc}
 8007bfc:	200009a4 	.word	0x200009a4

08007c00 <_lseek_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	4d07      	ldr	r5, [pc, #28]	@ (8007c20 <_lseek_r+0x20>)
 8007c04:	4604      	mov	r4, r0
 8007c06:	4608      	mov	r0, r1
 8007c08:	4611      	mov	r1, r2
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	602a      	str	r2, [r5, #0]
 8007c0e:	461a      	mov	r2, r3
 8007c10:	f7fa fc95 	bl	800253e <_lseek>
 8007c14:	1c43      	adds	r3, r0, #1
 8007c16:	d102      	bne.n	8007c1e <_lseek_r+0x1e>
 8007c18:	682b      	ldr	r3, [r5, #0]
 8007c1a:	b103      	cbz	r3, 8007c1e <_lseek_r+0x1e>
 8007c1c:	6023      	str	r3, [r4, #0]
 8007c1e:	bd38      	pop	{r3, r4, r5, pc}
 8007c20:	200009a4 	.word	0x200009a4

08007c24 <_read_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	4d07      	ldr	r5, [pc, #28]	@ (8007c44 <_read_r+0x20>)
 8007c28:	4604      	mov	r4, r0
 8007c2a:	4608      	mov	r0, r1
 8007c2c:	4611      	mov	r1, r2
 8007c2e:	2200      	movs	r2, #0
 8007c30:	602a      	str	r2, [r5, #0]
 8007c32:	461a      	mov	r2, r3
 8007c34:	f7fa fc23 	bl	800247e <_read>
 8007c38:	1c43      	adds	r3, r0, #1
 8007c3a:	d102      	bne.n	8007c42 <_read_r+0x1e>
 8007c3c:	682b      	ldr	r3, [r5, #0]
 8007c3e:	b103      	cbz	r3, 8007c42 <_read_r+0x1e>
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	bd38      	pop	{r3, r4, r5, pc}
 8007c44:	200009a4 	.word	0x200009a4

08007c48 <_write_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4d07      	ldr	r5, [pc, #28]	@ (8007c68 <_write_r+0x20>)
 8007c4c:	4604      	mov	r4, r0
 8007c4e:	4608      	mov	r0, r1
 8007c50:	4611      	mov	r1, r2
 8007c52:	2200      	movs	r2, #0
 8007c54:	602a      	str	r2, [r5, #0]
 8007c56:	461a      	mov	r2, r3
 8007c58:	f7fa fc2e 	bl	80024b8 <_write>
 8007c5c:	1c43      	adds	r3, r0, #1
 8007c5e:	d102      	bne.n	8007c66 <_write_r+0x1e>
 8007c60:	682b      	ldr	r3, [r5, #0]
 8007c62:	b103      	cbz	r3, 8007c66 <_write_r+0x1e>
 8007c64:	6023      	str	r3, [r4, #0]
 8007c66:	bd38      	pop	{r3, r4, r5, pc}
 8007c68:	200009a4 	.word	0x200009a4

08007c6c <__errno>:
 8007c6c:	4b01      	ldr	r3, [pc, #4]	@ (8007c74 <__errno+0x8>)
 8007c6e:	6818      	ldr	r0, [r3, #0]
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	2000002c 	.word	0x2000002c

08007c78 <__libc_init_array>:
 8007c78:	b570      	push	{r4, r5, r6, lr}
 8007c7a:	4d0d      	ldr	r5, [pc, #52]	@ (8007cb0 <__libc_init_array+0x38>)
 8007c7c:	4c0d      	ldr	r4, [pc, #52]	@ (8007cb4 <__libc_init_array+0x3c>)
 8007c7e:	1b64      	subs	r4, r4, r5
 8007c80:	10a4      	asrs	r4, r4, #2
 8007c82:	2600      	movs	r6, #0
 8007c84:	42a6      	cmp	r6, r4
 8007c86:	d109      	bne.n	8007c9c <__libc_init_array+0x24>
 8007c88:	4d0b      	ldr	r5, [pc, #44]	@ (8007cb8 <__libc_init_array+0x40>)
 8007c8a:	4c0c      	ldr	r4, [pc, #48]	@ (8007cbc <__libc_init_array+0x44>)
 8007c8c:	f003 fae6 	bl	800b25c <_init>
 8007c90:	1b64      	subs	r4, r4, r5
 8007c92:	10a4      	asrs	r4, r4, #2
 8007c94:	2600      	movs	r6, #0
 8007c96:	42a6      	cmp	r6, r4
 8007c98:	d105      	bne.n	8007ca6 <__libc_init_array+0x2e>
 8007c9a:	bd70      	pop	{r4, r5, r6, pc}
 8007c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ca0:	4798      	blx	r3
 8007ca2:	3601      	adds	r6, #1
 8007ca4:	e7ee      	b.n	8007c84 <__libc_init_array+0xc>
 8007ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007caa:	4798      	blx	r3
 8007cac:	3601      	adds	r6, #1
 8007cae:	e7f2      	b.n	8007c96 <__libc_init_array+0x1e>
 8007cb0:	0800b8a4 	.word	0x0800b8a4
 8007cb4:	0800b8a4 	.word	0x0800b8a4
 8007cb8:	0800b8a4 	.word	0x0800b8a4
 8007cbc:	0800b8a8 	.word	0x0800b8a8

08007cc0 <__retarget_lock_init_recursive>:
 8007cc0:	4770      	bx	lr

08007cc2 <__retarget_lock_acquire_recursive>:
 8007cc2:	4770      	bx	lr

08007cc4 <__retarget_lock_release_recursive>:
 8007cc4:	4770      	bx	lr
	...

08007cc8 <nanf>:
 8007cc8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007cd0 <nanf+0x8>
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	7fc00000 	.word	0x7fc00000

08007cd4 <quorem>:
 8007cd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd8:	6903      	ldr	r3, [r0, #16]
 8007cda:	690c      	ldr	r4, [r1, #16]
 8007cdc:	42a3      	cmp	r3, r4
 8007cde:	4607      	mov	r7, r0
 8007ce0:	db7e      	blt.n	8007de0 <quorem+0x10c>
 8007ce2:	3c01      	subs	r4, #1
 8007ce4:	f101 0814 	add.w	r8, r1, #20
 8007ce8:	00a3      	lsls	r3, r4, #2
 8007cea:	f100 0514 	add.w	r5, r0, #20
 8007cee:	9300      	str	r3, [sp, #0]
 8007cf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cf4:	9301      	str	r3, [sp, #4]
 8007cf6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	429a      	cmp	r2, r3
 8007d02:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d06:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d0a:	d32e      	bcc.n	8007d6a <quorem+0x96>
 8007d0c:	f04f 0a00 	mov.w	sl, #0
 8007d10:	46c4      	mov	ip, r8
 8007d12:	46ae      	mov	lr, r5
 8007d14:	46d3      	mov	fp, sl
 8007d16:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d1a:	b298      	uxth	r0, r3
 8007d1c:	fb06 a000 	mla	r0, r6, r0, sl
 8007d20:	0c02      	lsrs	r2, r0, #16
 8007d22:	0c1b      	lsrs	r3, r3, #16
 8007d24:	fb06 2303 	mla	r3, r6, r3, r2
 8007d28:	f8de 2000 	ldr.w	r2, [lr]
 8007d2c:	b280      	uxth	r0, r0
 8007d2e:	b292      	uxth	r2, r2
 8007d30:	1a12      	subs	r2, r2, r0
 8007d32:	445a      	add	r2, fp
 8007d34:	f8de 0000 	ldr.w	r0, [lr]
 8007d38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d42:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d46:	b292      	uxth	r2, r2
 8007d48:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d4c:	45e1      	cmp	r9, ip
 8007d4e:	f84e 2b04 	str.w	r2, [lr], #4
 8007d52:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d56:	d2de      	bcs.n	8007d16 <quorem+0x42>
 8007d58:	9b00      	ldr	r3, [sp, #0]
 8007d5a:	58eb      	ldr	r3, [r5, r3]
 8007d5c:	b92b      	cbnz	r3, 8007d6a <quorem+0x96>
 8007d5e:	9b01      	ldr	r3, [sp, #4]
 8007d60:	3b04      	subs	r3, #4
 8007d62:	429d      	cmp	r5, r3
 8007d64:	461a      	mov	r2, r3
 8007d66:	d32f      	bcc.n	8007dc8 <quorem+0xf4>
 8007d68:	613c      	str	r4, [r7, #16]
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	f001 f9c8 	bl	8009100 <__mcmp>
 8007d70:	2800      	cmp	r0, #0
 8007d72:	db25      	blt.n	8007dc0 <quorem+0xec>
 8007d74:	4629      	mov	r1, r5
 8007d76:	2000      	movs	r0, #0
 8007d78:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d7c:	f8d1 c000 	ldr.w	ip, [r1]
 8007d80:	fa1f fe82 	uxth.w	lr, r2
 8007d84:	fa1f f38c 	uxth.w	r3, ip
 8007d88:	eba3 030e 	sub.w	r3, r3, lr
 8007d8c:	4403      	add	r3, r0
 8007d8e:	0c12      	lsrs	r2, r2, #16
 8007d90:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d94:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d9e:	45c1      	cmp	r9, r8
 8007da0:	f841 3b04 	str.w	r3, [r1], #4
 8007da4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007da8:	d2e6      	bcs.n	8007d78 <quorem+0xa4>
 8007daa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007db2:	b922      	cbnz	r2, 8007dbe <quorem+0xea>
 8007db4:	3b04      	subs	r3, #4
 8007db6:	429d      	cmp	r5, r3
 8007db8:	461a      	mov	r2, r3
 8007dba:	d30b      	bcc.n	8007dd4 <quorem+0x100>
 8007dbc:	613c      	str	r4, [r7, #16]
 8007dbe:	3601      	adds	r6, #1
 8007dc0:	4630      	mov	r0, r6
 8007dc2:	b003      	add	sp, #12
 8007dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc8:	6812      	ldr	r2, [r2, #0]
 8007dca:	3b04      	subs	r3, #4
 8007dcc:	2a00      	cmp	r2, #0
 8007dce:	d1cb      	bne.n	8007d68 <quorem+0x94>
 8007dd0:	3c01      	subs	r4, #1
 8007dd2:	e7c6      	b.n	8007d62 <quorem+0x8e>
 8007dd4:	6812      	ldr	r2, [r2, #0]
 8007dd6:	3b04      	subs	r3, #4
 8007dd8:	2a00      	cmp	r2, #0
 8007dda:	d1ef      	bne.n	8007dbc <quorem+0xe8>
 8007ddc:	3c01      	subs	r4, #1
 8007dde:	e7ea      	b.n	8007db6 <quorem+0xe2>
 8007de0:	2000      	movs	r0, #0
 8007de2:	e7ee      	b.n	8007dc2 <quorem+0xee>
 8007de4:	0000      	movs	r0, r0
	...

08007de8 <_dtoa_r>:
 8007de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dec:	69c7      	ldr	r7, [r0, #28]
 8007dee:	b097      	sub	sp, #92	@ 0x5c
 8007df0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007df4:	ec55 4b10 	vmov	r4, r5, d0
 8007df8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007dfa:	9107      	str	r1, [sp, #28]
 8007dfc:	4681      	mov	r9, r0
 8007dfe:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e00:	9311      	str	r3, [sp, #68]	@ 0x44
 8007e02:	b97f      	cbnz	r7, 8007e24 <_dtoa_r+0x3c>
 8007e04:	2010      	movs	r0, #16
 8007e06:	f000 fe09 	bl	8008a1c <malloc>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007e10:	b920      	cbnz	r0, 8007e1c <_dtoa_r+0x34>
 8007e12:	4ba9      	ldr	r3, [pc, #676]	@ (80080b8 <_dtoa_r+0x2d0>)
 8007e14:	21ef      	movs	r1, #239	@ 0xef
 8007e16:	48a9      	ldr	r0, [pc, #676]	@ (80080bc <_dtoa_r+0x2d4>)
 8007e18:	f002 fe02 	bl	800aa20 <__assert_func>
 8007e1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e20:	6007      	str	r7, [r0, #0]
 8007e22:	60c7      	str	r7, [r0, #12]
 8007e24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007e28:	6819      	ldr	r1, [r3, #0]
 8007e2a:	b159      	cbz	r1, 8007e44 <_dtoa_r+0x5c>
 8007e2c:	685a      	ldr	r2, [r3, #4]
 8007e2e:	604a      	str	r2, [r1, #4]
 8007e30:	2301      	movs	r3, #1
 8007e32:	4093      	lsls	r3, r2
 8007e34:	608b      	str	r3, [r1, #8]
 8007e36:	4648      	mov	r0, r9
 8007e38:	f000 fee6 	bl	8008c08 <_Bfree>
 8007e3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007e40:	2200      	movs	r2, #0
 8007e42:	601a      	str	r2, [r3, #0]
 8007e44:	1e2b      	subs	r3, r5, #0
 8007e46:	bfb9      	ittee	lt
 8007e48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e4c:	9305      	strlt	r3, [sp, #20]
 8007e4e:	2300      	movge	r3, #0
 8007e50:	6033      	strge	r3, [r6, #0]
 8007e52:	9f05      	ldr	r7, [sp, #20]
 8007e54:	4b9a      	ldr	r3, [pc, #616]	@ (80080c0 <_dtoa_r+0x2d8>)
 8007e56:	bfbc      	itt	lt
 8007e58:	2201      	movlt	r2, #1
 8007e5a:	6032      	strlt	r2, [r6, #0]
 8007e5c:	43bb      	bics	r3, r7
 8007e5e:	d112      	bne.n	8007e86 <_dtoa_r+0x9e>
 8007e60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007e62:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e66:	6013      	str	r3, [r2, #0]
 8007e68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e6c:	4323      	orrs	r3, r4
 8007e6e:	f000 855a 	beq.w	8008926 <_dtoa_r+0xb3e>
 8007e72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80080d4 <_dtoa_r+0x2ec>
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 855c 	beq.w	8008936 <_dtoa_r+0xb4e>
 8007e7e:	f10a 0303 	add.w	r3, sl, #3
 8007e82:	f000 bd56 	b.w	8008932 <_dtoa_r+0xb4a>
 8007e86:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	ec51 0b17 	vmov	r0, r1, d7
 8007e90:	2300      	movs	r3, #0
 8007e92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007e96:	f7f8 fe3f 	bl	8000b18 <__aeabi_dcmpeq>
 8007e9a:	4680      	mov	r8, r0
 8007e9c:	b158      	cbz	r0, 8007eb6 <_dtoa_r+0xce>
 8007e9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	6013      	str	r3, [r2, #0]
 8007ea4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ea6:	b113      	cbz	r3, 8007eae <_dtoa_r+0xc6>
 8007ea8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007eaa:	4b86      	ldr	r3, [pc, #536]	@ (80080c4 <_dtoa_r+0x2dc>)
 8007eac:	6013      	str	r3, [r2, #0]
 8007eae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80080d8 <_dtoa_r+0x2f0>
 8007eb2:	f000 bd40 	b.w	8008936 <_dtoa_r+0xb4e>
 8007eb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007eba:	aa14      	add	r2, sp, #80	@ 0x50
 8007ebc:	a915      	add	r1, sp, #84	@ 0x54
 8007ebe:	4648      	mov	r0, r9
 8007ec0:	f001 fa3e 	bl	8009340 <__d2b>
 8007ec4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007ec8:	9002      	str	r0, [sp, #8]
 8007eca:	2e00      	cmp	r6, #0
 8007ecc:	d078      	beq.n	8007fc0 <_dtoa_r+0x1d8>
 8007ece:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ed0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ed8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007edc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007ee0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ee4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007ee8:	4619      	mov	r1, r3
 8007eea:	2200      	movs	r2, #0
 8007eec:	4b76      	ldr	r3, [pc, #472]	@ (80080c8 <_dtoa_r+0x2e0>)
 8007eee:	f7f8 f9f3 	bl	80002d8 <__aeabi_dsub>
 8007ef2:	a36b      	add	r3, pc, #428	@ (adr r3, 80080a0 <_dtoa_r+0x2b8>)
 8007ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef8:	f7f8 fba6 	bl	8000648 <__aeabi_dmul>
 8007efc:	a36a      	add	r3, pc, #424	@ (adr r3, 80080a8 <_dtoa_r+0x2c0>)
 8007efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f02:	f7f8 f9eb 	bl	80002dc <__adddf3>
 8007f06:	4604      	mov	r4, r0
 8007f08:	4630      	mov	r0, r6
 8007f0a:	460d      	mov	r5, r1
 8007f0c:	f7f8 fb32 	bl	8000574 <__aeabi_i2d>
 8007f10:	a367      	add	r3, pc, #412	@ (adr r3, 80080b0 <_dtoa_r+0x2c8>)
 8007f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f16:	f7f8 fb97 	bl	8000648 <__aeabi_dmul>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4620      	mov	r0, r4
 8007f20:	4629      	mov	r1, r5
 8007f22:	f7f8 f9db 	bl	80002dc <__adddf3>
 8007f26:	4604      	mov	r4, r0
 8007f28:	460d      	mov	r5, r1
 8007f2a:	f7f8 fe3d 	bl	8000ba8 <__aeabi_d2iz>
 8007f2e:	2200      	movs	r2, #0
 8007f30:	4607      	mov	r7, r0
 8007f32:	2300      	movs	r3, #0
 8007f34:	4620      	mov	r0, r4
 8007f36:	4629      	mov	r1, r5
 8007f38:	f7f8 fdf8 	bl	8000b2c <__aeabi_dcmplt>
 8007f3c:	b140      	cbz	r0, 8007f50 <_dtoa_r+0x168>
 8007f3e:	4638      	mov	r0, r7
 8007f40:	f7f8 fb18 	bl	8000574 <__aeabi_i2d>
 8007f44:	4622      	mov	r2, r4
 8007f46:	462b      	mov	r3, r5
 8007f48:	f7f8 fde6 	bl	8000b18 <__aeabi_dcmpeq>
 8007f4c:	b900      	cbnz	r0, 8007f50 <_dtoa_r+0x168>
 8007f4e:	3f01      	subs	r7, #1
 8007f50:	2f16      	cmp	r7, #22
 8007f52:	d852      	bhi.n	8007ffa <_dtoa_r+0x212>
 8007f54:	4b5d      	ldr	r3, [pc, #372]	@ (80080cc <_dtoa_r+0x2e4>)
 8007f56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f62:	f7f8 fde3 	bl	8000b2c <__aeabi_dcmplt>
 8007f66:	2800      	cmp	r0, #0
 8007f68:	d049      	beq.n	8007ffe <_dtoa_r+0x216>
 8007f6a:	3f01      	subs	r7, #1
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f72:	1b9b      	subs	r3, r3, r6
 8007f74:	1e5a      	subs	r2, r3, #1
 8007f76:	bf45      	ittet	mi
 8007f78:	f1c3 0301 	rsbmi	r3, r3, #1
 8007f7c:	9300      	strmi	r3, [sp, #0]
 8007f7e:	2300      	movpl	r3, #0
 8007f80:	2300      	movmi	r3, #0
 8007f82:	9206      	str	r2, [sp, #24]
 8007f84:	bf54      	ite	pl
 8007f86:	9300      	strpl	r3, [sp, #0]
 8007f88:	9306      	strmi	r3, [sp, #24]
 8007f8a:	2f00      	cmp	r7, #0
 8007f8c:	db39      	blt.n	8008002 <_dtoa_r+0x21a>
 8007f8e:	9b06      	ldr	r3, [sp, #24]
 8007f90:	970d      	str	r7, [sp, #52]	@ 0x34
 8007f92:	443b      	add	r3, r7
 8007f94:	9306      	str	r3, [sp, #24]
 8007f96:	2300      	movs	r3, #0
 8007f98:	9308      	str	r3, [sp, #32]
 8007f9a:	9b07      	ldr	r3, [sp, #28]
 8007f9c:	2b09      	cmp	r3, #9
 8007f9e:	d863      	bhi.n	8008068 <_dtoa_r+0x280>
 8007fa0:	2b05      	cmp	r3, #5
 8007fa2:	bfc4      	itt	gt
 8007fa4:	3b04      	subgt	r3, #4
 8007fa6:	9307      	strgt	r3, [sp, #28]
 8007fa8:	9b07      	ldr	r3, [sp, #28]
 8007faa:	f1a3 0302 	sub.w	r3, r3, #2
 8007fae:	bfcc      	ite	gt
 8007fb0:	2400      	movgt	r4, #0
 8007fb2:	2401      	movle	r4, #1
 8007fb4:	2b03      	cmp	r3, #3
 8007fb6:	d863      	bhi.n	8008080 <_dtoa_r+0x298>
 8007fb8:	e8df f003 	tbb	[pc, r3]
 8007fbc:	2b375452 	.word	0x2b375452
 8007fc0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007fc4:	441e      	add	r6, r3
 8007fc6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007fca:	2b20      	cmp	r3, #32
 8007fcc:	bfc1      	itttt	gt
 8007fce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007fd2:	409f      	lslgt	r7, r3
 8007fd4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007fd8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007fdc:	bfd6      	itet	le
 8007fde:	f1c3 0320 	rsble	r3, r3, #32
 8007fe2:	ea47 0003 	orrgt.w	r0, r7, r3
 8007fe6:	fa04 f003 	lslle.w	r0, r4, r3
 8007fea:	f7f8 fab3 	bl	8000554 <__aeabi_ui2d>
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ff4:	3e01      	subs	r6, #1
 8007ff6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007ff8:	e776      	b.n	8007ee8 <_dtoa_r+0x100>
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e7b7      	b.n	8007f6e <_dtoa_r+0x186>
 8007ffe:	9010      	str	r0, [sp, #64]	@ 0x40
 8008000:	e7b6      	b.n	8007f70 <_dtoa_r+0x188>
 8008002:	9b00      	ldr	r3, [sp, #0]
 8008004:	1bdb      	subs	r3, r3, r7
 8008006:	9300      	str	r3, [sp, #0]
 8008008:	427b      	negs	r3, r7
 800800a:	9308      	str	r3, [sp, #32]
 800800c:	2300      	movs	r3, #0
 800800e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008010:	e7c3      	b.n	8007f9a <_dtoa_r+0x1b2>
 8008012:	2301      	movs	r3, #1
 8008014:	9309      	str	r3, [sp, #36]	@ 0x24
 8008016:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008018:	eb07 0b03 	add.w	fp, r7, r3
 800801c:	f10b 0301 	add.w	r3, fp, #1
 8008020:	2b01      	cmp	r3, #1
 8008022:	9303      	str	r3, [sp, #12]
 8008024:	bfb8      	it	lt
 8008026:	2301      	movlt	r3, #1
 8008028:	e006      	b.n	8008038 <_dtoa_r+0x250>
 800802a:	2301      	movs	r3, #1
 800802c:	9309      	str	r3, [sp, #36]	@ 0x24
 800802e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008030:	2b00      	cmp	r3, #0
 8008032:	dd28      	ble.n	8008086 <_dtoa_r+0x29e>
 8008034:	469b      	mov	fp, r3
 8008036:	9303      	str	r3, [sp, #12]
 8008038:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800803c:	2100      	movs	r1, #0
 800803e:	2204      	movs	r2, #4
 8008040:	f102 0514 	add.w	r5, r2, #20
 8008044:	429d      	cmp	r5, r3
 8008046:	d926      	bls.n	8008096 <_dtoa_r+0x2ae>
 8008048:	6041      	str	r1, [r0, #4]
 800804a:	4648      	mov	r0, r9
 800804c:	f000 fd9c 	bl	8008b88 <_Balloc>
 8008050:	4682      	mov	sl, r0
 8008052:	2800      	cmp	r0, #0
 8008054:	d142      	bne.n	80080dc <_dtoa_r+0x2f4>
 8008056:	4b1e      	ldr	r3, [pc, #120]	@ (80080d0 <_dtoa_r+0x2e8>)
 8008058:	4602      	mov	r2, r0
 800805a:	f240 11af 	movw	r1, #431	@ 0x1af
 800805e:	e6da      	b.n	8007e16 <_dtoa_r+0x2e>
 8008060:	2300      	movs	r3, #0
 8008062:	e7e3      	b.n	800802c <_dtoa_r+0x244>
 8008064:	2300      	movs	r3, #0
 8008066:	e7d5      	b.n	8008014 <_dtoa_r+0x22c>
 8008068:	2401      	movs	r4, #1
 800806a:	2300      	movs	r3, #0
 800806c:	9307      	str	r3, [sp, #28]
 800806e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008070:	f04f 3bff 	mov.w	fp, #4294967295
 8008074:	2200      	movs	r2, #0
 8008076:	f8cd b00c 	str.w	fp, [sp, #12]
 800807a:	2312      	movs	r3, #18
 800807c:	920c      	str	r2, [sp, #48]	@ 0x30
 800807e:	e7db      	b.n	8008038 <_dtoa_r+0x250>
 8008080:	2301      	movs	r3, #1
 8008082:	9309      	str	r3, [sp, #36]	@ 0x24
 8008084:	e7f4      	b.n	8008070 <_dtoa_r+0x288>
 8008086:	f04f 0b01 	mov.w	fp, #1
 800808a:	f8cd b00c 	str.w	fp, [sp, #12]
 800808e:	465b      	mov	r3, fp
 8008090:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008094:	e7d0      	b.n	8008038 <_dtoa_r+0x250>
 8008096:	3101      	adds	r1, #1
 8008098:	0052      	lsls	r2, r2, #1
 800809a:	e7d1      	b.n	8008040 <_dtoa_r+0x258>
 800809c:	f3af 8000 	nop.w
 80080a0:	636f4361 	.word	0x636f4361
 80080a4:	3fd287a7 	.word	0x3fd287a7
 80080a8:	8b60c8b3 	.word	0x8b60c8b3
 80080ac:	3fc68a28 	.word	0x3fc68a28
 80080b0:	509f79fb 	.word	0x509f79fb
 80080b4:	3fd34413 	.word	0x3fd34413
 80080b8:	0800b4ba 	.word	0x0800b4ba
 80080bc:	0800b4d1 	.word	0x0800b4d1
 80080c0:	7ff00000 	.word	0x7ff00000
 80080c4:	0800b485 	.word	0x0800b485
 80080c8:	3ff80000 	.word	0x3ff80000
 80080cc:	0800b680 	.word	0x0800b680
 80080d0:	0800b529 	.word	0x0800b529
 80080d4:	0800b4b6 	.word	0x0800b4b6
 80080d8:	0800b484 	.word	0x0800b484
 80080dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80080e0:	6018      	str	r0, [r3, #0]
 80080e2:	9b03      	ldr	r3, [sp, #12]
 80080e4:	2b0e      	cmp	r3, #14
 80080e6:	f200 80a1 	bhi.w	800822c <_dtoa_r+0x444>
 80080ea:	2c00      	cmp	r4, #0
 80080ec:	f000 809e 	beq.w	800822c <_dtoa_r+0x444>
 80080f0:	2f00      	cmp	r7, #0
 80080f2:	dd33      	ble.n	800815c <_dtoa_r+0x374>
 80080f4:	4b9c      	ldr	r3, [pc, #624]	@ (8008368 <_dtoa_r+0x580>)
 80080f6:	f007 020f 	and.w	r2, r7, #15
 80080fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080fe:	ed93 7b00 	vldr	d7, [r3]
 8008102:	05f8      	lsls	r0, r7, #23
 8008104:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008108:	ea4f 1427 	mov.w	r4, r7, asr #4
 800810c:	d516      	bpl.n	800813c <_dtoa_r+0x354>
 800810e:	4b97      	ldr	r3, [pc, #604]	@ (800836c <_dtoa_r+0x584>)
 8008110:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008114:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008118:	f7f8 fbc0 	bl	800089c <__aeabi_ddiv>
 800811c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008120:	f004 040f 	and.w	r4, r4, #15
 8008124:	2603      	movs	r6, #3
 8008126:	4d91      	ldr	r5, [pc, #580]	@ (800836c <_dtoa_r+0x584>)
 8008128:	b954      	cbnz	r4, 8008140 <_dtoa_r+0x358>
 800812a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800812e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008132:	f7f8 fbb3 	bl	800089c <__aeabi_ddiv>
 8008136:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800813a:	e028      	b.n	800818e <_dtoa_r+0x3a6>
 800813c:	2602      	movs	r6, #2
 800813e:	e7f2      	b.n	8008126 <_dtoa_r+0x33e>
 8008140:	07e1      	lsls	r1, r4, #31
 8008142:	d508      	bpl.n	8008156 <_dtoa_r+0x36e>
 8008144:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008148:	e9d5 2300 	ldrd	r2, r3, [r5]
 800814c:	f7f8 fa7c 	bl	8000648 <__aeabi_dmul>
 8008150:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008154:	3601      	adds	r6, #1
 8008156:	1064      	asrs	r4, r4, #1
 8008158:	3508      	adds	r5, #8
 800815a:	e7e5      	b.n	8008128 <_dtoa_r+0x340>
 800815c:	f000 80af 	beq.w	80082be <_dtoa_r+0x4d6>
 8008160:	427c      	negs	r4, r7
 8008162:	4b81      	ldr	r3, [pc, #516]	@ (8008368 <_dtoa_r+0x580>)
 8008164:	4d81      	ldr	r5, [pc, #516]	@ (800836c <_dtoa_r+0x584>)
 8008166:	f004 020f 	and.w	r2, r4, #15
 800816a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800816e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008172:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008176:	f7f8 fa67 	bl	8000648 <__aeabi_dmul>
 800817a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800817e:	1124      	asrs	r4, r4, #4
 8008180:	2300      	movs	r3, #0
 8008182:	2602      	movs	r6, #2
 8008184:	2c00      	cmp	r4, #0
 8008186:	f040 808f 	bne.w	80082a8 <_dtoa_r+0x4c0>
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1d3      	bne.n	8008136 <_dtoa_r+0x34e>
 800818e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008190:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008194:	2b00      	cmp	r3, #0
 8008196:	f000 8094 	beq.w	80082c2 <_dtoa_r+0x4da>
 800819a:	4b75      	ldr	r3, [pc, #468]	@ (8008370 <_dtoa_r+0x588>)
 800819c:	2200      	movs	r2, #0
 800819e:	4620      	mov	r0, r4
 80081a0:	4629      	mov	r1, r5
 80081a2:	f7f8 fcc3 	bl	8000b2c <__aeabi_dcmplt>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f000 808b 	beq.w	80082c2 <_dtoa_r+0x4da>
 80081ac:	9b03      	ldr	r3, [sp, #12]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 8087 	beq.w	80082c2 <_dtoa_r+0x4da>
 80081b4:	f1bb 0f00 	cmp.w	fp, #0
 80081b8:	dd34      	ble.n	8008224 <_dtoa_r+0x43c>
 80081ba:	4620      	mov	r0, r4
 80081bc:	4b6d      	ldr	r3, [pc, #436]	@ (8008374 <_dtoa_r+0x58c>)
 80081be:	2200      	movs	r2, #0
 80081c0:	4629      	mov	r1, r5
 80081c2:	f7f8 fa41 	bl	8000648 <__aeabi_dmul>
 80081c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081ca:	f107 38ff 	add.w	r8, r7, #4294967295
 80081ce:	3601      	adds	r6, #1
 80081d0:	465c      	mov	r4, fp
 80081d2:	4630      	mov	r0, r6
 80081d4:	f7f8 f9ce 	bl	8000574 <__aeabi_i2d>
 80081d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081dc:	f7f8 fa34 	bl	8000648 <__aeabi_dmul>
 80081e0:	4b65      	ldr	r3, [pc, #404]	@ (8008378 <_dtoa_r+0x590>)
 80081e2:	2200      	movs	r2, #0
 80081e4:	f7f8 f87a 	bl	80002dc <__adddf3>
 80081e8:	4605      	mov	r5, r0
 80081ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80081ee:	2c00      	cmp	r4, #0
 80081f0:	d16a      	bne.n	80082c8 <_dtoa_r+0x4e0>
 80081f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081f6:	4b61      	ldr	r3, [pc, #388]	@ (800837c <_dtoa_r+0x594>)
 80081f8:	2200      	movs	r2, #0
 80081fa:	f7f8 f86d 	bl	80002d8 <__aeabi_dsub>
 80081fe:	4602      	mov	r2, r0
 8008200:	460b      	mov	r3, r1
 8008202:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008206:	462a      	mov	r2, r5
 8008208:	4633      	mov	r3, r6
 800820a:	f7f8 fcad 	bl	8000b68 <__aeabi_dcmpgt>
 800820e:	2800      	cmp	r0, #0
 8008210:	f040 8298 	bne.w	8008744 <_dtoa_r+0x95c>
 8008214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008218:	462a      	mov	r2, r5
 800821a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800821e:	f7f8 fc85 	bl	8000b2c <__aeabi_dcmplt>
 8008222:	bb38      	cbnz	r0, 8008274 <_dtoa_r+0x48c>
 8008224:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008228:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800822c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800822e:	2b00      	cmp	r3, #0
 8008230:	f2c0 8157 	blt.w	80084e2 <_dtoa_r+0x6fa>
 8008234:	2f0e      	cmp	r7, #14
 8008236:	f300 8154 	bgt.w	80084e2 <_dtoa_r+0x6fa>
 800823a:	4b4b      	ldr	r3, [pc, #300]	@ (8008368 <_dtoa_r+0x580>)
 800823c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008240:	ed93 7b00 	vldr	d7, [r3]
 8008244:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008246:	2b00      	cmp	r3, #0
 8008248:	ed8d 7b00 	vstr	d7, [sp]
 800824c:	f280 80e5 	bge.w	800841a <_dtoa_r+0x632>
 8008250:	9b03      	ldr	r3, [sp, #12]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f300 80e1 	bgt.w	800841a <_dtoa_r+0x632>
 8008258:	d10c      	bne.n	8008274 <_dtoa_r+0x48c>
 800825a:	4b48      	ldr	r3, [pc, #288]	@ (800837c <_dtoa_r+0x594>)
 800825c:	2200      	movs	r2, #0
 800825e:	ec51 0b17 	vmov	r0, r1, d7
 8008262:	f7f8 f9f1 	bl	8000648 <__aeabi_dmul>
 8008266:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800826a:	f7f8 fc73 	bl	8000b54 <__aeabi_dcmpge>
 800826e:	2800      	cmp	r0, #0
 8008270:	f000 8266 	beq.w	8008740 <_dtoa_r+0x958>
 8008274:	2400      	movs	r4, #0
 8008276:	4625      	mov	r5, r4
 8008278:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800827a:	4656      	mov	r6, sl
 800827c:	ea6f 0803 	mvn.w	r8, r3
 8008280:	2700      	movs	r7, #0
 8008282:	4621      	mov	r1, r4
 8008284:	4648      	mov	r0, r9
 8008286:	f000 fcbf 	bl	8008c08 <_Bfree>
 800828a:	2d00      	cmp	r5, #0
 800828c:	f000 80bd 	beq.w	800840a <_dtoa_r+0x622>
 8008290:	b12f      	cbz	r7, 800829e <_dtoa_r+0x4b6>
 8008292:	42af      	cmp	r7, r5
 8008294:	d003      	beq.n	800829e <_dtoa_r+0x4b6>
 8008296:	4639      	mov	r1, r7
 8008298:	4648      	mov	r0, r9
 800829a:	f000 fcb5 	bl	8008c08 <_Bfree>
 800829e:	4629      	mov	r1, r5
 80082a0:	4648      	mov	r0, r9
 80082a2:	f000 fcb1 	bl	8008c08 <_Bfree>
 80082a6:	e0b0      	b.n	800840a <_dtoa_r+0x622>
 80082a8:	07e2      	lsls	r2, r4, #31
 80082aa:	d505      	bpl.n	80082b8 <_dtoa_r+0x4d0>
 80082ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082b0:	f7f8 f9ca 	bl	8000648 <__aeabi_dmul>
 80082b4:	3601      	adds	r6, #1
 80082b6:	2301      	movs	r3, #1
 80082b8:	1064      	asrs	r4, r4, #1
 80082ba:	3508      	adds	r5, #8
 80082bc:	e762      	b.n	8008184 <_dtoa_r+0x39c>
 80082be:	2602      	movs	r6, #2
 80082c0:	e765      	b.n	800818e <_dtoa_r+0x3a6>
 80082c2:	9c03      	ldr	r4, [sp, #12]
 80082c4:	46b8      	mov	r8, r7
 80082c6:	e784      	b.n	80081d2 <_dtoa_r+0x3ea>
 80082c8:	4b27      	ldr	r3, [pc, #156]	@ (8008368 <_dtoa_r+0x580>)
 80082ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80082cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80082d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082d4:	4454      	add	r4, sl
 80082d6:	2900      	cmp	r1, #0
 80082d8:	d054      	beq.n	8008384 <_dtoa_r+0x59c>
 80082da:	4929      	ldr	r1, [pc, #164]	@ (8008380 <_dtoa_r+0x598>)
 80082dc:	2000      	movs	r0, #0
 80082de:	f7f8 fadd 	bl	800089c <__aeabi_ddiv>
 80082e2:	4633      	mov	r3, r6
 80082e4:	462a      	mov	r2, r5
 80082e6:	f7f7 fff7 	bl	80002d8 <__aeabi_dsub>
 80082ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80082ee:	4656      	mov	r6, sl
 80082f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082f4:	f7f8 fc58 	bl	8000ba8 <__aeabi_d2iz>
 80082f8:	4605      	mov	r5, r0
 80082fa:	f7f8 f93b 	bl	8000574 <__aeabi_i2d>
 80082fe:	4602      	mov	r2, r0
 8008300:	460b      	mov	r3, r1
 8008302:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008306:	f7f7 ffe7 	bl	80002d8 <__aeabi_dsub>
 800830a:	3530      	adds	r5, #48	@ 0x30
 800830c:	4602      	mov	r2, r0
 800830e:	460b      	mov	r3, r1
 8008310:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008314:	f806 5b01 	strb.w	r5, [r6], #1
 8008318:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800831c:	f7f8 fc06 	bl	8000b2c <__aeabi_dcmplt>
 8008320:	2800      	cmp	r0, #0
 8008322:	d172      	bne.n	800840a <_dtoa_r+0x622>
 8008324:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008328:	4911      	ldr	r1, [pc, #68]	@ (8008370 <_dtoa_r+0x588>)
 800832a:	2000      	movs	r0, #0
 800832c:	f7f7 ffd4 	bl	80002d8 <__aeabi_dsub>
 8008330:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008334:	f7f8 fbfa 	bl	8000b2c <__aeabi_dcmplt>
 8008338:	2800      	cmp	r0, #0
 800833a:	f040 80b4 	bne.w	80084a6 <_dtoa_r+0x6be>
 800833e:	42a6      	cmp	r6, r4
 8008340:	f43f af70 	beq.w	8008224 <_dtoa_r+0x43c>
 8008344:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008348:	4b0a      	ldr	r3, [pc, #40]	@ (8008374 <_dtoa_r+0x58c>)
 800834a:	2200      	movs	r2, #0
 800834c:	f7f8 f97c 	bl	8000648 <__aeabi_dmul>
 8008350:	4b08      	ldr	r3, [pc, #32]	@ (8008374 <_dtoa_r+0x58c>)
 8008352:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008356:	2200      	movs	r2, #0
 8008358:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800835c:	f7f8 f974 	bl	8000648 <__aeabi_dmul>
 8008360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008364:	e7c4      	b.n	80082f0 <_dtoa_r+0x508>
 8008366:	bf00      	nop
 8008368:	0800b680 	.word	0x0800b680
 800836c:	0800b658 	.word	0x0800b658
 8008370:	3ff00000 	.word	0x3ff00000
 8008374:	40240000 	.word	0x40240000
 8008378:	401c0000 	.word	0x401c0000
 800837c:	40140000 	.word	0x40140000
 8008380:	3fe00000 	.word	0x3fe00000
 8008384:	4631      	mov	r1, r6
 8008386:	4628      	mov	r0, r5
 8008388:	f7f8 f95e 	bl	8000648 <__aeabi_dmul>
 800838c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008390:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008392:	4656      	mov	r6, sl
 8008394:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008398:	f7f8 fc06 	bl	8000ba8 <__aeabi_d2iz>
 800839c:	4605      	mov	r5, r0
 800839e:	f7f8 f8e9 	bl	8000574 <__aeabi_i2d>
 80083a2:	4602      	mov	r2, r0
 80083a4:	460b      	mov	r3, r1
 80083a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083aa:	f7f7 ff95 	bl	80002d8 <__aeabi_dsub>
 80083ae:	3530      	adds	r5, #48	@ 0x30
 80083b0:	f806 5b01 	strb.w	r5, [r6], #1
 80083b4:	4602      	mov	r2, r0
 80083b6:	460b      	mov	r3, r1
 80083b8:	42a6      	cmp	r6, r4
 80083ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083be:	f04f 0200 	mov.w	r2, #0
 80083c2:	d124      	bne.n	800840e <_dtoa_r+0x626>
 80083c4:	4baf      	ldr	r3, [pc, #700]	@ (8008684 <_dtoa_r+0x89c>)
 80083c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80083ca:	f7f7 ff87 	bl	80002dc <__adddf3>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083d6:	f7f8 fbc7 	bl	8000b68 <__aeabi_dcmpgt>
 80083da:	2800      	cmp	r0, #0
 80083dc:	d163      	bne.n	80084a6 <_dtoa_r+0x6be>
 80083de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80083e2:	49a8      	ldr	r1, [pc, #672]	@ (8008684 <_dtoa_r+0x89c>)
 80083e4:	2000      	movs	r0, #0
 80083e6:	f7f7 ff77 	bl	80002d8 <__aeabi_dsub>
 80083ea:	4602      	mov	r2, r0
 80083ec:	460b      	mov	r3, r1
 80083ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083f2:	f7f8 fb9b 	bl	8000b2c <__aeabi_dcmplt>
 80083f6:	2800      	cmp	r0, #0
 80083f8:	f43f af14 	beq.w	8008224 <_dtoa_r+0x43c>
 80083fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80083fe:	1e73      	subs	r3, r6, #1
 8008400:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008402:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008406:	2b30      	cmp	r3, #48	@ 0x30
 8008408:	d0f8      	beq.n	80083fc <_dtoa_r+0x614>
 800840a:	4647      	mov	r7, r8
 800840c:	e03b      	b.n	8008486 <_dtoa_r+0x69e>
 800840e:	4b9e      	ldr	r3, [pc, #632]	@ (8008688 <_dtoa_r+0x8a0>)
 8008410:	f7f8 f91a 	bl	8000648 <__aeabi_dmul>
 8008414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008418:	e7bc      	b.n	8008394 <_dtoa_r+0x5ac>
 800841a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800841e:	4656      	mov	r6, sl
 8008420:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008424:	4620      	mov	r0, r4
 8008426:	4629      	mov	r1, r5
 8008428:	f7f8 fa38 	bl	800089c <__aeabi_ddiv>
 800842c:	f7f8 fbbc 	bl	8000ba8 <__aeabi_d2iz>
 8008430:	4680      	mov	r8, r0
 8008432:	f7f8 f89f 	bl	8000574 <__aeabi_i2d>
 8008436:	e9dd 2300 	ldrd	r2, r3, [sp]
 800843a:	f7f8 f905 	bl	8000648 <__aeabi_dmul>
 800843e:	4602      	mov	r2, r0
 8008440:	460b      	mov	r3, r1
 8008442:	4620      	mov	r0, r4
 8008444:	4629      	mov	r1, r5
 8008446:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800844a:	f7f7 ff45 	bl	80002d8 <__aeabi_dsub>
 800844e:	f806 4b01 	strb.w	r4, [r6], #1
 8008452:	9d03      	ldr	r5, [sp, #12]
 8008454:	eba6 040a 	sub.w	r4, r6, sl
 8008458:	42a5      	cmp	r5, r4
 800845a:	4602      	mov	r2, r0
 800845c:	460b      	mov	r3, r1
 800845e:	d133      	bne.n	80084c8 <_dtoa_r+0x6e0>
 8008460:	f7f7 ff3c 	bl	80002dc <__adddf3>
 8008464:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008468:	4604      	mov	r4, r0
 800846a:	460d      	mov	r5, r1
 800846c:	f7f8 fb7c 	bl	8000b68 <__aeabi_dcmpgt>
 8008470:	b9c0      	cbnz	r0, 80084a4 <_dtoa_r+0x6bc>
 8008472:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008476:	4620      	mov	r0, r4
 8008478:	4629      	mov	r1, r5
 800847a:	f7f8 fb4d 	bl	8000b18 <__aeabi_dcmpeq>
 800847e:	b110      	cbz	r0, 8008486 <_dtoa_r+0x69e>
 8008480:	f018 0f01 	tst.w	r8, #1
 8008484:	d10e      	bne.n	80084a4 <_dtoa_r+0x6bc>
 8008486:	9902      	ldr	r1, [sp, #8]
 8008488:	4648      	mov	r0, r9
 800848a:	f000 fbbd 	bl	8008c08 <_Bfree>
 800848e:	2300      	movs	r3, #0
 8008490:	7033      	strb	r3, [r6, #0]
 8008492:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008494:	3701      	adds	r7, #1
 8008496:	601f      	str	r7, [r3, #0]
 8008498:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 824b 	beq.w	8008936 <_dtoa_r+0xb4e>
 80084a0:	601e      	str	r6, [r3, #0]
 80084a2:	e248      	b.n	8008936 <_dtoa_r+0xb4e>
 80084a4:	46b8      	mov	r8, r7
 80084a6:	4633      	mov	r3, r6
 80084a8:	461e      	mov	r6, r3
 80084aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084ae:	2a39      	cmp	r2, #57	@ 0x39
 80084b0:	d106      	bne.n	80084c0 <_dtoa_r+0x6d8>
 80084b2:	459a      	cmp	sl, r3
 80084b4:	d1f8      	bne.n	80084a8 <_dtoa_r+0x6c0>
 80084b6:	2230      	movs	r2, #48	@ 0x30
 80084b8:	f108 0801 	add.w	r8, r8, #1
 80084bc:	f88a 2000 	strb.w	r2, [sl]
 80084c0:	781a      	ldrb	r2, [r3, #0]
 80084c2:	3201      	adds	r2, #1
 80084c4:	701a      	strb	r2, [r3, #0]
 80084c6:	e7a0      	b.n	800840a <_dtoa_r+0x622>
 80084c8:	4b6f      	ldr	r3, [pc, #444]	@ (8008688 <_dtoa_r+0x8a0>)
 80084ca:	2200      	movs	r2, #0
 80084cc:	f7f8 f8bc 	bl	8000648 <__aeabi_dmul>
 80084d0:	2200      	movs	r2, #0
 80084d2:	2300      	movs	r3, #0
 80084d4:	4604      	mov	r4, r0
 80084d6:	460d      	mov	r5, r1
 80084d8:	f7f8 fb1e 	bl	8000b18 <__aeabi_dcmpeq>
 80084dc:	2800      	cmp	r0, #0
 80084de:	d09f      	beq.n	8008420 <_dtoa_r+0x638>
 80084e0:	e7d1      	b.n	8008486 <_dtoa_r+0x69e>
 80084e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084e4:	2a00      	cmp	r2, #0
 80084e6:	f000 80ea 	beq.w	80086be <_dtoa_r+0x8d6>
 80084ea:	9a07      	ldr	r2, [sp, #28]
 80084ec:	2a01      	cmp	r2, #1
 80084ee:	f300 80cd 	bgt.w	800868c <_dtoa_r+0x8a4>
 80084f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80084f4:	2a00      	cmp	r2, #0
 80084f6:	f000 80c1 	beq.w	800867c <_dtoa_r+0x894>
 80084fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80084fe:	9c08      	ldr	r4, [sp, #32]
 8008500:	9e00      	ldr	r6, [sp, #0]
 8008502:	9a00      	ldr	r2, [sp, #0]
 8008504:	441a      	add	r2, r3
 8008506:	9200      	str	r2, [sp, #0]
 8008508:	9a06      	ldr	r2, [sp, #24]
 800850a:	2101      	movs	r1, #1
 800850c:	441a      	add	r2, r3
 800850e:	4648      	mov	r0, r9
 8008510:	9206      	str	r2, [sp, #24]
 8008512:	f000 fc77 	bl	8008e04 <__i2b>
 8008516:	4605      	mov	r5, r0
 8008518:	b166      	cbz	r6, 8008534 <_dtoa_r+0x74c>
 800851a:	9b06      	ldr	r3, [sp, #24]
 800851c:	2b00      	cmp	r3, #0
 800851e:	dd09      	ble.n	8008534 <_dtoa_r+0x74c>
 8008520:	42b3      	cmp	r3, r6
 8008522:	9a00      	ldr	r2, [sp, #0]
 8008524:	bfa8      	it	ge
 8008526:	4633      	movge	r3, r6
 8008528:	1ad2      	subs	r2, r2, r3
 800852a:	9200      	str	r2, [sp, #0]
 800852c:	9a06      	ldr	r2, [sp, #24]
 800852e:	1af6      	subs	r6, r6, r3
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	9306      	str	r3, [sp, #24]
 8008534:	9b08      	ldr	r3, [sp, #32]
 8008536:	b30b      	cbz	r3, 800857c <_dtoa_r+0x794>
 8008538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800853a:	2b00      	cmp	r3, #0
 800853c:	f000 80c6 	beq.w	80086cc <_dtoa_r+0x8e4>
 8008540:	2c00      	cmp	r4, #0
 8008542:	f000 80c0 	beq.w	80086c6 <_dtoa_r+0x8de>
 8008546:	4629      	mov	r1, r5
 8008548:	4622      	mov	r2, r4
 800854a:	4648      	mov	r0, r9
 800854c:	f000 fd12 	bl	8008f74 <__pow5mult>
 8008550:	9a02      	ldr	r2, [sp, #8]
 8008552:	4601      	mov	r1, r0
 8008554:	4605      	mov	r5, r0
 8008556:	4648      	mov	r0, r9
 8008558:	f000 fc6a 	bl	8008e30 <__multiply>
 800855c:	9902      	ldr	r1, [sp, #8]
 800855e:	4680      	mov	r8, r0
 8008560:	4648      	mov	r0, r9
 8008562:	f000 fb51 	bl	8008c08 <_Bfree>
 8008566:	9b08      	ldr	r3, [sp, #32]
 8008568:	1b1b      	subs	r3, r3, r4
 800856a:	9308      	str	r3, [sp, #32]
 800856c:	f000 80b1 	beq.w	80086d2 <_dtoa_r+0x8ea>
 8008570:	9a08      	ldr	r2, [sp, #32]
 8008572:	4641      	mov	r1, r8
 8008574:	4648      	mov	r0, r9
 8008576:	f000 fcfd 	bl	8008f74 <__pow5mult>
 800857a:	9002      	str	r0, [sp, #8]
 800857c:	2101      	movs	r1, #1
 800857e:	4648      	mov	r0, r9
 8008580:	f000 fc40 	bl	8008e04 <__i2b>
 8008584:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008586:	4604      	mov	r4, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	f000 81d8 	beq.w	800893e <_dtoa_r+0xb56>
 800858e:	461a      	mov	r2, r3
 8008590:	4601      	mov	r1, r0
 8008592:	4648      	mov	r0, r9
 8008594:	f000 fcee 	bl	8008f74 <__pow5mult>
 8008598:	9b07      	ldr	r3, [sp, #28]
 800859a:	2b01      	cmp	r3, #1
 800859c:	4604      	mov	r4, r0
 800859e:	f300 809f 	bgt.w	80086e0 <_dtoa_r+0x8f8>
 80085a2:	9b04      	ldr	r3, [sp, #16]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f040 8097 	bne.w	80086d8 <_dtoa_r+0x8f0>
 80085aa:	9b05      	ldr	r3, [sp, #20]
 80085ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f040 8093 	bne.w	80086dc <_dtoa_r+0x8f4>
 80085b6:	9b05      	ldr	r3, [sp, #20]
 80085b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085bc:	0d1b      	lsrs	r3, r3, #20
 80085be:	051b      	lsls	r3, r3, #20
 80085c0:	b133      	cbz	r3, 80085d0 <_dtoa_r+0x7e8>
 80085c2:	9b00      	ldr	r3, [sp, #0]
 80085c4:	3301      	adds	r3, #1
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	9b06      	ldr	r3, [sp, #24]
 80085ca:	3301      	adds	r3, #1
 80085cc:	9306      	str	r3, [sp, #24]
 80085ce:	2301      	movs	r3, #1
 80085d0:	9308      	str	r3, [sp, #32]
 80085d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f000 81b8 	beq.w	800894a <_dtoa_r+0xb62>
 80085da:	6923      	ldr	r3, [r4, #16]
 80085dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085e0:	6918      	ldr	r0, [r3, #16]
 80085e2:	f000 fbc3 	bl	8008d6c <__hi0bits>
 80085e6:	f1c0 0020 	rsb	r0, r0, #32
 80085ea:	9b06      	ldr	r3, [sp, #24]
 80085ec:	4418      	add	r0, r3
 80085ee:	f010 001f 	ands.w	r0, r0, #31
 80085f2:	f000 8082 	beq.w	80086fa <_dtoa_r+0x912>
 80085f6:	f1c0 0320 	rsb	r3, r0, #32
 80085fa:	2b04      	cmp	r3, #4
 80085fc:	dd73      	ble.n	80086e6 <_dtoa_r+0x8fe>
 80085fe:	9b00      	ldr	r3, [sp, #0]
 8008600:	f1c0 001c 	rsb	r0, r0, #28
 8008604:	4403      	add	r3, r0
 8008606:	9300      	str	r3, [sp, #0]
 8008608:	9b06      	ldr	r3, [sp, #24]
 800860a:	4403      	add	r3, r0
 800860c:	4406      	add	r6, r0
 800860e:	9306      	str	r3, [sp, #24]
 8008610:	9b00      	ldr	r3, [sp, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	dd05      	ble.n	8008622 <_dtoa_r+0x83a>
 8008616:	9902      	ldr	r1, [sp, #8]
 8008618:	461a      	mov	r2, r3
 800861a:	4648      	mov	r0, r9
 800861c:	f000 fd04 	bl	8009028 <__lshift>
 8008620:	9002      	str	r0, [sp, #8]
 8008622:	9b06      	ldr	r3, [sp, #24]
 8008624:	2b00      	cmp	r3, #0
 8008626:	dd05      	ble.n	8008634 <_dtoa_r+0x84c>
 8008628:	4621      	mov	r1, r4
 800862a:	461a      	mov	r2, r3
 800862c:	4648      	mov	r0, r9
 800862e:	f000 fcfb 	bl	8009028 <__lshift>
 8008632:	4604      	mov	r4, r0
 8008634:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008636:	2b00      	cmp	r3, #0
 8008638:	d061      	beq.n	80086fe <_dtoa_r+0x916>
 800863a:	9802      	ldr	r0, [sp, #8]
 800863c:	4621      	mov	r1, r4
 800863e:	f000 fd5f 	bl	8009100 <__mcmp>
 8008642:	2800      	cmp	r0, #0
 8008644:	da5b      	bge.n	80086fe <_dtoa_r+0x916>
 8008646:	2300      	movs	r3, #0
 8008648:	9902      	ldr	r1, [sp, #8]
 800864a:	220a      	movs	r2, #10
 800864c:	4648      	mov	r0, r9
 800864e:	f000 fafd 	bl	8008c4c <__multadd>
 8008652:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008654:	9002      	str	r0, [sp, #8]
 8008656:	f107 38ff 	add.w	r8, r7, #4294967295
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 8177 	beq.w	800894e <_dtoa_r+0xb66>
 8008660:	4629      	mov	r1, r5
 8008662:	2300      	movs	r3, #0
 8008664:	220a      	movs	r2, #10
 8008666:	4648      	mov	r0, r9
 8008668:	f000 faf0 	bl	8008c4c <__multadd>
 800866c:	f1bb 0f00 	cmp.w	fp, #0
 8008670:	4605      	mov	r5, r0
 8008672:	dc6f      	bgt.n	8008754 <_dtoa_r+0x96c>
 8008674:	9b07      	ldr	r3, [sp, #28]
 8008676:	2b02      	cmp	r3, #2
 8008678:	dc49      	bgt.n	800870e <_dtoa_r+0x926>
 800867a:	e06b      	b.n	8008754 <_dtoa_r+0x96c>
 800867c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800867e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008682:	e73c      	b.n	80084fe <_dtoa_r+0x716>
 8008684:	3fe00000 	.word	0x3fe00000
 8008688:	40240000 	.word	0x40240000
 800868c:	9b03      	ldr	r3, [sp, #12]
 800868e:	1e5c      	subs	r4, r3, #1
 8008690:	9b08      	ldr	r3, [sp, #32]
 8008692:	42a3      	cmp	r3, r4
 8008694:	db09      	blt.n	80086aa <_dtoa_r+0x8c2>
 8008696:	1b1c      	subs	r4, r3, r4
 8008698:	9b03      	ldr	r3, [sp, #12]
 800869a:	2b00      	cmp	r3, #0
 800869c:	f6bf af30 	bge.w	8008500 <_dtoa_r+0x718>
 80086a0:	9b00      	ldr	r3, [sp, #0]
 80086a2:	9a03      	ldr	r2, [sp, #12]
 80086a4:	1a9e      	subs	r6, r3, r2
 80086a6:	2300      	movs	r3, #0
 80086a8:	e72b      	b.n	8008502 <_dtoa_r+0x71a>
 80086aa:	9b08      	ldr	r3, [sp, #32]
 80086ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80086ae:	9408      	str	r4, [sp, #32]
 80086b0:	1ae3      	subs	r3, r4, r3
 80086b2:	441a      	add	r2, r3
 80086b4:	9e00      	ldr	r6, [sp, #0]
 80086b6:	9b03      	ldr	r3, [sp, #12]
 80086b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80086ba:	2400      	movs	r4, #0
 80086bc:	e721      	b.n	8008502 <_dtoa_r+0x71a>
 80086be:	9c08      	ldr	r4, [sp, #32]
 80086c0:	9e00      	ldr	r6, [sp, #0]
 80086c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80086c4:	e728      	b.n	8008518 <_dtoa_r+0x730>
 80086c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80086ca:	e751      	b.n	8008570 <_dtoa_r+0x788>
 80086cc:	9a08      	ldr	r2, [sp, #32]
 80086ce:	9902      	ldr	r1, [sp, #8]
 80086d0:	e750      	b.n	8008574 <_dtoa_r+0x78c>
 80086d2:	f8cd 8008 	str.w	r8, [sp, #8]
 80086d6:	e751      	b.n	800857c <_dtoa_r+0x794>
 80086d8:	2300      	movs	r3, #0
 80086da:	e779      	b.n	80085d0 <_dtoa_r+0x7e8>
 80086dc:	9b04      	ldr	r3, [sp, #16]
 80086de:	e777      	b.n	80085d0 <_dtoa_r+0x7e8>
 80086e0:	2300      	movs	r3, #0
 80086e2:	9308      	str	r3, [sp, #32]
 80086e4:	e779      	b.n	80085da <_dtoa_r+0x7f2>
 80086e6:	d093      	beq.n	8008610 <_dtoa_r+0x828>
 80086e8:	9a00      	ldr	r2, [sp, #0]
 80086ea:	331c      	adds	r3, #28
 80086ec:	441a      	add	r2, r3
 80086ee:	9200      	str	r2, [sp, #0]
 80086f0:	9a06      	ldr	r2, [sp, #24]
 80086f2:	441a      	add	r2, r3
 80086f4:	441e      	add	r6, r3
 80086f6:	9206      	str	r2, [sp, #24]
 80086f8:	e78a      	b.n	8008610 <_dtoa_r+0x828>
 80086fa:	4603      	mov	r3, r0
 80086fc:	e7f4      	b.n	80086e8 <_dtoa_r+0x900>
 80086fe:	9b03      	ldr	r3, [sp, #12]
 8008700:	2b00      	cmp	r3, #0
 8008702:	46b8      	mov	r8, r7
 8008704:	dc20      	bgt.n	8008748 <_dtoa_r+0x960>
 8008706:	469b      	mov	fp, r3
 8008708:	9b07      	ldr	r3, [sp, #28]
 800870a:	2b02      	cmp	r3, #2
 800870c:	dd1e      	ble.n	800874c <_dtoa_r+0x964>
 800870e:	f1bb 0f00 	cmp.w	fp, #0
 8008712:	f47f adb1 	bne.w	8008278 <_dtoa_r+0x490>
 8008716:	4621      	mov	r1, r4
 8008718:	465b      	mov	r3, fp
 800871a:	2205      	movs	r2, #5
 800871c:	4648      	mov	r0, r9
 800871e:	f000 fa95 	bl	8008c4c <__multadd>
 8008722:	4601      	mov	r1, r0
 8008724:	4604      	mov	r4, r0
 8008726:	9802      	ldr	r0, [sp, #8]
 8008728:	f000 fcea 	bl	8009100 <__mcmp>
 800872c:	2800      	cmp	r0, #0
 800872e:	f77f ada3 	ble.w	8008278 <_dtoa_r+0x490>
 8008732:	4656      	mov	r6, sl
 8008734:	2331      	movs	r3, #49	@ 0x31
 8008736:	f806 3b01 	strb.w	r3, [r6], #1
 800873a:	f108 0801 	add.w	r8, r8, #1
 800873e:	e59f      	b.n	8008280 <_dtoa_r+0x498>
 8008740:	9c03      	ldr	r4, [sp, #12]
 8008742:	46b8      	mov	r8, r7
 8008744:	4625      	mov	r5, r4
 8008746:	e7f4      	b.n	8008732 <_dtoa_r+0x94a>
 8008748:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800874c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800874e:	2b00      	cmp	r3, #0
 8008750:	f000 8101 	beq.w	8008956 <_dtoa_r+0xb6e>
 8008754:	2e00      	cmp	r6, #0
 8008756:	dd05      	ble.n	8008764 <_dtoa_r+0x97c>
 8008758:	4629      	mov	r1, r5
 800875a:	4632      	mov	r2, r6
 800875c:	4648      	mov	r0, r9
 800875e:	f000 fc63 	bl	8009028 <__lshift>
 8008762:	4605      	mov	r5, r0
 8008764:	9b08      	ldr	r3, [sp, #32]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d05c      	beq.n	8008824 <_dtoa_r+0xa3c>
 800876a:	6869      	ldr	r1, [r5, #4]
 800876c:	4648      	mov	r0, r9
 800876e:	f000 fa0b 	bl	8008b88 <_Balloc>
 8008772:	4606      	mov	r6, r0
 8008774:	b928      	cbnz	r0, 8008782 <_dtoa_r+0x99a>
 8008776:	4b82      	ldr	r3, [pc, #520]	@ (8008980 <_dtoa_r+0xb98>)
 8008778:	4602      	mov	r2, r0
 800877a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800877e:	f7ff bb4a 	b.w	8007e16 <_dtoa_r+0x2e>
 8008782:	692a      	ldr	r2, [r5, #16]
 8008784:	3202      	adds	r2, #2
 8008786:	0092      	lsls	r2, r2, #2
 8008788:	f105 010c 	add.w	r1, r5, #12
 800878c:	300c      	adds	r0, #12
 800878e:	f002 f92f 	bl	800a9f0 <memcpy>
 8008792:	2201      	movs	r2, #1
 8008794:	4631      	mov	r1, r6
 8008796:	4648      	mov	r0, r9
 8008798:	f000 fc46 	bl	8009028 <__lshift>
 800879c:	f10a 0301 	add.w	r3, sl, #1
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	eb0a 030b 	add.w	r3, sl, fp
 80087a6:	9308      	str	r3, [sp, #32]
 80087a8:	9b04      	ldr	r3, [sp, #16]
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	462f      	mov	r7, r5
 80087b0:	9306      	str	r3, [sp, #24]
 80087b2:	4605      	mov	r5, r0
 80087b4:	9b00      	ldr	r3, [sp, #0]
 80087b6:	9802      	ldr	r0, [sp, #8]
 80087b8:	4621      	mov	r1, r4
 80087ba:	f103 3bff 	add.w	fp, r3, #4294967295
 80087be:	f7ff fa89 	bl	8007cd4 <quorem>
 80087c2:	4603      	mov	r3, r0
 80087c4:	3330      	adds	r3, #48	@ 0x30
 80087c6:	9003      	str	r0, [sp, #12]
 80087c8:	4639      	mov	r1, r7
 80087ca:	9802      	ldr	r0, [sp, #8]
 80087cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80087ce:	f000 fc97 	bl	8009100 <__mcmp>
 80087d2:	462a      	mov	r2, r5
 80087d4:	9004      	str	r0, [sp, #16]
 80087d6:	4621      	mov	r1, r4
 80087d8:	4648      	mov	r0, r9
 80087da:	f000 fcad 	bl	8009138 <__mdiff>
 80087de:	68c2      	ldr	r2, [r0, #12]
 80087e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087e2:	4606      	mov	r6, r0
 80087e4:	bb02      	cbnz	r2, 8008828 <_dtoa_r+0xa40>
 80087e6:	4601      	mov	r1, r0
 80087e8:	9802      	ldr	r0, [sp, #8]
 80087ea:	f000 fc89 	bl	8009100 <__mcmp>
 80087ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087f0:	4602      	mov	r2, r0
 80087f2:	4631      	mov	r1, r6
 80087f4:	4648      	mov	r0, r9
 80087f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80087f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80087fa:	f000 fa05 	bl	8008c08 <_Bfree>
 80087fe:	9b07      	ldr	r3, [sp, #28]
 8008800:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008802:	9e00      	ldr	r6, [sp, #0]
 8008804:	ea42 0103 	orr.w	r1, r2, r3
 8008808:	9b06      	ldr	r3, [sp, #24]
 800880a:	4319      	orrs	r1, r3
 800880c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800880e:	d10d      	bne.n	800882c <_dtoa_r+0xa44>
 8008810:	2b39      	cmp	r3, #57	@ 0x39
 8008812:	d027      	beq.n	8008864 <_dtoa_r+0xa7c>
 8008814:	9a04      	ldr	r2, [sp, #16]
 8008816:	2a00      	cmp	r2, #0
 8008818:	dd01      	ble.n	800881e <_dtoa_r+0xa36>
 800881a:	9b03      	ldr	r3, [sp, #12]
 800881c:	3331      	adds	r3, #49	@ 0x31
 800881e:	f88b 3000 	strb.w	r3, [fp]
 8008822:	e52e      	b.n	8008282 <_dtoa_r+0x49a>
 8008824:	4628      	mov	r0, r5
 8008826:	e7b9      	b.n	800879c <_dtoa_r+0x9b4>
 8008828:	2201      	movs	r2, #1
 800882a:	e7e2      	b.n	80087f2 <_dtoa_r+0xa0a>
 800882c:	9904      	ldr	r1, [sp, #16]
 800882e:	2900      	cmp	r1, #0
 8008830:	db04      	blt.n	800883c <_dtoa_r+0xa54>
 8008832:	9807      	ldr	r0, [sp, #28]
 8008834:	4301      	orrs	r1, r0
 8008836:	9806      	ldr	r0, [sp, #24]
 8008838:	4301      	orrs	r1, r0
 800883a:	d120      	bne.n	800887e <_dtoa_r+0xa96>
 800883c:	2a00      	cmp	r2, #0
 800883e:	ddee      	ble.n	800881e <_dtoa_r+0xa36>
 8008840:	9902      	ldr	r1, [sp, #8]
 8008842:	9300      	str	r3, [sp, #0]
 8008844:	2201      	movs	r2, #1
 8008846:	4648      	mov	r0, r9
 8008848:	f000 fbee 	bl	8009028 <__lshift>
 800884c:	4621      	mov	r1, r4
 800884e:	9002      	str	r0, [sp, #8]
 8008850:	f000 fc56 	bl	8009100 <__mcmp>
 8008854:	2800      	cmp	r0, #0
 8008856:	9b00      	ldr	r3, [sp, #0]
 8008858:	dc02      	bgt.n	8008860 <_dtoa_r+0xa78>
 800885a:	d1e0      	bne.n	800881e <_dtoa_r+0xa36>
 800885c:	07da      	lsls	r2, r3, #31
 800885e:	d5de      	bpl.n	800881e <_dtoa_r+0xa36>
 8008860:	2b39      	cmp	r3, #57	@ 0x39
 8008862:	d1da      	bne.n	800881a <_dtoa_r+0xa32>
 8008864:	2339      	movs	r3, #57	@ 0x39
 8008866:	f88b 3000 	strb.w	r3, [fp]
 800886a:	4633      	mov	r3, r6
 800886c:	461e      	mov	r6, r3
 800886e:	3b01      	subs	r3, #1
 8008870:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008874:	2a39      	cmp	r2, #57	@ 0x39
 8008876:	d04e      	beq.n	8008916 <_dtoa_r+0xb2e>
 8008878:	3201      	adds	r2, #1
 800887a:	701a      	strb	r2, [r3, #0]
 800887c:	e501      	b.n	8008282 <_dtoa_r+0x49a>
 800887e:	2a00      	cmp	r2, #0
 8008880:	dd03      	ble.n	800888a <_dtoa_r+0xaa2>
 8008882:	2b39      	cmp	r3, #57	@ 0x39
 8008884:	d0ee      	beq.n	8008864 <_dtoa_r+0xa7c>
 8008886:	3301      	adds	r3, #1
 8008888:	e7c9      	b.n	800881e <_dtoa_r+0xa36>
 800888a:	9a00      	ldr	r2, [sp, #0]
 800888c:	9908      	ldr	r1, [sp, #32]
 800888e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008892:	428a      	cmp	r2, r1
 8008894:	d028      	beq.n	80088e8 <_dtoa_r+0xb00>
 8008896:	9902      	ldr	r1, [sp, #8]
 8008898:	2300      	movs	r3, #0
 800889a:	220a      	movs	r2, #10
 800889c:	4648      	mov	r0, r9
 800889e:	f000 f9d5 	bl	8008c4c <__multadd>
 80088a2:	42af      	cmp	r7, r5
 80088a4:	9002      	str	r0, [sp, #8]
 80088a6:	f04f 0300 	mov.w	r3, #0
 80088aa:	f04f 020a 	mov.w	r2, #10
 80088ae:	4639      	mov	r1, r7
 80088b0:	4648      	mov	r0, r9
 80088b2:	d107      	bne.n	80088c4 <_dtoa_r+0xadc>
 80088b4:	f000 f9ca 	bl	8008c4c <__multadd>
 80088b8:	4607      	mov	r7, r0
 80088ba:	4605      	mov	r5, r0
 80088bc:	9b00      	ldr	r3, [sp, #0]
 80088be:	3301      	adds	r3, #1
 80088c0:	9300      	str	r3, [sp, #0]
 80088c2:	e777      	b.n	80087b4 <_dtoa_r+0x9cc>
 80088c4:	f000 f9c2 	bl	8008c4c <__multadd>
 80088c8:	4629      	mov	r1, r5
 80088ca:	4607      	mov	r7, r0
 80088cc:	2300      	movs	r3, #0
 80088ce:	220a      	movs	r2, #10
 80088d0:	4648      	mov	r0, r9
 80088d2:	f000 f9bb 	bl	8008c4c <__multadd>
 80088d6:	4605      	mov	r5, r0
 80088d8:	e7f0      	b.n	80088bc <_dtoa_r+0xad4>
 80088da:	f1bb 0f00 	cmp.w	fp, #0
 80088de:	bfcc      	ite	gt
 80088e0:	465e      	movgt	r6, fp
 80088e2:	2601      	movle	r6, #1
 80088e4:	4456      	add	r6, sl
 80088e6:	2700      	movs	r7, #0
 80088e8:	9902      	ldr	r1, [sp, #8]
 80088ea:	9300      	str	r3, [sp, #0]
 80088ec:	2201      	movs	r2, #1
 80088ee:	4648      	mov	r0, r9
 80088f0:	f000 fb9a 	bl	8009028 <__lshift>
 80088f4:	4621      	mov	r1, r4
 80088f6:	9002      	str	r0, [sp, #8]
 80088f8:	f000 fc02 	bl	8009100 <__mcmp>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	dcb4      	bgt.n	800886a <_dtoa_r+0xa82>
 8008900:	d102      	bne.n	8008908 <_dtoa_r+0xb20>
 8008902:	9b00      	ldr	r3, [sp, #0]
 8008904:	07db      	lsls	r3, r3, #31
 8008906:	d4b0      	bmi.n	800886a <_dtoa_r+0xa82>
 8008908:	4633      	mov	r3, r6
 800890a:	461e      	mov	r6, r3
 800890c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008910:	2a30      	cmp	r2, #48	@ 0x30
 8008912:	d0fa      	beq.n	800890a <_dtoa_r+0xb22>
 8008914:	e4b5      	b.n	8008282 <_dtoa_r+0x49a>
 8008916:	459a      	cmp	sl, r3
 8008918:	d1a8      	bne.n	800886c <_dtoa_r+0xa84>
 800891a:	2331      	movs	r3, #49	@ 0x31
 800891c:	f108 0801 	add.w	r8, r8, #1
 8008920:	f88a 3000 	strb.w	r3, [sl]
 8008924:	e4ad      	b.n	8008282 <_dtoa_r+0x49a>
 8008926:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008928:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008984 <_dtoa_r+0xb9c>
 800892c:	b11b      	cbz	r3, 8008936 <_dtoa_r+0xb4e>
 800892e:	f10a 0308 	add.w	r3, sl, #8
 8008932:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008934:	6013      	str	r3, [r2, #0]
 8008936:	4650      	mov	r0, sl
 8008938:	b017      	add	sp, #92	@ 0x5c
 800893a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800893e:	9b07      	ldr	r3, [sp, #28]
 8008940:	2b01      	cmp	r3, #1
 8008942:	f77f ae2e 	ble.w	80085a2 <_dtoa_r+0x7ba>
 8008946:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008948:	9308      	str	r3, [sp, #32]
 800894a:	2001      	movs	r0, #1
 800894c:	e64d      	b.n	80085ea <_dtoa_r+0x802>
 800894e:	f1bb 0f00 	cmp.w	fp, #0
 8008952:	f77f aed9 	ble.w	8008708 <_dtoa_r+0x920>
 8008956:	4656      	mov	r6, sl
 8008958:	9802      	ldr	r0, [sp, #8]
 800895a:	4621      	mov	r1, r4
 800895c:	f7ff f9ba 	bl	8007cd4 <quorem>
 8008960:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008964:	f806 3b01 	strb.w	r3, [r6], #1
 8008968:	eba6 020a 	sub.w	r2, r6, sl
 800896c:	4593      	cmp	fp, r2
 800896e:	ddb4      	ble.n	80088da <_dtoa_r+0xaf2>
 8008970:	9902      	ldr	r1, [sp, #8]
 8008972:	2300      	movs	r3, #0
 8008974:	220a      	movs	r2, #10
 8008976:	4648      	mov	r0, r9
 8008978:	f000 f968 	bl	8008c4c <__multadd>
 800897c:	9002      	str	r0, [sp, #8]
 800897e:	e7eb      	b.n	8008958 <_dtoa_r+0xb70>
 8008980:	0800b529 	.word	0x0800b529
 8008984:	0800b4ad 	.word	0x0800b4ad

08008988 <_free_r>:
 8008988:	b538      	push	{r3, r4, r5, lr}
 800898a:	4605      	mov	r5, r0
 800898c:	2900      	cmp	r1, #0
 800898e:	d041      	beq.n	8008a14 <_free_r+0x8c>
 8008990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008994:	1f0c      	subs	r4, r1, #4
 8008996:	2b00      	cmp	r3, #0
 8008998:	bfb8      	it	lt
 800899a:	18e4      	addlt	r4, r4, r3
 800899c:	f000 f8e8 	bl	8008b70 <__malloc_lock>
 80089a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008a18 <_free_r+0x90>)
 80089a2:	6813      	ldr	r3, [r2, #0]
 80089a4:	b933      	cbnz	r3, 80089b4 <_free_r+0x2c>
 80089a6:	6063      	str	r3, [r4, #4]
 80089a8:	6014      	str	r4, [r2, #0]
 80089aa:	4628      	mov	r0, r5
 80089ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089b0:	f000 b8e4 	b.w	8008b7c <__malloc_unlock>
 80089b4:	42a3      	cmp	r3, r4
 80089b6:	d908      	bls.n	80089ca <_free_r+0x42>
 80089b8:	6820      	ldr	r0, [r4, #0]
 80089ba:	1821      	adds	r1, r4, r0
 80089bc:	428b      	cmp	r3, r1
 80089be:	bf01      	itttt	eq
 80089c0:	6819      	ldreq	r1, [r3, #0]
 80089c2:	685b      	ldreq	r3, [r3, #4]
 80089c4:	1809      	addeq	r1, r1, r0
 80089c6:	6021      	streq	r1, [r4, #0]
 80089c8:	e7ed      	b.n	80089a6 <_free_r+0x1e>
 80089ca:	461a      	mov	r2, r3
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	b10b      	cbz	r3, 80089d4 <_free_r+0x4c>
 80089d0:	42a3      	cmp	r3, r4
 80089d2:	d9fa      	bls.n	80089ca <_free_r+0x42>
 80089d4:	6811      	ldr	r1, [r2, #0]
 80089d6:	1850      	adds	r0, r2, r1
 80089d8:	42a0      	cmp	r0, r4
 80089da:	d10b      	bne.n	80089f4 <_free_r+0x6c>
 80089dc:	6820      	ldr	r0, [r4, #0]
 80089de:	4401      	add	r1, r0
 80089e0:	1850      	adds	r0, r2, r1
 80089e2:	4283      	cmp	r3, r0
 80089e4:	6011      	str	r1, [r2, #0]
 80089e6:	d1e0      	bne.n	80089aa <_free_r+0x22>
 80089e8:	6818      	ldr	r0, [r3, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	6053      	str	r3, [r2, #4]
 80089ee:	4408      	add	r0, r1
 80089f0:	6010      	str	r0, [r2, #0]
 80089f2:	e7da      	b.n	80089aa <_free_r+0x22>
 80089f4:	d902      	bls.n	80089fc <_free_r+0x74>
 80089f6:	230c      	movs	r3, #12
 80089f8:	602b      	str	r3, [r5, #0]
 80089fa:	e7d6      	b.n	80089aa <_free_r+0x22>
 80089fc:	6820      	ldr	r0, [r4, #0]
 80089fe:	1821      	adds	r1, r4, r0
 8008a00:	428b      	cmp	r3, r1
 8008a02:	bf04      	itt	eq
 8008a04:	6819      	ldreq	r1, [r3, #0]
 8008a06:	685b      	ldreq	r3, [r3, #4]
 8008a08:	6063      	str	r3, [r4, #4]
 8008a0a:	bf04      	itt	eq
 8008a0c:	1809      	addeq	r1, r1, r0
 8008a0e:	6021      	streq	r1, [r4, #0]
 8008a10:	6054      	str	r4, [r2, #4]
 8008a12:	e7ca      	b.n	80089aa <_free_r+0x22>
 8008a14:	bd38      	pop	{r3, r4, r5, pc}
 8008a16:	bf00      	nop
 8008a18:	200009b0 	.word	0x200009b0

08008a1c <malloc>:
 8008a1c:	4b02      	ldr	r3, [pc, #8]	@ (8008a28 <malloc+0xc>)
 8008a1e:	4601      	mov	r1, r0
 8008a20:	6818      	ldr	r0, [r3, #0]
 8008a22:	f000 b825 	b.w	8008a70 <_malloc_r>
 8008a26:	bf00      	nop
 8008a28:	2000002c 	.word	0x2000002c

08008a2c <sbrk_aligned>:
 8008a2c:	b570      	push	{r4, r5, r6, lr}
 8008a2e:	4e0f      	ldr	r6, [pc, #60]	@ (8008a6c <sbrk_aligned+0x40>)
 8008a30:	460c      	mov	r4, r1
 8008a32:	6831      	ldr	r1, [r6, #0]
 8008a34:	4605      	mov	r5, r0
 8008a36:	b911      	cbnz	r1, 8008a3e <sbrk_aligned+0x12>
 8008a38:	f001 ffca 	bl	800a9d0 <_sbrk_r>
 8008a3c:	6030      	str	r0, [r6, #0]
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4628      	mov	r0, r5
 8008a42:	f001 ffc5 	bl	800a9d0 <_sbrk_r>
 8008a46:	1c43      	adds	r3, r0, #1
 8008a48:	d103      	bne.n	8008a52 <sbrk_aligned+0x26>
 8008a4a:	f04f 34ff 	mov.w	r4, #4294967295
 8008a4e:	4620      	mov	r0, r4
 8008a50:	bd70      	pop	{r4, r5, r6, pc}
 8008a52:	1cc4      	adds	r4, r0, #3
 8008a54:	f024 0403 	bic.w	r4, r4, #3
 8008a58:	42a0      	cmp	r0, r4
 8008a5a:	d0f8      	beq.n	8008a4e <sbrk_aligned+0x22>
 8008a5c:	1a21      	subs	r1, r4, r0
 8008a5e:	4628      	mov	r0, r5
 8008a60:	f001 ffb6 	bl	800a9d0 <_sbrk_r>
 8008a64:	3001      	adds	r0, #1
 8008a66:	d1f2      	bne.n	8008a4e <sbrk_aligned+0x22>
 8008a68:	e7ef      	b.n	8008a4a <sbrk_aligned+0x1e>
 8008a6a:	bf00      	nop
 8008a6c:	200009ac 	.word	0x200009ac

08008a70 <_malloc_r>:
 8008a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a74:	1ccd      	adds	r5, r1, #3
 8008a76:	f025 0503 	bic.w	r5, r5, #3
 8008a7a:	3508      	adds	r5, #8
 8008a7c:	2d0c      	cmp	r5, #12
 8008a7e:	bf38      	it	cc
 8008a80:	250c      	movcc	r5, #12
 8008a82:	2d00      	cmp	r5, #0
 8008a84:	4606      	mov	r6, r0
 8008a86:	db01      	blt.n	8008a8c <_malloc_r+0x1c>
 8008a88:	42a9      	cmp	r1, r5
 8008a8a:	d904      	bls.n	8008a96 <_malloc_r+0x26>
 8008a8c:	230c      	movs	r3, #12
 8008a8e:	6033      	str	r3, [r6, #0]
 8008a90:	2000      	movs	r0, #0
 8008a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b6c <_malloc_r+0xfc>
 8008a9a:	f000 f869 	bl	8008b70 <__malloc_lock>
 8008a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8008aa2:	461c      	mov	r4, r3
 8008aa4:	bb44      	cbnz	r4, 8008af8 <_malloc_r+0x88>
 8008aa6:	4629      	mov	r1, r5
 8008aa8:	4630      	mov	r0, r6
 8008aaa:	f7ff ffbf 	bl	8008a2c <sbrk_aligned>
 8008aae:	1c43      	adds	r3, r0, #1
 8008ab0:	4604      	mov	r4, r0
 8008ab2:	d158      	bne.n	8008b66 <_malloc_r+0xf6>
 8008ab4:	f8d8 4000 	ldr.w	r4, [r8]
 8008ab8:	4627      	mov	r7, r4
 8008aba:	2f00      	cmp	r7, #0
 8008abc:	d143      	bne.n	8008b46 <_malloc_r+0xd6>
 8008abe:	2c00      	cmp	r4, #0
 8008ac0:	d04b      	beq.n	8008b5a <_malloc_r+0xea>
 8008ac2:	6823      	ldr	r3, [r4, #0]
 8008ac4:	4639      	mov	r1, r7
 8008ac6:	4630      	mov	r0, r6
 8008ac8:	eb04 0903 	add.w	r9, r4, r3
 8008acc:	f001 ff80 	bl	800a9d0 <_sbrk_r>
 8008ad0:	4581      	cmp	r9, r0
 8008ad2:	d142      	bne.n	8008b5a <_malloc_r+0xea>
 8008ad4:	6821      	ldr	r1, [r4, #0]
 8008ad6:	1a6d      	subs	r5, r5, r1
 8008ad8:	4629      	mov	r1, r5
 8008ada:	4630      	mov	r0, r6
 8008adc:	f7ff ffa6 	bl	8008a2c <sbrk_aligned>
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	d03a      	beq.n	8008b5a <_malloc_r+0xea>
 8008ae4:	6823      	ldr	r3, [r4, #0]
 8008ae6:	442b      	add	r3, r5
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	f8d8 3000 	ldr.w	r3, [r8]
 8008aee:	685a      	ldr	r2, [r3, #4]
 8008af0:	bb62      	cbnz	r2, 8008b4c <_malloc_r+0xdc>
 8008af2:	f8c8 7000 	str.w	r7, [r8]
 8008af6:	e00f      	b.n	8008b18 <_malloc_r+0xa8>
 8008af8:	6822      	ldr	r2, [r4, #0]
 8008afa:	1b52      	subs	r2, r2, r5
 8008afc:	d420      	bmi.n	8008b40 <_malloc_r+0xd0>
 8008afe:	2a0b      	cmp	r2, #11
 8008b00:	d917      	bls.n	8008b32 <_malloc_r+0xc2>
 8008b02:	1961      	adds	r1, r4, r5
 8008b04:	42a3      	cmp	r3, r4
 8008b06:	6025      	str	r5, [r4, #0]
 8008b08:	bf18      	it	ne
 8008b0a:	6059      	strne	r1, [r3, #4]
 8008b0c:	6863      	ldr	r3, [r4, #4]
 8008b0e:	bf08      	it	eq
 8008b10:	f8c8 1000 	streq.w	r1, [r8]
 8008b14:	5162      	str	r2, [r4, r5]
 8008b16:	604b      	str	r3, [r1, #4]
 8008b18:	4630      	mov	r0, r6
 8008b1a:	f000 f82f 	bl	8008b7c <__malloc_unlock>
 8008b1e:	f104 000b 	add.w	r0, r4, #11
 8008b22:	1d23      	adds	r3, r4, #4
 8008b24:	f020 0007 	bic.w	r0, r0, #7
 8008b28:	1ac2      	subs	r2, r0, r3
 8008b2a:	bf1c      	itt	ne
 8008b2c:	1a1b      	subne	r3, r3, r0
 8008b2e:	50a3      	strne	r3, [r4, r2]
 8008b30:	e7af      	b.n	8008a92 <_malloc_r+0x22>
 8008b32:	6862      	ldr	r2, [r4, #4]
 8008b34:	42a3      	cmp	r3, r4
 8008b36:	bf0c      	ite	eq
 8008b38:	f8c8 2000 	streq.w	r2, [r8]
 8008b3c:	605a      	strne	r2, [r3, #4]
 8008b3e:	e7eb      	b.n	8008b18 <_malloc_r+0xa8>
 8008b40:	4623      	mov	r3, r4
 8008b42:	6864      	ldr	r4, [r4, #4]
 8008b44:	e7ae      	b.n	8008aa4 <_malloc_r+0x34>
 8008b46:	463c      	mov	r4, r7
 8008b48:	687f      	ldr	r7, [r7, #4]
 8008b4a:	e7b6      	b.n	8008aba <_malloc_r+0x4a>
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	42a3      	cmp	r3, r4
 8008b52:	d1fb      	bne.n	8008b4c <_malloc_r+0xdc>
 8008b54:	2300      	movs	r3, #0
 8008b56:	6053      	str	r3, [r2, #4]
 8008b58:	e7de      	b.n	8008b18 <_malloc_r+0xa8>
 8008b5a:	230c      	movs	r3, #12
 8008b5c:	6033      	str	r3, [r6, #0]
 8008b5e:	4630      	mov	r0, r6
 8008b60:	f000 f80c 	bl	8008b7c <__malloc_unlock>
 8008b64:	e794      	b.n	8008a90 <_malloc_r+0x20>
 8008b66:	6005      	str	r5, [r0, #0]
 8008b68:	e7d6      	b.n	8008b18 <_malloc_r+0xa8>
 8008b6a:	bf00      	nop
 8008b6c:	200009b0 	.word	0x200009b0

08008b70 <__malloc_lock>:
 8008b70:	4801      	ldr	r0, [pc, #4]	@ (8008b78 <__malloc_lock+0x8>)
 8008b72:	f7ff b8a6 	b.w	8007cc2 <__retarget_lock_acquire_recursive>
 8008b76:	bf00      	nop
 8008b78:	200009a8 	.word	0x200009a8

08008b7c <__malloc_unlock>:
 8008b7c:	4801      	ldr	r0, [pc, #4]	@ (8008b84 <__malloc_unlock+0x8>)
 8008b7e:	f7ff b8a1 	b.w	8007cc4 <__retarget_lock_release_recursive>
 8008b82:	bf00      	nop
 8008b84:	200009a8 	.word	0x200009a8

08008b88 <_Balloc>:
 8008b88:	b570      	push	{r4, r5, r6, lr}
 8008b8a:	69c6      	ldr	r6, [r0, #28]
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	460d      	mov	r5, r1
 8008b90:	b976      	cbnz	r6, 8008bb0 <_Balloc+0x28>
 8008b92:	2010      	movs	r0, #16
 8008b94:	f7ff ff42 	bl	8008a1c <malloc>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	61e0      	str	r0, [r4, #28]
 8008b9c:	b920      	cbnz	r0, 8008ba8 <_Balloc+0x20>
 8008b9e:	4b18      	ldr	r3, [pc, #96]	@ (8008c00 <_Balloc+0x78>)
 8008ba0:	4818      	ldr	r0, [pc, #96]	@ (8008c04 <_Balloc+0x7c>)
 8008ba2:	216b      	movs	r1, #107	@ 0x6b
 8008ba4:	f001 ff3c 	bl	800aa20 <__assert_func>
 8008ba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bac:	6006      	str	r6, [r0, #0]
 8008bae:	60c6      	str	r6, [r0, #12]
 8008bb0:	69e6      	ldr	r6, [r4, #28]
 8008bb2:	68f3      	ldr	r3, [r6, #12]
 8008bb4:	b183      	cbz	r3, 8008bd8 <_Balloc+0x50>
 8008bb6:	69e3      	ldr	r3, [r4, #28]
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bbe:	b9b8      	cbnz	r0, 8008bf0 <_Balloc+0x68>
 8008bc0:	2101      	movs	r1, #1
 8008bc2:	fa01 f605 	lsl.w	r6, r1, r5
 8008bc6:	1d72      	adds	r2, r6, #5
 8008bc8:	0092      	lsls	r2, r2, #2
 8008bca:	4620      	mov	r0, r4
 8008bcc:	f001 ff46 	bl	800aa5c <_calloc_r>
 8008bd0:	b160      	cbz	r0, 8008bec <_Balloc+0x64>
 8008bd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bd6:	e00e      	b.n	8008bf6 <_Balloc+0x6e>
 8008bd8:	2221      	movs	r2, #33	@ 0x21
 8008bda:	2104      	movs	r1, #4
 8008bdc:	4620      	mov	r0, r4
 8008bde:	f001 ff3d 	bl	800aa5c <_calloc_r>
 8008be2:	69e3      	ldr	r3, [r4, #28]
 8008be4:	60f0      	str	r0, [r6, #12]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1e4      	bne.n	8008bb6 <_Balloc+0x2e>
 8008bec:	2000      	movs	r0, #0
 8008bee:	bd70      	pop	{r4, r5, r6, pc}
 8008bf0:	6802      	ldr	r2, [r0, #0]
 8008bf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bfc:	e7f7      	b.n	8008bee <_Balloc+0x66>
 8008bfe:	bf00      	nop
 8008c00:	0800b4ba 	.word	0x0800b4ba
 8008c04:	0800b53a 	.word	0x0800b53a

08008c08 <_Bfree>:
 8008c08:	b570      	push	{r4, r5, r6, lr}
 8008c0a:	69c6      	ldr	r6, [r0, #28]
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	460c      	mov	r4, r1
 8008c10:	b976      	cbnz	r6, 8008c30 <_Bfree+0x28>
 8008c12:	2010      	movs	r0, #16
 8008c14:	f7ff ff02 	bl	8008a1c <malloc>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	61e8      	str	r0, [r5, #28]
 8008c1c:	b920      	cbnz	r0, 8008c28 <_Bfree+0x20>
 8008c1e:	4b09      	ldr	r3, [pc, #36]	@ (8008c44 <_Bfree+0x3c>)
 8008c20:	4809      	ldr	r0, [pc, #36]	@ (8008c48 <_Bfree+0x40>)
 8008c22:	218f      	movs	r1, #143	@ 0x8f
 8008c24:	f001 fefc 	bl	800aa20 <__assert_func>
 8008c28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c2c:	6006      	str	r6, [r0, #0]
 8008c2e:	60c6      	str	r6, [r0, #12]
 8008c30:	b13c      	cbz	r4, 8008c42 <_Bfree+0x3a>
 8008c32:	69eb      	ldr	r3, [r5, #28]
 8008c34:	6862      	ldr	r2, [r4, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c3c:	6021      	str	r1, [r4, #0]
 8008c3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c42:	bd70      	pop	{r4, r5, r6, pc}
 8008c44:	0800b4ba 	.word	0x0800b4ba
 8008c48:	0800b53a 	.word	0x0800b53a

08008c4c <__multadd>:
 8008c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c50:	690d      	ldr	r5, [r1, #16]
 8008c52:	4607      	mov	r7, r0
 8008c54:	460c      	mov	r4, r1
 8008c56:	461e      	mov	r6, r3
 8008c58:	f101 0c14 	add.w	ip, r1, #20
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	f8dc 3000 	ldr.w	r3, [ip]
 8008c62:	b299      	uxth	r1, r3
 8008c64:	fb02 6101 	mla	r1, r2, r1, r6
 8008c68:	0c1e      	lsrs	r6, r3, #16
 8008c6a:	0c0b      	lsrs	r3, r1, #16
 8008c6c:	fb02 3306 	mla	r3, r2, r6, r3
 8008c70:	b289      	uxth	r1, r1
 8008c72:	3001      	adds	r0, #1
 8008c74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c78:	4285      	cmp	r5, r0
 8008c7a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c82:	dcec      	bgt.n	8008c5e <__multadd+0x12>
 8008c84:	b30e      	cbz	r6, 8008cca <__multadd+0x7e>
 8008c86:	68a3      	ldr	r3, [r4, #8]
 8008c88:	42ab      	cmp	r3, r5
 8008c8a:	dc19      	bgt.n	8008cc0 <__multadd+0x74>
 8008c8c:	6861      	ldr	r1, [r4, #4]
 8008c8e:	4638      	mov	r0, r7
 8008c90:	3101      	adds	r1, #1
 8008c92:	f7ff ff79 	bl	8008b88 <_Balloc>
 8008c96:	4680      	mov	r8, r0
 8008c98:	b928      	cbnz	r0, 8008ca6 <__multadd+0x5a>
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8008cd0 <__multadd+0x84>)
 8008c9e:	480d      	ldr	r0, [pc, #52]	@ (8008cd4 <__multadd+0x88>)
 8008ca0:	21ba      	movs	r1, #186	@ 0xba
 8008ca2:	f001 febd 	bl	800aa20 <__assert_func>
 8008ca6:	6922      	ldr	r2, [r4, #16]
 8008ca8:	3202      	adds	r2, #2
 8008caa:	f104 010c 	add.w	r1, r4, #12
 8008cae:	0092      	lsls	r2, r2, #2
 8008cb0:	300c      	adds	r0, #12
 8008cb2:	f001 fe9d 	bl	800a9f0 <memcpy>
 8008cb6:	4621      	mov	r1, r4
 8008cb8:	4638      	mov	r0, r7
 8008cba:	f7ff ffa5 	bl	8008c08 <_Bfree>
 8008cbe:	4644      	mov	r4, r8
 8008cc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cc4:	3501      	adds	r5, #1
 8008cc6:	615e      	str	r6, [r3, #20]
 8008cc8:	6125      	str	r5, [r4, #16]
 8008cca:	4620      	mov	r0, r4
 8008ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cd0:	0800b529 	.word	0x0800b529
 8008cd4:	0800b53a 	.word	0x0800b53a

08008cd8 <__s2b>:
 8008cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cdc:	460c      	mov	r4, r1
 8008cde:	4615      	mov	r5, r2
 8008ce0:	461f      	mov	r7, r3
 8008ce2:	2209      	movs	r2, #9
 8008ce4:	3308      	adds	r3, #8
 8008ce6:	4606      	mov	r6, r0
 8008ce8:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cec:	2100      	movs	r1, #0
 8008cee:	2201      	movs	r2, #1
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	db09      	blt.n	8008d08 <__s2b+0x30>
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	f7ff ff47 	bl	8008b88 <_Balloc>
 8008cfa:	b940      	cbnz	r0, 8008d0e <__s2b+0x36>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	4b19      	ldr	r3, [pc, #100]	@ (8008d64 <__s2b+0x8c>)
 8008d00:	4819      	ldr	r0, [pc, #100]	@ (8008d68 <__s2b+0x90>)
 8008d02:	21d3      	movs	r1, #211	@ 0xd3
 8008d04:	f001 fe8c 	bl	800aa20 <__assert_func>
 8008d08:	0052      	lsls	r2, r2, #1
 8008d0a:	3101      	adds	r1, #1
 8008d0c:	e7f0      	b.n	8008cf0 <__s2b+0x18>
 8008d0e:	9b08      	ldr	r3, [sp, #32]
 8008d10:	6143      	str	r3, [r0, #20]
 8008d12:	2d09      	cmp	r5, #9
 8008d14:	f04f 0301 	mov.w	r3, #1
 8008d18:	6103      	str	r3, [r0, #16]
 8008d1a:	dd16      	ble.n	8008d4a <__s2b+0x72>
 8008d1c:	f104 0909 	add.w	r9, r4, #9
 8008d20:	46c8      	mov	r8, r9
 8008d22:	442c      	add	r4, r5
 8008d24:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d28:	4601      	mov	r1, r0
 8008d2a:	3b30      	subs	r3, #48	@ 0x30
 8008d2c:	220a      	movs	r2, #10
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f7ff ff8c 	bl	8008c4c <__multadd>
 8008d34:	45a0      	cmp	r8, r4
 8008d36:	d1f5      	bne.n	8008d24 <__s2b+0x4c>
 8008d38:	f1a5 0408 	sub.w	r4, r5, #8
 8008d3c:	444c      	add	r4, r9
 8008d3e:	1b2d      	subs	r5, r5, r4
 8008d40:	1963      	adds	r3, r4, r5
 8008d42:	42bb      	cmp	r3, r7
 8008d44:	db04      	blt.n	8008d50 <__s2b+0x78>
 8008d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d4a:	340a      	adds	r4, #10
 8008d4c:	2509      	movs	r5, #9
 8008d4e:	e7f6      	b.n	8008d3e <__s2b+0x66>
 8008d50:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d54:	4601      	mov	r1, r0
 8008d56:	3b30      	subs	r3, #48	@ 0x30
 8008d58:	220a      	movs	r2, #10
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f7ff ff76 	bl	8008c4c <__multadd>
 8008d60:	e7ee      	b.n	8008d40 <__s2b+0x68>
 8008d62:	bf00      	nop
 8008d64:	0800b529 	.word	0x0800b529
 8008d68:	0800b53a 	.word	0x0800b53a

08008d6c <__hi0bits>:
 8008d6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d70:	4603      	mov	r3, r0
 8008d72:	bf36      	itet	cc
 8008d74:	0403      	lslcc	r3, r0, #16
 8008d76:	2000      	movcs	r0, #0
 8008d78:	2010      	movcc	r0, #16
 8008d7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d7e:	bf3c      	itt	cc
 8008d80:	021b      	lslcc	r3, r3, #8
 8008d82:	3008      	addcc	r0, #8
 8008d84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d88:	bf3c      	itt	cc
 8008d8a:	011b      	lslcc	r3, r3, #4
 8008d8c:	3004      	addcc	r0, #4
 8008d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d92:	bf3c      	itt	cc
 8008d94:	009b      	lslcc	r3, r3, #2
 8008d96:	3002      	addcc	r0, #2
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	db05      	blt.n	8008da8 <__hi0bits+0x3c>
 8008d9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008da0:	f100 0001 	add.w	r0, r0, #1
 8008da4:	bf08      	it	eq
 8008da6:	2020      	moveq	r0, #32
 8008da8:	4770      	bx	lr

08008daa <__lo0bits>:
 8008daa:	6803      	ldr	r3, [r0, #0]
 8008dac:	4602      	mov	r2, r0
 8008dae:	f013 0007 	ands.w	r0, r3, #7
 8008db2:	d00b      	beq.n	8008dcc <__lo0bits+0x22>
 8008db4:	07d9      	lsls	r1, r3, #31
 8008db6:	d421      	bmi.n	8008dfc <__lo0bits+0x52>
 8008db8:	0798      	lsls	r0, r3, #30
 8008dba:	bf49      	itett	mi
 8008dbc:	085b      	lsrmi	r3, r3, #1
 8008dbe:	089b      	lsrpl	r3, r3, #2
 8008dc0:	2001      	movmi	r0, #1
 8008dc2:	6013      	strmi	r3, [r2, #0]
 8008dc4:	bf5c      	itt	pl
 8008dc6:	6013      	strpl	r3, [r2, #0]
 8008dc8:	2002      	movpl	r0, #2
 8008dca:	4770      	bx	lr
 8008dcc:	b299      	uxth	r1, r3
 8008dce:	b909      	cbnz	r1, 8008dd4 <__lo0bits+0x2a>
 8008dd0:	0c1b      	lsrs	r3, r3, #16
 8008dd2:	2010      	movs	r0, #16
 8008dd4:	b2d9      	uxtb	r1, r3
 8008dd6:	b909      	cbnz	r1, 8008ddc <__lo0bits+0x32>
 8008dd8:	3008      	adds	r0, #8
 8008dda:	0a1b      	lsrs	r3, r3, #8
 8008ddc:	0719      	lsls	r1, r3, #28
 8008dde:	bf04      	itt	eq
 8008de0:	091b      	lsreq	r3, r3, #4
 8008de2:	3004      	addeq	r0, #4
 8008de4:	0799      	lsls	r1, r3, #30
 8008de6:	bf04      	itt	eq
 8008de8:	089b      	lsreq	r3, r3, #2
 8008dea:	3002      	addeq	r0, #2
 8008dec:	07d9      	lsls	r1, r3, #31
 8008dee:	d403      	bmi.n	8008df8 <__lo0bits+0x4e>
 8008df0:	085b      	lsrs	r3, r3, #1
 8008df2:	f100 0001 	add.w	r0, r0, #1
 8008df6:	d003      	beq.n	8008e00 <__lo0bits+0x56>
 8008df8:	6013      	str	r3, [r2, #0]
 8008dfa:	4770      	bx	lr
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	4770      	bx	lr
 8008e00:	2020      	movs	r0, #32
 8008e02:	4770      	bx	lr

08008e04 <__i2b>:
 8008e04:	b510      	push	{r4, lr}
 8008e06:	460c      	mov	r4, r1
 8008e08:	2101      	movs	r1, #1
 8008e0a:	f7ff febd 	bl	8008b88 <_Balloc>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	b928      	cbnz	r0, 8008e1e <__i2b+0x1a>
 8008e12:	4b05      	ldr	r3, [pc, #20]	@ (8008e28 <__i2b+0x24>)
 8008e14:	4805      	ldr	r0, [pc, #20]	@ (8008e2c <__i2b+0x28>)
 8008e16:	f240 1145 	movw	r1, #325	@ 0x145
 8008e1a:	f001 fe01 	bl	800aa20 <__assert_func>
 8008e1e:	2301      	movs	r3, #1
 8008e20:	6144      	str	r4, [r0, #20]
 8008e22:	6103      	str	r3, [r0, #16]
 8008e24:	bd10      	pop	{r4, pc}
 8008e26:	bf00      	nop
 8008e28:	0800b529 	.word	0x0800b529
 8008e2c:	0800b53a 	.word	0x0800b53a

08008e30 <__multiply>:
 8008e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e34:	4617      	mov	r7, r2
 8008e36:	690a      	ldr	r2, [r1, #16]
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	bfa8      	it	ge
 8008e3e:	463b      	movge	r3, r7
 8008e40:	4689      	mov	r9, r1
 8008e42:	bfa4      	itt	ge
 8008e44:	460f      	movge	r7, r1
 8008e46:	4699      	movge	r9, r3
 8008e48:	693d      	ldr	r5, [r7, #16]
 8008e4a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	6879      	ldr	r1, [r7, #4]
 8008e52:	eb05 060a 	add.w	r6, r5, sl
 8008e56:	42b3      	cmp	r3, r6
 8008e58:	b085      	sub	sp, #20
 8008e5a:	bfb8      	it	lt
 8008e5c:	3101      	addlt	r1, #1
 8008e5e:	f7ff fe93 	bl	8008b88 <_Balloc>
 8008e62:	b930      	cbnz	r0, 8008e72 <__multiply+0x42>
 8008e64:	4602      	mov	r2, r0
 8008e66:	4b41      	ldr	r3, [pc, #260]	@ (8008f6c <__multiply+0x13c>)
 8008e68:	4841      	ldr	r0, [pc, #260]	@ (8008f70 <__multiply+0x140>)
 8008e6a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e6e:	f001 fdd7 	bl	800aa20 <__assert_func>
 8008e72:	f100 0414 	add.w	r4, r0, #20
 8008e76:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008e7a:	4623      	mov	r3, r4
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	4573      	cmp	r3, lr
 8008e80:	d320      	bcc.n	8008ec4 <__multiply+0x94>
 8008e82:	f107 0814 	add.w	r8, r7, #20
 8008e86:	f109 0114 	add.w	r1, r9, #20
 8008e8a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008e8e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008e92:	9302      	str	r3, [sp, #8]
 8008e94:	1beb      	subs	r3, r5, r7
 8008e96:	3b15      	subs	r3, #21
 8008e98:	f023 0303 	bic.w	r3, r3, #3
 8008e9c:	3304      	adds	r3, #4
 8008e9e:	3715      	adds	r7, #21
 8008ea0:	42bd      	cmp	r5, r7
 8008ea2:	bf38      	it	cc
 8008ea4:	2304      	movcc	r3, #4
 8008ea6:	9301      	str	r3, [sp, #4]
 8008ea8:	9b02      	ldr	r3, [sp, #8]
 8008eaa:	9103      	str	r1, [sp, #12]
 8008eac:	428b      	cmp	r3, r1
 8008eae:	d80c      	bhi.n	8008eca <__multiply+0x9a>
 8008eb0:	2e00      	cmp	r6, #0
 8008eb2:	dd03      	ble.n	8008ebc <__multiply+0x8c>
 8008eb4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d055      	beq.n	8008f68 <__multiply+0x138>
 8008ebc:	6106      	str	r6, [r0, #16]
 8008ebe:	b005      	add	sp, #20
 8008ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec4:	f843 2b04 	str.w	r2, [r3], #4
 8008ec8:	e7d9      	b.n	8008e7e <__multiply+0x4e>
 8008eca:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ece:	f1ba 0f00 	cmp.w	sl, #0
 8008ed2:	d01f      	beq.n	8008f14 <__multiply+0xe4>
 8008ed4:	46c4      	mov	ip, r8
 8008ed6:	46a1      	mov	r9, r4
 8008ed8:	2700      	movs	r7, #0
 8008eda:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ede:	f8d9 3000 	ldr.w	r3, [r9]
 8008ee2:	fa1f fb82 	uxth.w	fp, r2
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	fb0a 330b 	mla	r3, sl, fp, r3
 8008eec:	443b      	add	r3, r7
 8008eee:	f8d9 7000 	ldr.w	r7, [r9]
 8008ef2:	0c12      	lsrs	r2, r2, #16
 8008ef4:	0c3f      	lsrs	r7, r7, #16
 8008ef6:	fb0a 7202 	mla	r2, sl, r2, r7
 8008efa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f04:	4565      	cmp	r5, ip
 8008f06:	f849 3b04 	str.w	r3, [r9], #4
 8008f0a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008f0e:	d8e4      	bhi.n	8008eda <__multiply+0xaa>
 8008f10:	9b01      	ldr	r3, [sp, #4]
 8008f12:	50e7      	str	r7, [r4, r3]
 8008f14:	9b03      	ldr	r3, [sp, #12]
 8008f16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f1a:	3104      	adds	r1, #4
 8008f1c:	f1b9 0f00 	cmp.w	r9, #0
 8008f20:	d020      	beq.n	8008f64 <__multiply+0x134>
 8008f22:	6823      	ldr	r3, [r4, #0]
 8008f24:	4647      	mov	r7, r8
 8008f26:	46a4      	mov	ip, r4
 8008f28:	f04f 0a00 	mov.w	sl, #0
 8008f2c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008f30:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008f34:	fb09 220b 	mla	r2, r9, fp, r2
 8008f38:	4452      	add	r2, sl
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f40:	f84c 3b04 	str.w	r3, [ip], #4
 8008f44:	f857 3b04 	ldr.w	r3, [r7], #4
 8008f48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f4c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008f50:	fb09 330a 	mla	r3, r9, sl, r3
 8008f54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008f58:	42bd      	cmp	r5, r7
 8008f5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f5e:	d8e5      	bhi.n	8008f2c <__multiply+0xfc>
 8008f60:	9a01      	ldr	r2, [sp, #4]
 8008f62:	50a3      	str	r3, [r4, r2]
 8008f64:	3404      	adds	r4, #4
 8008f66:	e79f      	b.n	8008ea8 <__multiply+0x78>
 8008f68:	3e01      	subs	r6, #1
 8008f6a:	e7a1      	b.n	8008eb0 <__multiply+0x80>
 8008f6c:	0800b529 	.word	0x0800b529
 8008f70:	0800b53a 	.word	0x0800b53a

08008f74 <__pow5mult>:
 8008f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f78:	4615      	mov	r5, r2
 8008f7a:	f012 0203 	ands.w	r2, r2, #3
 8008f7e:	4607      	mov	r7, r0
 8008f80:	460e      	mov	r6, r1
 8008f82:	d007      	beq.n	8008f94 <__pow5mult+0x20>
 8008f84:	4c25      	ldr	r4, [pc, #148]	@ (800901c <__pow5mult+0xa8>)
 8008f86:	3a01      	subs	r2, #1
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f8e:	f7ff fe5d 	bl	8008c4c <__multadd>
 8008f92:	4606      	mov	r6, r0
 8008f94:	10ad      	asrs	r5, r5, #2
 8008f96:	d03d      	beq.n	8009014 <__pow5mult+0xa0>
 8008f98:	69fc      	ldr	r4, [r7, #28]
 8008f9a:	b97c      	cbnz	r4, 8008fbc <__pow5mult+0x48>
 8008f9c:	2010      	movs	r0, #16
 8008f9e:	f7ff fd3d 	bl	8008a1c <malloc>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	61f8      	str	r0, [r7, #28]
 8008fa6:	b928      	cbnz	r0, 8008fb4 <__pow5mult+0x40>
 8008fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8009020 <__pow5mult+0xac>)
 8008faa:	481e      	ldr	r0, [pc, #120]	@ (8009024 <__pow5mult+0xb0>)
 8008fac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fb0:	f001 fd36 	bl	800aa20 <__assert_func>
 8008fb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fb8:	6004      	str	r4, [r0, #0]
 8008fba:	60c4      	str	r4, [r0, #12]
 8008fbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fc4:	b94c      	cbnz	r4, 8008fda <__pow5mult+0x66>
 8008fc6:	f240 2171 	movw	r1, #625	@ 0x271
 8008fca:	4638      	mov	r0, r7
 8008fcc:	f7ff ff1a 	bl	8008e04 <__i2b>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	6003      	str	r3, [r0, #0]
 8008fda:	f04f 0900 	mov.w	r9, #0
 8008fde:	07eb      	lsls	r3, r5, #31
 8008fe0:	d50a      	bpl.n	8008ff8 <__pow5mult+0x84>
 8008fe2:	4631      	mov	r1, r6
 8008fe4:	4622      	mov	r2, r4
 8008fe6:	4638      	mov	r0, r7
 8008fe8:	f7ff ff22 	bl	8008e30 <__multiply>
 8008fec:	4631      	mov	r1, r6
 8008fee:	4680      	mov	r8, r0
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f7ff fe09 	bl	8008c08 <_Bfree>
 8008ff6:	4646      	mov	r6, r8
 8008ff8:	106d      	asrs	r5, r5, #1
 8008ffa:	d00b      	beq.n	8009014 <__pow5mult+0xa0>
 8008ffc:	6820      	ldr	r0, [r4, #0]
 8008ffe:	b938      	cbnz	r0, 8009010 <__pow5mult+0x9c>
 8009000:	4622      	mov	r2, r4
 8009002:	4621      	mov	r1, r4
 8009004:	4638      	mov	r0, r7
 8009006:	f7ff ff13 	bl	8008e30 <__multiply>
 800900a:	6020      	str	r0, [r4, #0]
 800900c:	f8c0 9000 	str.w	r9, [r0]
 8009010:	4604      	mov	r4, r0
 8009012:	e7e4      	b.n	8008fde <__pow5mult+0x6a>
 8009014:	4630      	mov	r0, r6
 8009016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800901a:	bf00      	nop
 800901c:	0800b64c 	.word	0x0800b64c
 8009020:	0800b4ba 	.word	0x0800b4ba
 8009024:	0800b53a 	.word	0x0800b53a

08009028 <__lshift>:
 8009028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800902c:	460c      	mov	r4, r1
 800902e:	6849      	ldr	r1, [r1, #4]
 8009030:	6923      	ldr	r3, [r4, #16]
 8009032:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009036:	68a3      	ldr	r3, [r4, #8]
 8009038:	4607      	mov	r7, r0
 800903a:	4691      	mov	r9, r2
 800903c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009040:	f108 0601 	add.w	r6, r8, #1
 8009044:	42b3      	cmp	r3, r6
 8009046:	db0b      	blt.n	8009060 <__lshift+0x38>
 8009048:	4638      	mov	r0, r7
 800904a:	f7ff fd9d 	bl	8008b88 <_Balloc>
 800904e:	4605      	mov	r5, r0
 8009050:	b948      	cbnz	r0, 8009066 <__lshift+0x3e>
 8009052:	4602      	mov	r2, r0
 8009054:	4b28      	ldr	r3, [pc, #160]	@ (80090f8 <__lshift+0xd0>)
 8009056:	4829      	ldr	r0, [pc, #164]	@ (80090fc <__lshift+0xd4>)
 8009058:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800905c:	f001 fce0 	bl	800aa20 <__assert_func>
 8009060:	3101      	adds	r1, #1
 8009062:	005b      	lsls	r3, r3, #1
 8009064:	e7ee      	b.n	8009044 <__lshift+0x1c>
 8009066:	2300      	movs	r3, #0
 8009068:	f100 0114 	add.w	r1, r0, #20
 800906c:	f100 0210 	add.w	r2, r0, #16
 8009070:	4618      	mov	r0, r3
 8009072:	4553      	cmp	r3, sl
 8009074:	db33      	blt.n	80090de <__lshift+0xb6>
 8009076:	6920      	ldr	r0, [r4, #16]
 8009078:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800907c:	f104 0314 	add.w	r3, r4, #20
 8009080:	f019 091f 	ands.w	r9, r9, #31
 8009084:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009088:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800908c:	d02b      	beq.n	80090e6 <__lshift+0xbe>
 800908e:	f1c9 0e20 	rsb	lr, r9, #32
 8009092:	468a      	mov	sl, r1
 8009094:	2200      	movs	r2, #0
 8009096:	6818      	ldr	r0, [r3, #0]
 8009098:	fa00 f009 	lsl.w	r0, r0, r9
 800909c:	4310      	orrs	r0, r2
 800909e:	f84a 0b04 	str.w	r0, [sl], #4
 80090a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80090a6:	459c      	cmp	ip, r3
 80090a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80090ac:	d8f3      	bhi.n	8009096 <__lshift+0x6e>
 80090ae:	ebac 0304 	sub.w	r3, ip, r4
 80090b2:	3b15      	subs	r3, #21
 80090b4:	f023 0303 	bic.w	r3, r3, #3
 80090b8:	3304      	adds	r3, #4
 80090ba:	f104 0015 	add.w	r0, r4, #21
 80090be:	4560      	cmp	r0, ip
 80090c0:	bf88      	it	hi
 80090c2:	2304      	movhi	r3, #4
 80090c4:	50ca      	str	r2, [r1, r3]
 80090c6:	b10a      	cbz	r2, 80090cc <__lshift+0xa4>
 80090c8:	f108 0602 	add.w	r6, r8, #2
 80090cc:	3e01      	subs	r6, #1
 80090ce:	4638      	mov	r0, r7
 80090d0:	612e      	str	r6, [r5, #16]
 80090d2:	4621      	mov	r1, r4
 80090d4:	f7ff fd98 	bl	8008c08 <_Bfree>
 80090d8:	4628      	mov	r0, r5
 80090da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090de:	f842 0f04 	str.w	r0, [r2, #4]!
 80090e2:	3301      	adds	r3, #1
 80090e4:	e7c5      	b.n	8009072 <__lshift+0x4a>
 80090e6:	3904      	subs	r1, #4
 80090e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80090f0:	459c      	cmp	ip, r3
 80090f2:	d8f9      	bhi.n	80090e8 <__lshift+0xc0>
 80090f4:	e7ea      	b.n	80090cc <__lshift+0xa4>
 80090f6:	bf00      	nop
 80090f8:	0800b529 	.word	0x0800b529
 80090fc:	0800b53a 	.word	0x0800b53a

08009100 <__mcmp>:
 8009100:	690a      	ldr	r2, [r1, #16]
 8009102:	4603      	mov	r3, r0
 8009104:	6900      	ldr	r0, [r0, #16]
 8009106:	1a80      	subs	r0, r0, r2
 8009108:	b530      	push	{r4, r5, lr}
 800910a:	d10e      	bne.n	800912a <__mcmp+0x2a>
 800910c:	3314      	adds	r3, #20
 800910e:	3114      	adds	r1, #20
 8009110:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009114:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009118:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800911c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009120:	4295      	cmp	r5, r2
 8009122:	d003      	beq.n	800912c <__mcmp+0x2c>
 8009124:	d205      	bcs.n	8009132 <__mcmp+0x32>
 8009126:	f04f 30ff 	mov.w	r0, #4294967295
 800912a:	bd30      	pop	{r4, r5, pc}
 800912c:	42a3      	cmp	r3, r4
 800912e:	d3f3      	bcc.n	8009118 <__mcmp+0x18>
 8009130:	e7fb      	b.n	800912a <__mcmp+0x2a>
 8009132:	2001      	movs	r0, #1
 8009134:	e7f9      	b.n	800912a <__mcmp+0x2a>
	...

08009138 <__mdiff>:
 8009138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913c:	4689      	mov	r9, r1
 800913e:	4606      	mov	r6, r0
 8009140:	4611      	mov	r1, r2
 8009142:	4648      	mov	r0, r9
 8009144:	4614      	mov	r4, r2
 8009146:	f7ff ffdb 	bl	8009100 <__mcmp>
 800914a:	1e05      	subs	r5, r0, #0
 800914c:	d112      	bne.n	8009174 <__mdiff+0x3c>
 800914e:	4629      	mov	r1, r5
 8009150:	4630      	mov	r0, r6
 8009152:	f7ff fd19 	bl	8008b88 <_Balloc>
 8009156:	4602      	mov	r2, r0
 8009158:	b928      	cbnz	r0, 8009166 <__mdiff+0x2e>
 800915a:	4b3f      	ldr	r3, [pc, #252]	@ (8009258 <__mdiff+0x120>)
 800915c:	f240 2137 	movw	r1, #567	@ 0x237
 8009160:	483e      	ldr	r0, [pc, #248]	@ (800925c <__mdiff+0x124>)
 8009162:	f001 fc5d 	bl	800aa20 <__assert_func>
 8009166:	2301      	movs	r3, #1
 8009168:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800916c:	4610      	mov	r0, r2
 800916e:	b003      	add	sp, #12
 8009170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009174:	bfbc      	itt	lt
 8009176:	464b      	movlt	r3, r9
 8009178:	46a1      	movlt	r9, r4
 800917a:	4630      	mov	r0, r6
 800917c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009180:	bfba      	itte	lt
 8009182:	461c      	movlt	r4, r3
 8009184:	2501      	movlt	r5, #1
 8009186:	2500      	movge	r5, #0
 8009188:	f7ff fcfe 	bl	8008b88 <_Balloc>
 800918c:	4602      	mov	r2, r0
 800918e:	b918      	cbnz	r0, 8009198 <__mdiff+0x60>
 8009190:	4b31      	ldr	r3, [pc, #196]	@ (8009258 <__mdiff+0x120>)
 8009192:	f240 2145 	movw	r1, #581	@ 0x245
 8009196:	e7e3      	b.n	8009160 <__mdiff+0x28>
 8009198:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800919c:	6926      	ldr	r6, [r4, #16]
 800919e:	60c5      	str	r5, [r0, #12]
 80091a0:	f109 0310 	add.w	r3, r9, #16
 80091a4:	f109 0514 	add.w	r5, r9, #20
 80091a8:	f104 0e14 	add.w	lr, r4, #20
 80091ac:	f100 0b14 	add.w	fp, r0, #20
 80091b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091b8:	9301      	str	r3, [sp, #4]
 80091ba:	46d9      	mov	r9, fp
 80091bc:	f04f 0c00 	mov.w	ip, #0
 80091c0:	9b01      	ldr	r3, [sp, #4]
 80091c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091ca:	9301      	str	r3, [sp, #4]
 80091cc:	fa1f f38a 	uxth.w	r3, sl
 80091d0:	4619      	mov	r1, r3
 80091d2:	b283      	uxth	r3, r0
 80091d4:	1acb      	subs	r3, r1, r3
 80091d6:	0c00      	lsrs	r0, r0, #16
 80091d8:	4463      	add	r3, ip
 80091da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80091de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80091e8:	4576      	cmp	r6, lr
 80091ea:	f849 3b04 	str.w	r3, [r9], #4
 80091ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091f2:	d8e5      	bhi.n	80091c0 <__mdiff+0x88>
 80091f4:	1b33      	subs	r3, r6, r4
 80091f6:	3b15      	subs	r3, #21
 80091f8:	f023 0303 	bic.w	r3, r3, #3
 80091fc:	3415      	adds	r4, #21
 80091fe:	3304      	adds	r3, #4
 8009200:	42a6      	cmp	r6, r4
 8009202:	bf38      	it	cc
 8009204:	2304      	movcc	r3, #4
 8009206:	441d      	add	r5, r3
 8009208:	445b      	add	r3, fp
 800920a:	461e      	mov	r6, r3
 800920c:	462c      	mov	r4, r5
 800920e:	4544      	cmp	r4, r8
 8009210:	d30e      	bcc.n	8009230 <__mdiff+0xf8>
 8009212:	f108 0103 	add.w	r1, r8, #3
 8009216:	1b49      	subs	r1, r1, r5
 8009218:	f021 0103 	bic.w	r1, r1, #3
 800921c:	3d03      	subs	r5, #3
 800921e:	45a8      	cmp	r8, r5
 8009220:	bf38      	it	cc
 8009222:	2100      	movcc	r1, #0
 8009224:	440b      	add	r3, r1
 8009226:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800922a:	b191      	cbz	r1, 8009252 <__mdiff+0x11a>
 800922c:	6117      	str	r7, [r2, #16]
 800922e:	e79d      	b.n	800916c <__mdiff+0x34>
 8009230:	f854 1b04 	ldr.w	r1, [r4], #4
 8009234:	46e6      	mov	lr, ip
 8009236:	0c08      	lsrs	r0, r1, #16
 8009238:	fa1c fc81 	uxtah	ip, ip, r1
 800923c:	4471      	add	r1, lr
 800923e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009242:	b289      	uxth	r1, r1
 8009244:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009248:	f846 1b04 	str.w	r1, [r6], #4
 800924c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009250:	e7dd      	b.n	800920e <__mdiff+0xd6>
 8009252:	3f01      	subs	r7, #1
 8009254:	e7e7      	b.n	8009226 <__mdiff+0xee>
 8009256:	bf00      	nop
 8009258:	0800b529 	.word	0x0800b529
 800925c:	0800b53a 	.word	0x0800b53a

08009260 <__ulp>:
 8009260:	b082      	sub	sp, #8
 8009262:	ed8d 0b00 	vstr	d0, [sp]
 8009266:	9a01      	ldr	r2, [sp, #4]
 8009268:	4b0f      	ldr	r3, [pc, #60]	@ (80092a8 <__ulp+0x48>)
 800926a:	4013      	ands	r3, r2
 800926c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009270:	2b00      	cmp	r3, #0
 8009272:	dc08      	bgt.n	8009286 <__ulp+0x26>
 8009274:	425b      	negs	r3, r3
 8009276:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800927a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800927e:	da04      	bge.n	800928a <__ulp+0x2a>
 8009280:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009284:	4113      	asrs	r3, r2
 8009286:	2200      	movs	r2, #0
 8009288:	e008      	b.n	800929c <__ulp+0x3c>
 800928a:	f1a2 0314 	sub.w	r3, r2, #20
 800928e:	2b1e      	cmp	r3, #30
 8009290:	bfda      	itte	le
 8009292:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009296:	40da      	lsrle	r2, r3
 8009298:	2201      	movgt	r2, #1
 800929a:	2300      	movs	r3, #0
 800929c:	4619      	mov	r1, r3
 800929e:	4610      	mov	r0, r2
 80092a0:	ec41 0b10 	vmov	d0, r0, r1
 80092a4:	b002      	add	sp, #8
 80092a6:	4770      	bx	lr
 80092a8:	7ff00000 	.word	0x7ff00000

080092ac <__b2d>:
 80092ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b0:	6906      	ldr	r6, [r0, #16]
 80092b2:	f100 0814 	add.w	r8, r0, #20
 80092b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80092ba:	1f37      	subs	r7, r6, #4
 80092bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80092c0:	4610      	mov	r0, r2
 80092c2:	f7ff fd53 	bl	8008d6c <__hi0bits>
 80092c6:	f1c0 0320 	rsb	r3, r0, #32
 80092ca:	280a      	cmp	r0, #10
 80092cc:	600b      	str	r3, [r1, #0]
 80092ce:	491b      	ldr	r1, [pc, #108]	@ (800933c <__b2d+0x90>)
 80092d0:	dc15      	bgt.n	80092fe <__b2d+0x52>
 80092d2:	f1c0 0c0b 	rsb	ip, r0, #11
 80092d6:	fa22 f30c 	lsr.w	r3, r2, ip
 80092da:	45b8      	cmp	r8, r7
 80092dc:	ea43 0501 	orr.w	r5, r3, r1
 80092e0:	bf34      	ite	cc
 80092e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80092e6:	2300      	movcs	r3, #0
 80092e8:	3015      	adds	r0, #21
 80092ea:	fa02 f000 	lsl.w	r0, r2, r0
 80092ee:	fa23 f30c 	lsr.w	r3, r3, ip
 80092f2:	4303      	orrs	r3, r0
 80092f4:	461c      	mov	r4, r3
 80092f6:	ec45 4b10 	vmov	d0, r4, r5
 80092fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092fe:	45b8      	cmp	r8, r7
 8009300:	bf3a      	itte	cc
 8009302:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009306:	f1a6 0708 	subcc.w	r7, r6, #8
 800930a:	2300      	movcs	r3, #0
 800930c:	380b      	subs	r0, #11
 800930e:	d012      	beq.n	8009336 <__b2d+0x8a>
 8009310:	f1c0 0120 	rsb	r1, r0, #32
 8009314:	fa23 f401 	lsr.w	r4, r3, r1
 8009318:	4082      	lsls	r2, r0
 800931a:	4322      	orrs	r2, r4
 800931c:	4547      	cmp	r7, r8
 800931e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009322:	bf8c      	ite	hi
 8009324:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009328:	2200      	movls	r2, #0
 800932a:	4083      	lsls	r3, r0
 800932c:	40ca      	lsrs	r2, r1
 800932e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009332:	4313      	orrs	r3, r2
 8009334:	e7de      	b.n	80092f4 <__b2d+0x48>
 8009336:	ea42 0501 	orr.w	r5, r2, r1
 800933a:	e7db      	b.n	80092f4 <__b2d+0x48>
 800933c:	3ff00000 	.word	0x3ff00000

08009340 <__d2b>:
 8009340:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009344:	460f      	mov	r7, r1
 8009346:	2101      	movs	r1, #1
 8009348:	ec59 8b10 	vmov	r8, r9, d0
 800934c:	4616      	mov	r6, r2
 800934e:	f7ff fc1b 	bl	8008b88 <_Balloc>
 8009352:	4604      	mov	r4, r0
 8009354:	b930      	cbnz	r0, 8009364 <__d2b+0x24>
 8009356:	4602      	mov	r2, r0
 8009358:	4b23      	ldr	r3, [pc, #140]	@ (80093e8 <__d2b+0xa8>)
 800935a:	4824      	ldr	r0, [pc, #144]	@ (80093ec <__d2b+0xac>)
 800935c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009360:	f001 fb5e 	bl	800aa20 <__assert_func>
 8009364:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800936c:	b10d      	cbz	r5, 8009372 <__d2b+0x32>
 800936e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009372:	9301      	str	r3, [sp, #4]
 8009374:	f1b8 0300 	subs.w	r3, r8, #0
 8009378:	d023      	beq.n	80093c2 <__d2b+0x82>
 800937a:	4668      	mov	r0, sp
 800937c:	9300      	str	r3, [sp, #0]
 800937e:	f7ff fd14 	bl	8008daa <__lo0bits>
 8009382:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009386:	b1d0      	cbz	r0, 80093be <__d2b+0x7e>
 8009388:	f1c0 0320 	rsb	r3, r0, #32
 800938c:	fa02 f303 	lsl.w	r3, r2, r3
 8009390:	430b      	orrs	r3, r1
 8009392:	40c2      	lsrs	r2, r0
 8009394:	6163      	str	r3, [r4, #20]
 8009396:	9201      	str	r2, [sp, #4]
 8009398:	9b01      	ldr	r3, [sp, #4]
 800939a:	61a3      	str	r3, [r4, #24]
 800939c:	2b00      	cmp	r3, #0
 800939e:	bf0c      	ite	eq
 80093a0:	2201      	moveq	r2, #1
 80093a2:	2202      	movne	r2, #2
 80093a4:	6122      	str	r2, [r4, #16]
 80093a6:	b1a5      	cbz	r5, 80093d2 <__d2b+0x92>
 80093a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80093ac:	4405      	add	r5, r0
 80093ae:	603d      	str	r5, [r7, #0]
 80093b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80093b4:	6030      	str	r0, [r6, #0]
 80093b6:	4620      	mov	r0, r4
 80093b8:	b003      	add	sp, #12
 80093ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093be:	6161      	str	r1, [r4, #20]
 80093c0:	e7ea      	b.n	8009398 <__d2b+0x58>
 80093c2:	a801      	add	r0, sp, #4
 80093c4:	f7ff fcf1 	bl	8008daa <__lo0bits>
 80093c8:	9b01      	ldr	r3, [sp, #4]
 80093ca:	6163      	str	r3, [r4, #20]
 80093cc:	3020      	adds	r0, #32
 80093ce:	2201      	movs	r2, #1
 80093d0:	e7e8      	b.n	80093a4 <__d2b+0x64>
 80093d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80093da:	6038      	str	r0, [r7, #0]
 80093dc:	6918      	ldr	r0, [r3, #16]
 80093de:	f7ff fcc5 	bl	8008d6c <__hi0bits>
 80093e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80093e6:	e7e5      	b.n	80093b4 <__d2b+0x74>
 80093e8:	0800b529 	.word	0x0800b529
 80093ec:	0800b53a 	.word	0x0800b53a

080093f0 <__ratio>:
 80093f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f4:	b085      	sub	sp, #20
 80093f6:	e9cd 1000 	strd	r1, r0, [sp]
 80093fa:	a902      	add	r1, sp, #8
 80093fc:	f7ff ff56 	bl	80092ac <__b2d>
 8009400:	9800      	ldr	r0, [sp, #0]
 8009402:	a903      	add	r1, sp, #12
 8009404:	ec55 4b10 	vmov	r4, r5, d0
 8009408:	f7ff ff50 	bl	80092ac <__b2d>
 800940c:	9b01      	ldr	r3, [sp, #4]
 800940e:	6919      	ldr	r1, [r3, #16]
 8009410:	9b00      	ldr	r3, [sp, #0]
 8009412:	691b      	ldr	r3, [r3, #16]
 8009414:	1ac9      	subs	r1, r1, r3
 8009416:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800941a:	1a9b      	subs	r3, r3, r2
 800941c:	ec5b ab10 	vmov	sl, fp, d0
 8009420:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009424:	2b00      	cmp	r3, #0
 8009426:	bfce      	itee	gt
 8009428:	462a      	movgt	r2, r5
 800942a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800942e:	465a      	movle	r2, fp
 8009430:	462f      	mov	r7, r5
 8009432:	46d9      	mov	r9, fp
 8009434:	bfcc      	ite	gt
 8009436:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800943a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800943e:	464b      	mov	r3, r9
 8009440:	4652      	mov	r2, sl
 8009442:	4620      	mov	r0, r4
 8009444:	4639      	mov	r1, r7
 8009446:	f7f7 fa29 	bl	800089c <__aeabi_ddiv>
 800944a:	ec41 0b10 	vmov	d0, r0, r1
 800944e:	b005      	add	sp, #20
 8009450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009454 <__copybits>:
 8009454:	3901      	subs	r1, #1
 8009456:	b570      	push	{r4, r5, r6, lr}
 8009458:	1149      	asrs	r1, r1, #5
 800945a:	6914      	ldr	r4, [r2, #16]
 800945c:	3101      	adds	r1, #1
 800945e:	f102 0314 	add.w	r3, r2, #20
 8009462:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009466:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800946a:	1f05      	subs	r5, r0, #4
 800946c:	42a3      	cmp	r3, r4
 800946e:	d30c      	bcc.n	800948a <__copybits+0x36>
 8009470:	1aa3      	subs	r3, r4, r2
 8009472:	3b11      	subs	r3, #17
 8009474:	f023 0303 	bic.w	r3, r3, #3
 8009478:	3211      	adds	r2, #17
 800947a:	42a2      	cmp	r2, r4
 800947c:	bf88      	it	hi
 800947e:	2300      	movhi	r3, #0
 8009480:	4418      	add	r0, r3
 8009482:	2300      	movs	r3, #0
 8009484:	4288      	cmp	r0, r1
 8009486:	d305      	bcc.n	8009494 <__copybits+0x40>
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	f853 6b04 	ldr.w	r6, [r3], #4
 800948e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009492:	e7eb      	b.n	800946c <__copybits+0x18>
 8009494:	f840 3b04 	str.w	r3, [r0], #4
 8009498:	e7f4      	b.n	8009484 <__copybits+0x30>

0800949a <__any_on>:
 800949a:	f100 0214 	add.w	r2, r0, #20
 800949e:	6900      	ldr	r0, [r0, #16]
 80094a0:	114b      	asrs	r3, r1, #5
 80094a2:	4298      	cmp	r0, r3
 80094a4:	b510      	push	{r4, lr}
 80094a6:	db11      	blt.n	80094cc <__any_on+0x32>
 80094a8:	dd0a      	ble.n	80094c0 <__any_on+0x26>
 80094aa:	f011 011f 	ands.w	r1, r1, #31
 80094ae:	d007      	beq.n	80094c0 <__any_on+0x26>
 80094b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80094b4:	fa24 f001 	lsr.w	r0, r4, r1
 80094b8:	fa00 f101 	lsl.w	r1, r0, r1
 80094bc:	428c      	cmp	r4, r1
 80094be:	d10b      	bne.n	80094d8 <__any_on+0x3e>
 80094c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d803      	bhi.n	80094d0 <__any_on+0x36>
 80094c8:	2000      	movs	r0, #0
 80094ca:	bd10      	pop	{r4, pc}
 80094cc:	4603      	mov	r3, r0
 80094ce:	e7f7      	b.n	80094c0 <__any_on+0x26>
 80094d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094d4:	2900      	cmp	r1, #0
 80094d6:	d0f5      	beq.n	80094c4 <__any_on+0x2a>
 80094d8:	2001      	movs	r0, #1
 80094da:	e7f6      	b.n	80094ca <__any_on+0x30>

080094dc <sulp>:
 80094dc:	b570      	push	{r4, r5, r6, lr}
 80094de:	4604      	mov	r4, r0
 80094e0:	460d      	mov	r5, r1
 80094e2:	ec45 4b10 	vmov	d0, r4, r5
 80094e6:	4616      	mov	r6, r2
 80094e8:	f7ff feba 	bl	8009260 <__ulp>
 80094ec:	ec51 0b10 	vmov	r0, r1, d0
 80094f0:	b17e      	cbz	r6, 8009512 <sulp+0x36>
 80094f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80094f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	dd09      	ble.n	8009512 <sulp+0x36>
 80094fe:	051b      	lsls	r3, r3, #20
 8009500:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009504:	2400      	movs	r4, #0
 8009506:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800950a:	4622      	mov	r2, r4
 800950c:	462b      	mov	r3, r5
 800950e:	f7f7 f89b 	bl	8000648 <__aeabi_dmul>
 8009512:	ec41 0b10 	vmov	d0, r0, r1
 8009516:	bd70      	pop	{r4, r5, r6, pc}

08009518 <_strtod_l>:
 8009518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800951c:	b09f      	sub	sp, #124	@ 0x7c
 800951e:	460c      	mov	r4, r1
 8009520:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009522:	2200      	movs	r2, #0
 8009524:	921a      	str	r2, [sp, #104]	@ 0x68
 8009526:	9005      	str	r0, [sp, #20]
 8009528:	f04f 0a00 	mov.w	sl, #0
 800952c:	f04f 0b00 	mov.w	fp, #0
 8009530:	460a      	mov	r2, r1
 8009532:	9219      	str	r2, [sp, #100]	@ 0x64
 8009534:	7811      	ldrb	r1, [r2, #0]
 8009536:	292b      	cmp	r1, #43	@ 0x2b
 8009538:	d04a      	beq.n	80095d0 <_strtod_l+0xb8>
 800953a:	d838      	bhi.n	80095ae <_strtod_l+0x96>
 800953c:	290d      	cmp	r1, #13
 800953e:	d832      	bhi.n	80095a6 <_strtod_l+0x8e>
 8009540:	2908      	cmp	r1, #8
 8009542:	d832      	bhi.n	80095aa <_strtod_l+0x92>
 8009544:	2900      	cmp	r1, #0
 8009546:	d03b      	beq.n	80095c0 <_strtod_l+0xa8>
 8009548:	2200      	movs	r2, #0
 800954a:	920e      	str	r2, [sp, #56]	@ 0x38
 800954c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800954e:	782a      	ldrb	r2, [r5, #0]
 8009550:	2a30      	cmp	r2, #48	@ 0x30
 8009552:	f040 80b2 	bne.w	80096ba <_strtod_l+0x1a2>
 8009556:	786a      	ldrb	r2, [r5, #1]
 8009558:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800955c:	2a58      	cmp	r2, #88	@ 0x58
 800955e:	d16e      	bne.n	800963e <_strtod_l+0x126>
 8009560:	9302      	str	r3, [sp, #8]
 8009562:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009564:	9301      	str	r3, [sp, #4]
 8009566:	ab1a      	add	r3, sp, #104	@ 0x68
 8009568:	9300      	str	r3, [sp, #0]
 800956a:	4a8f      	ldr	r2, [pc, #572]	@ (80097a8 <_strtod_l+0x290>)
 800956c:	9805      	ldr	r0, [sp, #20]
 800956e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009570:	a919      	add	r1, sp, #100	@ 0x64
 8009572:	f001 faef 	bl	800ab54 <__gethex>
 8009576:	f010 060f 	ands.w	r6, r0, #15
 800957a:	4604      	mov	r4, r0
 800957c:	d005      	beq.n	800958a <_strtod_l+0x72>
 800957e:	2e06      	cmp	r6, #6
 8009580:	d128      	bne.n	80095d4 <_strtod_l+0xbc>
 8009582:	3501      	adds	r5, #1
 8009584:	2300      	movs	r3, #0
 8009586:	9519      	str	r5, [sp, #100]	@ 0x64
 8009588:	930e      	str	r3, [sp, #56]	@ 0x38
 800958a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800958c:	2b00      	cmp	r3, #0
 800958e:	f040 858e 	bne.w	800a0ae <_strtod_l+0xb96>
 8009592:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009594:	b1cb      	cbz	r3, 80095ca <_strtod_l+0xb2>
 8009596:	4652      	mov	r2, sl
 8009598:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800959c:	ec43 2b10 	vmov	d0, r2, r3
 80095a0:	b01f      	add	sp, #124	@ 0x7c
 80095a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a6:	2920      	cmp	r1, #32
 80095a8:	d1ce      	bne.n	8009548 <_strtod_l+0x30>
 80095aa:	3201      	adds	r2, #1
 80095ac:	e7c1      	b.n	8009532 <_strtod_l+0x1a>
 80095ae:	292d      	cmp	r1, #45	@ 0x2d
 80095b0:	d1ca      	bne.n	8009548 <_strtod_l+0x30>
 80095b2:	2101      	movs	r1, #1
 80095b4:	910e      	str	r1, [sp, #56]	@ 0x38
 80095b6:	1c51      	adds	r1, r2, #1
 80095b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80095ba:	7852      	ldrb	r2, [r2, #1]
 80095bc:	2a00      	cmp	r2, #0
 80095be:	d1c5      	bne.n	800954c <_strtod_l+0x34>
 80095c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80095c2:	9419      	str	r4, [sp, #100]	@ 0x64
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f040 8570 	bne.w	800a0aa <_strtod_l+0xb92>
 80095ca:	4652      	mov	r2, sl
 80095cc:	465b      	mov	r3, fp
 80095ce:	e7e5      	b.n	800959c <_strtod_l+0x84>
 80095d0:	2100      	movs	r1, #0
 80095d2:	e7ef      	b.n	80095b4 <_strtod_l+0x9c>
 80095d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80095d6:	b13a      	cbz	r2, 80095e8 <_strtod_l+0xd0>
 80095d8:	2135      	movs	r1, #53	@ 0x35
 80095da:	a81c      	add	r0, sp, #112	@ 0x70
 80095dc:	f7ff ff3a 	bl	8009454 <__copybits>
 80095e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095e2:	9805      	ldr	r0, [sp, #20]
 80095e4:	f7ff fb10 	bl	8008c08 <_Bfree>
 80095e8:	3e01      	subs	r6, #1
 80095ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80095ec:	2e04      	cmp	r6, #4
 80095ee:	d806      	bhi.n	80095fe <_strtod_l+0xe6>
 80095f0:	e8df f006 	tbb	[pc, r6]
 80095f4:	201d0314 	.word	0x201d0314
 80095f8:	14          	.byte	0x14
 80095f9:	00          	.byte	0x00
 80095fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80095fe:	05e1      	lsls	r1, r4, #23
 8009600:	bf48      	it	mi
 8009602:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009606:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800960a:	0d1b      	lsrs	r3, r3, #20
 800960c:	051b      	lsls	r3, r3, #20
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1bb      	bne.n	800958a <_strtod_l+0x72>
 8009612:	f7fe fb2b 	bl	8007c6c <__errno>
 8009616:	2322      	movs	r3, #34	@ 0x22
 8009618:	6003      	str	r3, [r0, #0]
 800961a:	e7b6      	b.n	800958a <_strtod_l+0x72>
 800961c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009620:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009624:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009628:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800962c:	e7e7      	b.n	80095fe <_strtod_l+0xe6>
 800962e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80097b0 <_strtod_l+0x298>
 8009632:	e7e4      	b.n	80095fe <_strtod_l+0xe6>
 8009634:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009638:	f04f 3aff 	mov.w	sl, #4294967295
 800963c:	e7df      	b.n	80095fe <_strtod_l+0xe6>
 800963e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009640:	1c5a      	adds	r2, r3, #1
 8009642:	9219      	str	r2, [sp, #100]	@ 0x64
 8009644:	785b      	ldrb	r3, [r3, #1]
 8009646:	2b30      	cmp	r3, #48	@ 0x30
 8009648:	d0f9      	beq.n	800963e <_strtod_l+0x126>
 800964a:	2b00      	cmp	r3, #0
 800964c:	d09d      	beq.n	800958a <_strtod_l+0x72>
 800964e:	2301      	movs	r3, #1
 8009650:	2700      	movs	r7, #0
 8009652:	9308      	str	r3, [sp, #32]
 8009654:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009656:	930c      	str	r3, [sp, #48]	@ 0x30
 8009658:	970b      	str	r7, [sp, #44]	@ 0x2c
 800965a:	46b9      	mov	r9, r7
 800965c:	220a      	movs	r2, #10
 800965e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009660:	7805      	ldrb	r5, [r0, #0]
 8009662:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009666:	b2d9      	uxtb	r1, r3
 8009668:	2909      	cmp	r1, #9
 800966a:	d928      	bls.n	80096be <_strtod_l+0x1a6>
 800966c:	494f      	ldr	r1, [pc, #316]	@ (80097ac <_strtod_l+0x294>)
 800966e:	2201      	movs	r2, #1
 8009670:	f001 f97a 	bl	800a968 <strncmp>
 8009674:	2800      	cmp	r0, #0
 8009676:	d032      	beq.n	80096de <_strtod_l+0x1c6>
 8009678:	2000      	movs	r0, #0
 800967a:	462a      	mov	r2, r5
 800967c:	900a      	str	r0, [sp, #40]	@ 0x28
 800967e:	464d      	mov	r5, r9
 8009680:	4603      	mov	r3, r0
 8009682:	2a65      	cmp	r2, #101	@ 0x65
 8009684:	d001      	beq.n	800968a <_strtod_l+0x172>
 8009686:	2a45      	cmp	r2, #69	@ 0x45
 8009688:	d114      	bne.n	80096b4 <_strtod_l+0x19c>
 800968a:	b91d      	cbnz	r5, 8009694 <_strtod_l+0x17c>
 800968c:	9a08      	ldr	r2, [sp, #32]
 800968e:	4302      	orrs	r2, r0
 8009690:	d096      	beq.n	80095c0 <_strtod_l+0xa8>
 8009692:	2500      	movs	r5, #0
 8009694:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009696:	1c62      	adds	r2, r4, #1
 8009698:	9219      	str	r2, [sp, #100]	@ 0x64
 800969a:	7862      	ldrb	r2, [r4, #1]
 800969c:	2a2b      	cmp	r2, #43	@ 0x2b
 800969e:	d07a      	beq.n	8009796 <_strtod_l+0x27e>
 80096a0:	2a2d      	cmp	r2, #45	@ 0x2d
 80096a2:	d07e      	beq.n	80097a2 <_strtod_l+0x28a>
 80096a4:	f04f 0c00 	mov.w	ip, #0
 80096a8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80096ac:	2909      	cmp	r1, #9
 80096ae:	f240 8085 	bls.w	80097bc <_strtod_l+0x2a4>
 80096b2:	9419      	str	r4, [sp, #100]	@ 0x64
 80096b4:	f04f 0800 	mov.w	r8, #0
 80096b8:	e0a5      	b.n	8009806 <_strtod_l+0x2ee>
 80096ba:	2300      	movs	r3, #0
 80096bc:	e7c8      	b.n	8009650 <_strtod_l+0x138>
 80096be:	f1b9 0f08 	cmp.w	r9, #8
 80096c2:	bfd8      	it	le
 80096c4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80096c6:	f100 0001 	add.w	r0, r0, #1
 80096ca:	bfda      	itte	le
 80096cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80096d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80096d2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80096d6:	f109 0901 	add.w	r9, r9, #1
 80096da:	9019      	str	r0, [sp, #100]	@ 0x64
 80096dc:	e7bf      	b.n	800965e <_strtod_l+0x146>
 80096de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096e0:	1c5a      	adds	r2, r3, #1
 80096e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80096e4:	785a      	ldrb	r2, [r3, #1]
 80096e6:	f1b9 0f00 	cmp.w	r9, #0
 80096ea:	d03b      	beq.n	8009764 <_strtod_l+0x24c>
 80096ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80096ee:	464d      	mov	r5, r9
 80096f0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80096f4:	2b09      	cmp	r3, #9
 80096f6:	d912      	bls.n	800971e <_strtod_l+0x206>
 80096f8:	2301      	movs	r3, #1
 80096fa:	e7c2      	b.n	8009682 <_strtod_l+0x16a>
 80096fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096fe:	1c5a      	adds	r2, r3, #1
 8009700:	9219      	str	r2, [sp, #100]	@ 0x64
 8009702:	785a      	ldrb	r2, [r3, #1]
 8009704:	3001      	adds	r0, #1
 8009706:	2a30      	cmp	r2, #48	@ 0x30
 8009708:	d0f8      	beq.n	80096fc <_strtod_l+0x1e4>
 800970a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800970e:	2b08      	cmp	r3, #8
 8009710:	f200 84d2 	bhi.w	800a0b8 <_strtod_l+0xba0>
 8009714:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009716:	900a      	str	r0, [sp, #40]	@ 0x28
 8009718:	2000      	movs	r0, #0
 800971a:	930c      	str	r3, [sp, #48]	@ 0x30
 800971c:	4605      	mov	r5, r0
 800971e:	3a30      	subs	r2, #48	@ 0x30
 8009720:	f100 0301 	add.w	r3, r0, #1
 8009724:	d018      	beq.n	8009758 <_strtod_l+0x240>
 8009726:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009728:	4419      	add	r1, r3
 800972a:	910a      	str	r1, [sp, #40]	@ 0x28
 800972c:	462e      	mov	r6, r5
 800972e:	f04f 0e0a 	mov.w	lr, #10
 8009732:	1c71      	adds	r1, r6, #1
 8009734:	eba1 0c05 	sub.w	ip, r1, r5
 8009738:	4563      	cmp	r3, ip
 800973a:	dc15      	bgt.n	8009768 <_strtod_l+0x250>
 800973c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009740:	182b      	adds	r3, r5, r0
 8009742:	2b08      	cmp	r3, #8
 8009744:	f105 0501 	add.w	r5, r5, #1
 8009748:	4405      	add	r5, r0
 800974a:	dc1a      	bgt.n	8009782 <_strtod_l+0x26a>
 800974c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800974e:	230a      	movs	r3, #10
 8009750:	fb03 2301 	mla	r3, r3, r1, r2
 8009754:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009756:	2300      	movs	r3, #0
 8009758:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800975a:	1c51      	adds	r1, r2, #1
 800975c:	9119      	str	r1, [sp, #100]	@ 0x64
 800975e:	7852      	ldrb	r2, [r2, #1]
 8009760:	4618      	mov	r0, r3
 8009762:	e7c5      	b.n	80096f0 <_strtod_l+0x1d8>
 8009764:	4648      	mov	r0, r9
 8009766:	e7ce      	b.n	8009706 <_strtod_l+0x1ee>
 8009768:	2e08      	cmp	r6, #8
 800976a:	dc05      	bgt.n	8009778 <_strtod_l+0x260>
 800976c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800976e:	fb0e f606 	mul.w	r6, lr, r6
 8009772:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009774:	460e      	mov	r6, r1
 8009776:	e7dc      	b.n	8009732 <_strtod_l+0x21a>
 8009778:	2910      	cmp	r1, #16
 800977a:	bfd8      	it	le
 800977c:	fb0e f707 	mulle.w	r7, lr, r7
 8009780:	e7f8      	b.n	8009774 <_strtod_l+0x25c>
 8009782:	2b0f      	cmp	r3, #15
 8009784:	bfdc      	itt	le
 8009786:	230a      	movle	r3, #10
 8009788:	fb03 2707 	mlale	r7, r3, r7, r2
 800978c:	e7e3      	b.n	8009756 <_strtod_l+0x23e>
 800978e:	2300      	movs	r3, #0
 8009790:	930a      	str	r3, [sp, #40]	@ 0x28
 8009792:	2301      	movs	r3, #1
 8009794:	e77a      	b.n	800968c <_strtod_l+0x174>
 8009796:	f04f 0c00 	mov.w	ip, #0
 800979a:	1ca2      	adds	r2, r4, #2
 800979c:	9219      	str	r2, [sp, #100]	@ 0x64
 800979e:	78a2      	ldrb	r2, [r4, #2]
 80097a0:	e782      	b.n	80096a8 <_strtod_l+0x190>
 80097a2:	f04f 0c01 	mov.w	ip, #1
 80097a6:	e7f8      	b.n	800979a <_strtod_l+0x282>
 80097a8:	0800b75c 	.word	0x0800b75c
 80097ac:	0800b593 	.word	0x0800b593
 80097b0:	7ff00000 	.word	0x7ff00000
 80097b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097b6:	1c51      	adds	r1, r2, #1
 80097b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80097ba:	7852      	ldrb	r2, [r2, #1]
 80097bc:	2a30      	cmp	r2, #48	@ 0x30
 80097be:	d0f9      	beq.n	80097b4 <_strtod_l+0x29c>
 80097c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80097c4:	2908      	cmp	r1, #8
 80097c6:	f63f af75 	bhi.w	80096b4 <_strtod_l+0x19c>
 80097ca:	3a30      	subs	r2, #48	@ 0x30
 80097cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80097ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80097d2:	f04f 080a 	mov.w	r8, #10
 80097d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097d8:	1c56      	adds	r6, r2, #1
 80097da:	9619      	str	r6, [sp, #100]	@ 0x64
 80097dc:	7852      	ldrb	r2, [r2, #1]
 80097de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80097e2:	f1be 0f09 	cmp.w	lr, #9
 80097e6:	d939      	bls.n	800985c <_strtod_l+0x344>
 80097e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80097ea:	1a76      	subs	r6, r6, r1
 80097ec:	2e08      	cmp	r6, #8
 80097ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80097f2:	dc03      	bgt.n	80097fc <_strtod_l+0x2e4>
 80097f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097f6:	4588      	cmp	r8, r1
 80097f8:	bfa8      	it	ge
 80097fa:	4688      	movge	r8, r1
 80097fc:	f1bc 0f00 	cmp.w	ip, #0
 8009800:	d001      	beq.n	8009806 <_strtod_l+0x2ee>
 8009802:	f1c8 0800 	rsb	r8, r8, #0
 8009806:	2d00      	cmp	r5, #0
 8009808:	d14e      	bne.n	80098a8 <_strtod_l+0x390>
 800980a:	9908      	ldr	r1, [sp, #32]
 800980c:	4308      	orrs	r0, r1
 800980e:	f47f aebc 	bne.w	800958a <_strtod_l+0x72>
 8009812:	2b00      	cmp	r3, #0
 8009814:	f47f aed4 	bne.w	80095c0 <_strtod_l+0xa8>
 8009818:	2a69      	cmp	r2, #105	@ 0x69
 800981a:	d028      	beq.n	800986e <_strtod_l+0x356>
 800981c:	dc25      	bgt.n	800986a <_strtod_l+0x352>
 800981e:	2a49      	cmp	r2, #73	@ 0x49
 8009820:	d025      	beq.n	800986e <_strtod_l+0x356>
 8009822:	2a4e      	cmp	r2, #78	@ 0x4e
 8009824:	f47f aecc 	bne.w	80095c0 <_strtod_l+0xa8>
 8009828:	499a      	ldr	r1, [pc, #616]	@ (8009a94 <_strtod_l+0x57c>)
 800982a:	a819      	add	r0, sp, #100	@ 0x64
 800982c:	f001 fbb4 	bl	800af98 <__match>
 8009830:	2800      	cmp	r0, #0
 8009832:	f43f aec5 	beq.w	80095c0 <_strtod_l+0xa8>
 8009836:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	2b28      	cmp	r3, #40	@ 0x28
 800983c:	d12e      	bne.n	800989c <_strtod_l+0x384>
 800983e:	4996      	ldr	r1, [pc, #600]	@ (8009a98 <_strtod_l+0x580>)
 8009840:	aa1c      	add	r2, sp, #112	@ 0x70
 8009842:	a819      	add	r0, sp, #100	@ 0x64
 8009844:	f001 fbbc 	bl	800afc0 <__hexnan>
 8009848:	2805      	cmp	r0, #5
 800984a:	d127      	bne.n	800989c <_strtod_l+0x384>
 800984c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800984e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009852:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009856:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800985a:	e696      	b.n	800958a <_strtod_l+0x72>
 800985c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800985e:	fb08 2101 	mla	r1, r8, r1, r2
 8009862:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009866:	9209      	str	r2, [sp, #36]	@ 0x24
 8009868:	e7b5      	b.n	80097d6 <_strtod_l+0x2be>
 800986a:	2a6e      	cmp	r2, #110	@ 0x6e
 800986c:	e7da      	b.n	8009824 <_strtod_l+0x30c>
 800986e:	498b      	ldr	r1, [pc, #556]	@ (8009a9c <_strtod_l+0x584>)
 8009870:	a819      	add	r0, sp, #100	@ 0x64
 8009872:	f001 fb91 	bl	800af98 <__match>
 8009876:	2800      	cmp	r0, #0
 8009878:	f43f aea2 	beq.w	80095c0 <_strtod_l+0xa8>
 800987c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800987e:	4988      	ldr	r1, [pc, #544]	@ (8009aa0 <_strtod_l+0x588>)
 8009880:	3b01      	subs	r3, #1
 8009882:	a819      	add	r0, sp, #100	@ 0x64
 8009884:	9319      	str	r3, [sp, #100]	@ 0x64
 8009886:	f001 fb87 	bl	800af98 <__match>
 800988a:	b910      	cbnz	r0, 8009892 <_strtod_l+0x37a>
 800988c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800988e:	3301      	adds	r3, #1
 8009890:	9319      	str	r3, [sp, #100]	@ 0x64
 8009892:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009ab0 <_strtod_l+0x598>
 8009896:	f04f 0a00 	mov.w	sl, #0
 800989a:	e676      	b.n	800958a <_strtod_l+0x72>
 800989c:	4881      	ldr	r0, [pc, #516]	@ (8009aa4 <_strtod_l+0x58c>)
 800989e:	f001 f8b7 	bl	800aa10 <nan>
 80098a2:	ec5b ab10 	vmov	sl, fp, d0
 80098a6:	e670      	b.n	800958a <_strtod_l+0x72>
 80098a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098aa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80098ac:	eba8 0303 	sub.w	r3, r8, r3
 80098b0:	f1b9 0f00 	cmp.w	r9, #0
 80098b4:	bf08      	it	eq
 80098b6:	46a9      	moveq	r9, r5
 80098b8:	2d10      	cmp	r5, #16
 80098ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80098bc:	462c      	mov	r4, r5
 80098be:	bfa8      	it	ge
 80098c0:	2410      	movge	r4, #16
 80098c2:	f7f6 fe47 	bl	8000554 <__aeabi_ui2d>
 80098c6:	2d09      	cmp	r5, #9
 80098c8:	4682      	mov	sl, r0
 80098ca:	468b      	mov	fp, r1
 80098cc:	dc13      	bgt.n	80098f6 <_strtod_l+0x3de>
 80098ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	f43f ae5a 	beq.w	800958a <_strtod_l+0x72>
 80098d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d8:	dd78      	ble.n	80099cc <_strtod_l+0x4b4>
 80098da:	2b16      	cmp	r3, #22
 80098dc:	dc5f      	bgt.n	800999e <_strtod_l+0x486>
 80098de:	4972      	ldr	r1, [pc, #456]	@ (8009aa8 <_strtod_l+0x590>)
 80098e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098e8:	4652      	mov	r2, sl
 80098ea:	465b      	mov	r3, fp
 80098ec:	f7f6 feac 	bl	8000648 <__aeabi_dmul>
 80098f0:	4682      	mov	sl, r0
 80098f2:	468b      	mov	fp, r1
 80098f4:	e649      	b.n	800958a <_strtod_l+0x72>
 80098f6:	4b6c      	ldr	r3, [pc, #432]	@ (8009aa8 <_strtod_l+0x590>)
 80098f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009900:	f7f6 fea2 	bl	8000648 <__aeabi_dmul>
 8009904:	4682      	mov	sl, r0
 8009906:	4638      	mov	r0, r7
 8009908:	468b      	mov	fp, r1
 800990a:	f7f6 fe23 	bl	8000554 <__aeabi_ui2d>
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4650      	mov	r0, sl
 8009914:	4659      	mov	r1, fp
 8009916:	f7f6 fce1 	bl	80002dc <__adddf3>
 800991a:	2d0f      	cmp	r5, #15
 800991c:	4682      	mov	sl, r0
 800991e:	468b      	mov	fp, r1
 8009920:	ddd5      	ble.n	80098ce <_strtod_l+0x3b6>
 8009922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009924:	1b2c      	subs	r4, r5, r4
 8009926:	441c      	add	r4, r3
 8009928:	2c00      	cmp	r4, #0
 800992a:	f340 8093 	ble.w	8009a54 <_strtod_l+0x53c>
 800992e:	f014 030f 	ands.w	r3, r4, #15
 8009932:	d00a      	beq.n	800994a <_strtod_l+0x432>
 8009934:	495c      	ldr	r1, [pc, #368]	@ (8009aa8 <_strtod_l+0x590>)
 8009936:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800993a:	4652      	mov	r2, sl
 800993c:	465b      	mov	r3, fp
 800993e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009942:	f7f6 fe81 	bl	8000648 <__aeabi_dmul>
 8009946:	4682      	mov	sl, r0
 8009948:	468b      	mov	fp, r1
 800994a:	f034 040f 	bics.w	r4, r4, #15
 800994e:	d073      	beq.n	8009a38 <_strtod_l+0x520>
 8009950:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009954:	dd49      	ble.n	80099ea <_strtod_l+0x4d2>
 8009956:	2400      	movs	r4, #0
 8009958:	46a0      	mov	r8, r4
 800995a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800995c:	46a1      	mov	r9, r4
 800995e:	9a05      	ldr	r2, [sp, #20]
 8009960:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009ab0 <_strtod_l+0x598>
 8009964:	2322      	movs	r3, #34	@ 0x22
 8009966:	6013      	str	r3, [r2, #0]
 8009968:	f04f 0a00 	mov.w	sl, #0
 800996c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800996e:	2b00      	cmp	r3, #0
 8009970:	f43f ae0b 	beq.w	800958a <_strtod_l+0x72>
 8009974:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009976:	9805      	ldr	r0, [sp, #20]
 8009978:	f7ff f946 	bl	8008c08 <_Bfree>
 800997c:	9805      	ldr	r0, [sp, #20]
 800997e:	4649      	mov	r1, r9
 8009980:	f7ff f942 	bl	8008c08 <_Bfree>
 8009984:	9805      	ldr	r0, [sp, #20]
 8009986:	4641      	mov	r1, r8
 8009988:	f7ff f93e 	bl	8008c08 <_Bfree>
 800998c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800998e:	9805      	ldr	r0, [sp, #20]
 8009990:	f7ff f93a 	bl	8008c08 <_Bfree>
 8009994:	9805      	ldr	r0, [sp, #20]
 8009996:	4621      	mov	r1, r4
 8009998:	f7ff f936 	bl	8008c08 <_Bfree>
 800999c:	e5f5      	b.n	800958a <_strtod_l+0x72>
 800999e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80099a4:	4293      	cmp	r3, r2
 80099a6:	dbbc      	blt.n	8009922 <_strtod_l+0x40a>
 80099a8:	4c3f      	ldr	r4, [pc, #252]	@ (8009aa8 <_strtod_l+0x590>)
 80099aa:	f1c5 050f 	rsb	r5, r5, #15
 80099ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80099b2:	4652      	mov	r2, sl
 80099b4:	465b      	mov	r3, fp
 80099b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099ba:	f7f6 fe45 	bl	8000648 <__aeabi_dmul>
 80099be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c0:	1b5d      	subs	r5, r3, r5
 80099c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80099c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80099ca:	e78f      	b.n	80098ec <_strtod_l+0x3d4>
 80099cc:	3316      	adds	r3, #22
 80099ce:	dba8      	blt.n	8009922 <_strtod_l+0x40a>
 80099d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099d2:	eba3 0808 	sub.w	r8, r3, r8
 80099d6:	4b34      	ldr	r3, [pc, #208]	@ (8009aa8 <_strtod_l+0x590>)
 80099d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80099dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80099e0:	4650      	mov	r0, sl
 80099e2:	4659      	mov	r1, fp
 80099e4:	f7f6 ff5a 	bl	800089c <__aeabi_ddiv>
 80099e8:	e782      	b.n	80098f0 <_strtod_l+0x3d8>
 80099ea:	2300      	movs	r3, #0
 80099ec:	4f2f      	ldr	r7, [pc, #188]	@ (8009aac <_strtod_l+0x594>)
 80099ee:	1124      	asrs	r4, r4, #4
 80099f0:	4650      	mov	r0, sl
 80099f2:	4659      	mov	r1, fp
 80099f4:	461e      	mov	r6, r3
 80099f6:	2c01      	cmp	r4, #1
 80099f8:	dc21      	bgt.n	8009a3e <_strtod_l+0x526>
 80099fa:	b10b      	cbz	r3, 8009a00 <_strtod_l+0x4e8>
 80099fc:	4682      	mov	sl, r0
 80099fe:	468b      	mov	fp, r1
 8009a00:	492a      	ldr	r1, [pc, #168]	@ (8009aac <_strtod_l+0x594>)
 8009a02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009a06:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009a0a:	4652      	mov	r2, sl
 8009a0c:	465b      	mov	r3, fp
 8009a0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a12:	f7f6 fe19 	bl	8000648 <__aeabi_dmul>
 8009a16:	4b26      	ldr	r3, [pc, #152]	@ (8009ab0 <_strtod_l+0x598>)
 8009a18:	460a      	mov	r2, r1
 8009a1a:	400b      	ands	r3, r1
 8009a1c:	4925      	ldr	r1, [pc, #148]	@ (8009ab4 <_strtod_l+0x59c>)
 8009a1e:	428b      	cmp	r3, r1
 8009a20:	4682      	mov	sl, r0
 8009a22:	d898      	bhi.n	8009956 <_strtod_l+0x43e>
 8009a24:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009a28:	428b      	cmp	r3, r1
 8009a2a:	bf86      	itte	hi
 8009a2c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009ab8 <_strtod_l+0x5a0>
 8009a30:	f04f 3aff 	movhi.w	sl, #4294967295
 8009a34:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009a38:	2300      	movs	r3, #0
 8009a3a:	9308      	str	r3, [sp, #32]
 8009a3c:	e076      	b.n	8009b2c <_strtod_l+0x614>
 8009a3e:	07e2      	lsls	r2, r4, #31
 8009a40:	d504      	bpl.n	8009a4c <_strtod_l+0x534>
 8009a42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a46:	f7f6 fdff 	bl	8000648 <__aeabi_dmul>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	3601      	adds	r6, #1
 8009a4e:	1064      	asrs	r4, r4, #1
 8009a50:	3708      	adds	r7, #8
 8009a52:	e7d0      	b.n	80099f6 <_strtod_l+0x4de>
 8009a54:	d0f0      	beq.n	8009a38 <_strtod_l+0x520>
 8009a56:	4264      	negs	r4, r4
 8009a58:	f014 020f 	ands.w	r2, r4, #15
 8009a5c:	d00a      	beq.n	8009a74 <_strtod_l+0x55c>
 8009a5e:	4b12      	ldr	r3, [pc, #72]	@ (8009aa8 <_strtod_l+0x590>)
 8009a60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a64:	4650      	mov	r0, sl
 8009a66:	4659      	mov	r1, fp
 8009a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6c:	f7f6 ff16 	bl	800089c <__aeabi_ddiv>
 8009a70:	4682      	mov	sl, r0
 8009a72:	468b      	mov	fp, r1
 8009a74:	1124      	asrs	r4, r4, #4
 8009a76:	d0df      	beq.n	8009a38 <_strtod_l+0x520>
 8009a78:	2c1f      	cmp	r4, #31
 8009a7a:	dd1f      	ble.n	8009abc <_strtod_l+0x5a4>
 8009a7c:	2400      	movs	r4, #0
 8009a7e:	46a0      	mov	r8, r4
 8009a80:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009a82:	46a1      	mov	r9, r4
 8009a84:	9a05      	ldr	r2, [sp, #20]
 8009a86:	2322      	movs	r3, #34	@ 0x22
 8009a88:	f04f 0a00 	mov.w	sl, #0
 8009a8c:	f04f 0b00 	mov.w	fp, #0
 8009a90:	6013      	str	r3, [r2, #0]
 8009a92:	e76b      	b.n	800996c <_strtod_l+0x454>
 8009a94:	0800b481 	.word	0x0800b481
 8009a98:	0800b748 	.word	0x0800b748
 8009a9c:	0800b479 	.word	0x0800b479
 8009aa0:	0800b4b0 	.word	0x0800b4b0
 8009aa4:	0800b5e9 	.word	0x0800b5e9
 8009aa8:	0800b680 	.word	0x0800b680
 8009aac:	0800b658 	.word	0x0800b658
 8009ab0:	7ff00000 	.word	0x7ff00000
 8009ab4:	7ca00000 	.word	0x7ca00000
 8009ab8:	7fefffff 	.word	0x7fefffff
 8009abc:	f014 0310 	ands.w	r3, r4, #16
 8009ac0:	bf18      	it	ne
 8009ac2:	236a      	movne	r3, #106	@ 0x6a
 8009ac4:	4ea9      	ldr	r6, [pc, #676]	@ (8009d6c <_strtod_l+0x854>)
 8009ac6:	9308      	str	r3, [sp, #32]
 8009ac8:	4650      	mov	r0, sl
 8009aca:	4659      	mov	r1, fp
 8009acc:	2300      	movs	r3, #0
 8009ace:	07e7      	lsls	r7, r4, #31
 8009ad0:	d504      	bpl.n	8009adc <_strtod_l+0x5c4>
 8009ad2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ad6:	f7f6 fdb7 	bl	8000648 <__aeabi_dmul>
 8009ada:	2301      	movs	r3, #1
 8009adc:	1064      	asrs	r4, r4, #1
 8009ade:	f106 0608 	add.w	r6, r6, #8
 8009ae2:	d1f4      	bne.n	8009ace <_strtod_l+0x5b6>
 8009ae4:	b10b      	cbz	r3, 8009aea <_strtod_l+0x5d2>
 8009ae6:	4682      	mov	sl, r0
 8009ae8:	468b      	mov	fp, r1
 8009aea:	9b08      	ldr	r3, [sp, #32]
 8009aec:	b1b3      	cbz	r3, 8009b1c <_strtod_l+0x604>
 8009aee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009af2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	4659      	mov	r1, fp
 8009afa:	dd0f      	ble.n	8009b1c <_strtod_l+0x604>
 8009afc:	2b1f      	cmp	r3, #31
 8009afe:	dd56      	ble.n	8009bae <_strtod_l+0x696>
 8009b00:	2b34      	cmp	r3, #52	@ 0x34
 8009b02:	bfde      	ittt	le
 8009b04:	f04f 33ff 	movle.w	r3, #4294967295
 8009b08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009b0c:	4093      	lslle	r3, r2
 8009b0e:	f04f 0a00 	mov.w	sl, #0
 8009b12:	bfcc      	ite	gt
 8009b14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009b18:	ea03 0b01 	andle.w	fp, r3, r1
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	2300      	movs	r3, #0
 8009b20:	4650      	mov	r0, sl
 8009b22:	4659      	mov	r1, fp
 8009b24:	f7f6 fff8 	bl	8000b18 <__aeabi_dcmpeq>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	d1a7      	bne.n	8009a7c <_strtod_l+0x564>
 8009b2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b2e:	9300      	str	r3, [sp, #0]
 8009b30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009b32:	9805      	ldr	r0, [sp, #20]
 8009b34:	462b      	mov	r3, r5
 8009b36:	464a      	mov	r2, r9
 8009b38:	f7ff f8ce 	bl	8008cd8 <__s2b>
 8009b3c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	f43f af09 	beq.w	8009956 <_strtod_l+0x43e>
 8009b44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b48:	2a00      	cmp	r2, #0
 8009b4a:	eba3 0308 	sub.w	r3, r3, r8
 8009b4e:	bfa8      	it	ge
 8009b50:	2300      	movge	r3, #0
 8009b52:	9312      	str	r3, [sp, #72]	@ 0x48
 8009b54:	2400      	movs	r4, #0
 8009b56:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009b5a:	9316      	str	r3, [sp, #88]	@ 0x58
 8009b5c:	46a0      	mov	r8, r4
 8009b5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b60:	9805      	ldr	r0, [sp, #20]
 8009b62:	6859      	ldr	r1, [r3, #4]
 8009b64:	f7ff f810 	bl	8008b88 <_Balloc>
 8009b68:	4681      	mov	r9, r0
 8009b6a:	2800      	cmp	r0, #0
 8009b6c:	f43f aef7 	beq.w	800995e <_strtod_l+0x446>
 8009b70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b72:	691a      	ldr	r2, [r3, #16]
 8009b74:	3202      	adds	r2, #2
 8009b76:	f103 010c 	add.w	r1, r3, #12
 8009b7a:	0092      	lsls	r2, r2, #2
 8009b7c:	300c      	adds	r0, #12
 8009b7e:	f000 ff37 	bl	800a9f0 <memcpy>
 8009b82:	ec4b ab10 	vmov	d0, sl, fp
 8009b86:	9805      	ldr	r0, [sp, #20]
 8009b88:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b8a:	a91b      	add	r1, sp, #108	@ 0x6c
 8009b8c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b90:	f7ff fbd6 	bl	8009340 <__d2b>
 8009b94:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b96:	2800      	cmp	r0, #0
 8009b98:	f43f aee1 	beq.w	800995e <_strtod_l+0x446>
 8009b9c:	9805      	ldr	r0, [sp, #20]
 8009b9e:	2101      	movs	r1, #1
 8009ba0:	f7ff f930 	bl	8008e04 <__i2b>
 8009ba4:	4680      	mov	r8, r0
 8009ba6:	b948      	cbnz	r0, 8009bbc <_strtod_l+0x6a4>
 8009ba8:	f04f 0800 	mov.w	r8, #0
 8009bac:	e6d7      	b.n	800995e <_strtod_l+0x446>
 8009bae:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8009bb6:	ea03 0a0a 	and.w	sl, r3, sl
 8009bba:	e7af      	b.n	8009b1c <_strtod_l+0x604>
 8009bbc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009bbe:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009bc0:	2d00      	cmp	r5, #0
 8009bc2:	bfab      	itete	ge
 8009bc4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009bc6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009bc8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009bca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009bcc:	bfac      	ite	ge
 8009bce:	18ef      	addge	r7, r5, r3
 8009bd0:	1b5e      	sublt	r6, r3, r5
 8009bd2:	9b08      	ldr	r3, [sp, #32]
 8009bd4:	1aed      	subs	r5, r5, r3
 8009bd6:	4415      	add	r5, r2
 8009bd8:	4b65      	ldr	r3, [pc, #404]	@ (8009d70 <_strtod_l+0x858>)
 8009bda:	3d01      	subs	r5, #1
 8009bdc:	429d      	cmp	r5, r3
 8009bde:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009be2:	da50      	bge.n	8009c86 <_strtod_l+0x76e>
 8009be4:	1b5b      	subs	r3, r3, r5
 8009be6:	2b1f      	cmp	r3, #31
 8009be8:	eba2 0203 	sub.w	r2, r2, r3
 8009bec:	f04f 0101 	mov.w	r1, #1
 8009bf0:	dc3d      	bgt.n	8009c6e <_strtod_l+0x756>
 8009bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8009bf6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bfc:	18bd      	adds	r5, r7, r2
 8009bfe:	9b08      	ldr	r3, [sp, #32]
 8009c00:	42af      	cmp	r7, r5
 8009c02:	4416      	add	r6, r2
 8009c04:	441e      	add	r6, r3
 8009c06:	463b      	mov	r3, r7
 8009c08:	bfa8      	it	ge
 8009c0a:	462b      	movge	r3, r5
 8009c0c:	42b3      	cmp	r3, r6
 8009c0e:	bfa8      	it	ge
 8009c10:	4633      	movge	r3, r6
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	bfc2      	ittt	gt
 8009c16:	1aed      	subgt	r5, r5, r3
 8009c18:	1af6      	subgt	r6, r6, r3
 8009c1a:	1aff      	subgt	r7, r7, r3
 8009c1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	dd16      	ble.n	8009c50 <_strtod_l+0x738>
 8009c22:	4641      	mov	r1, r8
 8009c24:	9805      	ldr	r0, [sp, #20]
 8009c26:	461a      	mov	r2, r3
 8009c28:	f7ff f9a4 	bl	8008f74 <__pow5mult>
 8009c2c:	4680      	mov	r8, r0
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	d0ba      	beq.n	8009ba8 <_strtod_l+0x690>
 8009c32:	4601      	mov	r1, r0
 8009c34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009c36:	9805      	ldr	r0, [sp, #20]
 8009c38:	f7ff f8fa 	bl	8008e30 <__multiply>
 8009c3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	f43f ae8d 	beq.w	800995e <_strtod_l+0x446>
 8009c44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c46:	9805      	ldr	r0, [sp, #20]
 8009c48:	f7fe ffde 	bl	8008c08 <_Bfree>
 8009c4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c50:	2d00      	cmp	r5, #0
 8009c52:	dc1d      	bgt.n	8009c90 <_strtod_l+0x778>
 8009c54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	dd23      	ble.n	8009ca2 <_strtod_l+0x78a>
 8009c5a:	4649      	mov	r1, r9
 8009c5c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009c5e:	9805      	ldr	r0, [sp, #20]
 8009c60:	f7ff f988 	bl	8008f74 <__pow5mult>
 8009c64:	4681      	mov	r9, r0
 8009c66:	b9e0      	cbnz	r0, 8009ca2 <_strtod_l+0x78a>
 8009c68:	f04f 0900 	mov.w	r9, #0
 8009c6c:	e677      	b.n	800995e <_strtod_l+0x446>
 8009c6e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009c72:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009c76:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009c7a:	35e2      	adds	r5, #226	@ 0xe2
 8009c7c:	fa01 f305 	lsl.w	r3, r1, r5
 8009c80:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c82:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009c84:	e7ba      	b.n	8009bfc <_strtod_l+0x6e4>
 8009c86:	2300      	movs	r3, #0
 8009c88:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c8e:	e7b5      	b.n	8009bfc <_strtod_l+0x6e4>
 8009c90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c92:	9805      	ldr	r0, [sp, #20]
 8009c94:	462a      	mov	r2, r5
 8009c96:	f7ff f9c7 	bl	8009028 <__lshift>
 8009c9a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	d1d9      	bne.n	8009c54 <_strtod_l+0x73c>
 8009ca0:	e65d      	b.n	800995e <_strtod_l+0x446>
 8009ca2:	2e00      	cmp	r6, #0
 8009ca4:	dd07      	ble.n	8009cb6 <_strtod_l+0x79e>
 8009ca6:	4649      	mov	r1, r9
 8009ca8:	9805      	ldr	r0, [sp, #20]
 8009caa:	4632      	mov	r2, r6
 8009cac:	f7ff f9bc 	bl	8009028 <__lshift>
 8009cb0:	4681      	mov	r9, r0
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d0d8      	beq.n	8009c68 <_strtod_l+0x750>
 8009cb6:	2f00      	cmp	r7, #0
 8009cb8:	dd08      	ble.n	8009ccc <_strtod_l+0x7b4>
 8009cba:	4641      	mov	r1, r8
 8009cbc:	9805      	ldr	r0, [sp, #20]
 8009cbe:	463a      	mov	r2, r7
 8009cc0:	f7ff f9b2 	bl	8009028 <__lshift>
 8009cc4:	4680      	mov	r8, r0
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	f43f ae49 	beq.w	800995e <_strtod_l+0x446>
 8009ccc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009cce:	9805      	ldr	r0, [sp, #20]
 8009cd0:	464a      	mov	r2, r9
 8009cd2:	f7ff fa31 	bl	8009138 <__mdiff>
 8009cd6:	4604      	mov	r4, r0
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	f43f ae40 	beq.w	800995e <_strtod_l+0x446>
 8009cde:	68c3      	ldr	r3, [r0, #12]
 8009ce0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	60c3      	str	r3, [r0, #12]
 8009ce6:	4641      	mov	r1, r8
 8009ce8:	f7ff fa0a 	bl	8009100 <__mcmp>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	da45      	bge.n	8009d7c <_strtod_l+0x864>
 8009cf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cf2:	ea53 030a 	orrs.w	r3, r3, sl
 8009cf6:	d16b      	bne.n	8009dd0 <_strtod_l+0x8b8>
 8009cf8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d167      	bne.n	8009dd0 <_strtod_l+0x8b8>
 8009d00:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d04:	0d1b      	lsrs	r3, r3, #20
 8009d06:	051b      	lsls	r3, r3, #20
 8009d08:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d0c:	d960      	bls.n	8009dd0 <_strtod_l+0x8b8>
 8009d0e:	6963      	ldr	r3, [r4, #20]
 8009d10:	b913      	cbnz	r3, 8009d18 <_strtod_l+0x800>
 8009d12:	6923      	ldr	r3, [r4, #16]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	dd5b      	ble.n	8009dd0 <_strtod_l+0x8b8>
 8009d18:	4621      	mov	r1, r4
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	9805      	ldr	r0, [sp, #20]
 8009d1e:	f7ff f983 	bl	8009028 <__lshift>
 8009d22:	4641      	mov	r1, r8
 8009d24:	4604      	mov	r4, r0
 8009d26:	f7ff f9eb 	bl	8009100 <__mcmp>
 8009d2a:	2800      	cmp	r0, #0
 8009d2c:	dd50      	ble.n	8009dd0 <_strtod_l+0x8b8>
 8009d2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d32:	9a08      	ldr	r2, [sp, #32]
 8009d34:	0d1b      	lsrs	r3, r3, #20
 8009d36:	051b      	lsls	r3, r3, #20
 8009d38:	2a00      	cmp	r2, #0
 8009d3a:	d06a      	beq.n	8009e12 <_strtod_l+0x8fa>
 8009d3c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d40:	d867      	bhi.n	8009e12 <_strtod_l+0x8fa>
 8009d42:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009d46:	f67f ae9d 	bls.w	8009a84 <_strtod_l+0x56c>
 8009d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8009d74 <_strtod_l+0x85c>)
 8009d4c:	4650      	mov	r0, sl
 8009d4e:	4659      	mov	r1, fp
 8009d50:	2200      	movs	r2, #0
 8009d52:	f7f6 fc79 	bl	8000648 <__aeabi_dmul>
 8009d56:	4b08      	ldr	r3, [pc, #32]	@ (8009d78 <_strtod_l+0x860>)
 8009d58:	400b      	ands	r3, r1
 8009d5a:	4682      	mov	sl, r0
 8009d5c:	468b      	mov	fp, r1
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	f47f ae08 	bne.w	8009974 <_strtod_l+0x45c>
 8009d64:	9a05      	ldr	r2, [sp, #20]
 8009d66:	2322      	movs	r3, #34	@ 0x22
 8009d68:	6013      	str	r3, [r2, #0]
 8009d6a:	e603      	b.n	8009974 <_strtod_l+0x45c>
 8009d6c:	0800b770 	.word	0x0800b770
 8009d70:	fffffc02 	.word	0xfffffc02
 8009d74:	39500000 	.word	0x39500000
 8009d78:	7ff00000 	.word	0x7ff00000
 8009d7c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009d80:	d165      	bne.n	8009e4e <_strtod_l+0x936>
 8009d82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d88:	b35a      	cbz	r2, 8009de2 <_strtod_l+0x8ca>
 8009d8a:	4a9f      	ldr	r2, [pc, #636]	@ (800a008 <_strtod_l+0xaf0>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d12b      	bne.n	8009de8 <_strtod_l+0x8d0>
 8009d90:	9b08      	ldr	r3, [sp, #32]
 8009d92:	4651      	mov	r1, sl
 8009d94:	b303      	cbz	r3, 8009dd8 <_strtod_l+0x8c0>
 8009d96:	4b9d      	ldr	r3, [pc, #628]	@ (800a00c <_strtod_l+0xaf4>)
 8009d98:	465a      	mov	r2, fp
 8009d9a:	4013      	ands	r3, r2
 8009d9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009da0:	f04f 32ff 	mov.w	r2, #4294967295
 8009da4:	d81b      	bhi.n	8009dde <_strtod_l+0x8c6>
 8009da6:	0d1b      	lsrs	r3, r3, #20
 8009da8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009dac:	fa02 f303 	lsl.w	r3, r2, r3
 8009db0:	4299      	cmp	r1, r3
 8009db2:	d119      	bne.n	8009de8 <_strtod_l+0x8d0>
 8009db4:	4b96      	ldr	r3, [pc, #600]	@ (800a010 <_strtod_l+0xaf8>)
 8009db6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d102      	bne.n	8009dc2 <_strtod_l+0x8aa>
 8009dbc:	3101      	adds	r1, #1
 8009dbe:	f43f adce 	beq.w	800995e <_strtod_l+0x446>
 8009dc2:	4b92      	ldr	r3, [pc, #584]	@ (800a00c <_strtod_l+0xaf4>)
 8009dc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009dc6:	401a      	ands	r2, r3
 8009dc8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009dcc:	f04f 0a00 	mov.w	sl, #0
 8009dd0:	9b08      	ldr	r3, [sp, #32]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1b9      	bne.n	8009d4a <_strtod_l+0x832>
 8009dd6:	e5cd      	b.n	8009974 <_strtod_l+0x45c>
 8009dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009ddc:	e7e8      	b.n	8009db0 <_strtod_l+0x898>
 8009dde:	4613      	mov	r3, r2
 8009de0:	e7e6      	b.n	8009db0 <_strtod_l+0x898>
 8009de2:	ea53 030a 	orrs.w	r3, r3, sl
 8009de6:	d0a2      	beq.n	8009d2e <_strtod_l+0x816>
 8009de8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009dea:	b1db      	cbz	r3, 8009e24 <_strtod_l+0x90c>
 8009dec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009dee:	4213      	tst	r3, r2
 8009df0:	d0ee      	beq.n	8009dd0 <_strtod_l+0x8b8>
 8009df2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009df4:	9a08      	ldr	r2, [sp, #32]
 8009df6:	4650      	mov	r0, sl
 8009df8:	4659      	mov	r1, fp
 8009dfa:	b1bb      	cbz	r3, 8009e2c <_strtod_l+0x914>
 8009dfc:	f7ff fb6e 	bl	80094dc <sulp>
 8009e00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e04:	ec53 2b10 	vmov	r2, r3, d0
 8009e08:	f7f6 fa68 	bl	80002dc <__adddf3>
 8009e0c:	4682      	mov	sl, r0
 8009e0e:	468b      	mov	fp, r1
 8009e10:	e7de      	b.n	8009dd0 <_strtod_l+0x8b8>
 8009e12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009e16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009e1a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009e1e:	f04f 3aff 	mov.w	sl, #4294967295
 8009e22:	e7d5      	b.n	8009dd0 <_strtod_l+0x8b8>
 8009e24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e26:	ea13 0f0a 	tst.w	r3, sl
 8009e2a:	e7e1      	b.n	8009df0 <_strtod_l+0x8d8>
 8009e2c:	f7ff fb56 	bl	80094dc <sulp>
 8009e30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e34:	ec53 2b10 	vmov	r2, r3, d0
 8009e38:	f7f6 fa4e 	bl	80002d8 <__aeabi_dsub>
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	2300      	movs	r3, #0
 8009e40:	4682      	mov	sl, r0
 8009e42:	468b      	mov	fp, r1
 8009e44:	f7f6 fe68 	bl	8000b18 <__aeabi_dcmpeq>
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	d0c1      	beq.n	8009dd0 <_strtod_l+0x8b8>
 8009e4c:	e61a      	b.n	8009a84 <_strtod_l+0x56c>
 8009e4e:	4641      	mov	r1, r8
 8009e50:	4620      	mov	r0, r4
 8009e52:	f7ff facd 	bl	80093f0 <__ratio>
 8009e56:	ec57 6b10 	vmov	r6, r7, d0
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009e60:	4630      	mov	r0, r6
 8009e62:	4639      	mov	r1, r7
 8009e64:	f7f6 fe6c 	bl	8000b40 <__aeabi_dcmple>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d06f      	beq.n	8009f4c <_strtod_l+0xa34>
 8009e6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d17a      	bne.n	8009f68 <_strtod_l+0xa50>
 8009e72:	f1ba 0f00 	cmp.w	sl, #0
 8009e76:	d158      	bne.n	8009f2a <_strtod_l+0xa12>
 8009e78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d15a      	bne.n	8009f38 <_strtod_l+0xa20>
 8009e82:	4b64      	ldr	r3, [pc, #400]	@ (800a014 <_strtod_l+0xafc>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	4630      	mov	r0, r6
 8009e88:	4639      	mov	r1, r7
 8009e8a:	f7f6 fe4f 	bl	8000b2c <__aeabi_dcmplt>
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	d159      	bne.n	8009f46 <_strtod_l+0xa2e>
 8009e92:	4630      	mov	r0, r6
 8009e94:	4639      	mov	r1, r7
 8009e96:	4b60      	ldr	r3, [pc, #384]	@ (800a018 <_strtod_l+0xb00>)
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f7f6 fbd5 	bl	8000648 <__aeabi_dmul>
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	460f      	mov	r7, r1
 8009ea2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009ea6:	9606      	str	r6, [sp, #24]
 8009ea8:	9307      	str	r3, [sp, #28]
 8009eaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eae:	4d57      	ldr	r5, [pc, #348]	@ (800a00c <_strtod_l+0xaf4>)
 8009eb0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009eb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009eb6:	401d      	ands	r5, r3
 8009eb8:	4b58      	ldr	r3, [pc, #352]	@ (800a01c <_strtod_l+0xb04>)
 8009eba:	429d      	cmp	r5, r3
 8009ebc:	f040 80b2 	bne.w	800a024 <_strtod_l+0xb0c>
 8009ec0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ec2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009ec6:	ec4b ab10 	vmov	d0, sl, fp
 8009eca:	f7ff f9c9 	bl	8009260 <__ulp>
 8009ece:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ed2:	ec51 0b10 	vmov	r0, r1, d0
 8009ed6:	f7f6 fbb7 	bl	8000648 <__aeabi_dmul>
 8009eda:	4652      	mov	r2, sl
 8009edc:	465b      	mov	r3, fp
 8009ede:	f7f6 f9fd 	bl	80002dc <__adddf3>
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	4949      	ldr	r1, [pc, #292]	@ (800a00c <_strtod_l+0xaf4>)
 8009ee6:	4a4e      	ldr	r2, [pc, #312]	@ (800a020 <_strtod_l+0xb08>)
 8009ee8:	4019      	ands	r1, r3
 8009eea:	4291      	cmp	r1, r2
 8009eec:	4682      	mov	sl, r0
 8009eee:	d942      	bls.n	8009f76 <_strtod_l+0xa5e>
 8009ef0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ef2:	4b47      	ldr	r3, [pc, #284]	@ (800a010 <_strtod_l+0xaf8>)
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d103      	bne.n	8009f00 <_strtod_l+0x9e8>
 8009ef8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009efa:	3301      	adds	r3, #1
 8009efc:	f43f ad2f 	beq.w	800995e <_strtod_l+0x446>
 8009f00:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a010 <_strtod_l+0xaf8>
 8009f04:	f04f 3aff 	mov.w	sl, #4294967295
 8009f08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f0a:	9805      	ldr	r0, [sp, #20]
 8009f0c:	f7fe fe7c 	bl	8008c08 <_Bfree>
 8009f10:	9805      	ldr	r0, [sp, #20]
 8009f12:	4649      	mov	r1, r9
 8009f14:	f7fe fe78 	bl	8008c08 <_Bfree>
 8009f18:	9805      	ldr	r0, [sp, #20]
 8009f1a:	4641      	mov	r1, r8
 8009f1c:	f7fe fe74 	bl	8008c08 <_Bfree>
 8009f20:	9805      	ldr	r0, [sp, #20]
 8009f22:	4621      	mov	r1, r4
 8009f24:	f7fe fe70 	bl	8008c08 <_Bfree>
 8009f28:	e619      	b.n	8009b5e <_strtod_l+0x646>
 8009f2a:	f1ba 0f01 	cmp.w	sl, #1
 8009f2e:	d103      	bne.n	8009f38 <_strtod_l+0xa20>
 8009f30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	f43f ada6 	beq.w	8009a84 <_strtod_l+0x56c>
 8009f38:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009fe8 <_strtod_l+0xad0>
 8009f3c:	4f35      	ldr	r7, [pc, #212]	@ (800a014 <_strtod_l+0xafc>)
 8009f3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f42:	2600      	movs	r6, #0
 8009f44:	e7b1      	b.n	8009eaa <_strtod_l+0x992>
 8009f46:	4f34      	ldr	r7, [pc, #208]	@ (800a018 <_strtod_l+0xb00>)
 8009f48:	2600      	movs	r6, #0
 8009f4a:	e7aa      	b.n	8009ea2 <_strtod_l+0x98a>
 8009f4c:	4b32      	ldr	r3, [pc, #200]	@ (800a018 <_strtod_l+0xb00>)
 8009f4e:	4630      	mov	r0, r6
 8009f50:	4639      	mov	r1, r7
 8009f52:	2200      	movs	r2, #0
 8009f54:	f7f6 fb78 	bl	8000648 <__aeabi_dmul>
 8009f58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f5a:	4606      	mov	r6, r0
 8009f5c:	460f      	mov	r7, r1
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d09f      	beq.n	8009ea2 <_strtod_l+0x98a>
 8009f62:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009f66:	e7a0      	b.n	8009eaa <_strtod_l+0x992>
 8009f68:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009ff0 <_strtod_l+0xad8>
 8009f6c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f70:	ec57 6b17 	vmov	r6, r7, d7
 8009f74:	e799      	b.n	8009eaa <_strtod_l+0x992>
 8009f76:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009f7a:	9b08      	ldr	r3, [sp, #32]
 8009f7c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d1c1      	bne.n	8009f08 <_strtod_l+0x9f0>
 8009f84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f88:	0d1b      	lsrs	r3, r3, #20
 8009f8a:	051b      	lsls	r3, r3, #20
 8009f8c:	429d      	cmp	r5, r3
 8009f8e:	d1bb      	bne.n	8009f08 <_strtod_l+0x9f0>
 8009f90:	4630      	mov	r0, r6
 8009f92:	4639      	mov	r1, r7
 8009f94:	f7f6 feb8 	bl	8000d08 <__aeabi_d2lz>
 8009f98:	f7f6 fb28 	bl	80005ec <__aeabi_l2d>
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	4630      	mov	r0, r6
 8009fa2:	4639      	mov	r1, r7
 8009fa4:	f7f6 f998 	bl	80002d8 <__aeabi_dsub>
 8009fa8:	460b      	mov	r3, r1
 8009faa:	4602      	mov	r2, r0
 8009fac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009fb0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fb6:	ea46 060a 	orr.w	r6, r6, sl
 8009fba:	431e      	orrs	r6, r3
 8009fbc:	d06f      	beq.n	800a09e <_strtod_l+0xb86>
 8009fbe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009ff8 <_strtod_l+0xae0>)
 8009fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc4:	f7f6 fdb2 	bl	8000b2c <__aeabi_dcmplt>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	f47f acd3 	bne.w	8009974 <_strtod_l+0x45c>
 8009fce:	a30c      	add	r3, pc, #48	@ (adr r3, 800a000 <_strtod_l+0xae8>)
 8009fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fd8:	f7f6 fdc6 	bl	8000b68 <__aeabi_dcmpgt>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d093      	beq.n	8009f08 <_strtod_l+0x9f0>
 8009fe0:	e4c8      	b.n	8009974 <_strtod_l+0x45c>
 8009fe2:	bf00      	nop
 8009fe4:	f3af 8000 	nop.w
 8009fe8:	00000000 	.word	0x00000000
 8009fec:	bff00000 	.word	0xbff00000
 8009ff0:	00000000 	.word	0x00000000
 8009ff4:	3ff00000 	.word	0x3ff00000
 8009ff8:	94a03595 	.word	0x94a03595
 8009ffc:	3fdfffff 	.word	0x3fdfffff
 800a000:	35afe535 	.word	0x35afe535
 800a004:	3fe00000 	.word	0x3fe00000
 800a008:	000fffff 	.word	0x000fffff
 800a00c:	7ff00000 	.word	0x7ff00000
 800a010:	7fefffff 	.word	0x7fefffff
 800a014:	3ff00000 	.word	0x3ff00000
 800a018:	3fe00000 	.word	0x3fe00000
 800a01c:	7fe00000 	.word	0x7fe00000
 800a020:	7c9fffff 	.word	0x7c9fffff
 800a024:	9b08      	ldr	r3, [sp, #32]
 800a026:	b323      	cbz	r3, 800a072 <_strtod_l+0xb5a>
 800a028:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a02c:	d821      	bhi.n	800a072 <_strtod_l+0xb5a>
 800a02e:	a328      	add	r3, pc, #160	@ (adr r3, 800a0d0 <_strtod_l+0xbb8>)
 800a030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a034:	4630      	mov	r0, r6
 800a036:	4639      	mov	r1, r7
 800a038:	f7f6 fd82 	bl	8000b40 <__aeabi_dcmple>
 800a03c:	b1a0      	cbz	r0, 800a068 <_strtod_l+0xb50>
 800a03e:	4639      	mov	r1, r7
 800a040:	4630      	mov	r0, r6
 800a042:	f7f6 fdd9 	bl	8000bf8 <__aeabi_d2uiz>
 800a046:	2801      	cmp	r0, #1
 800a048:	bf38      	it	cc
 800a04a:	2001      	movcc	r0, #1
 800a04c:	f7f6 fa82 	bl	8000554 <__aeabi_ui2d>
 800a050:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a052:	4606      	mov	r6, r0
 800a054:	460f      	mov	r7, r1
 800a056:	b9fb      	cbnz	r3, 800a098 <_strtod_l+0xb80>
 800a058:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a05c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a05e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a060:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a064:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a068:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a06a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a06e:	1b5b      	subs	r3, r3, r5
 800a070:	9311      	str	r3, [sp, #68]	@ 0x44
 800a072:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a076:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a07a:	f7ff f8f1 	bl	8009260 <__ulp>
 800a07e:	4650      	mov	r0, sl
 800a080:	ec53 2b10 	vmov	r2, r3, d0
 800a084:	4659      	mov	r1, fp
 800a086:	f7f6 fadf 	bl	8000648 <__aeabi_dmul>
 800a08a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a08e:	f7f6 f925 	bl	80002dc <__adddf3>
 800a092:	4682      	mov	sl, r0
 800a094:	468b      	mov	fp, r1
 800a096:	e770      	b.n	8009f7a <_strtod_l+0xa62>
 800a098:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a09c:	e7e0      	b.n	800a060 <_strtod_l+0xb48>
 800a09e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a0d8 <_strtod_l+0xbc0>)
 800a0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a4:	f7f6 fd42 	bl	8000b2c <__aeabi_dcmplt>
 800a0a8:	e798      	b.n	8009fdc <_strtod_l+0xac4>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800a0ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a0b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a0b2:	6013      	str	r3, [r2, #0]
 800a0b4:	f7ff ba6d 	b.w	8009592 <_strtod_l+0x7a>
 800a0b8:	2a65      	cmp	r2, #101	@ 0x65
 800a0ba:	f43f ab68 	beq.w	800978e <_strtod_l+0x276>
 800a0be:	2a45      	cmp	r2, #69	@ 0x45
 800a0c0:	f43f ab65 	beq.w	800978e <_strtod_l+0x276>
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	f7ff bba0 	b.w	800980a <_strtod_l+0x2f2>
 800a0ca:	bf00      	nop
 800a0cc:	f3af 8000 	nop.w
 800a0d0:	ffc00000 	.word	0xffc00000
 800a0d4:	41dfffff 	.word	0x41dfffff
 800a0d8:	94a03595 	.word	0x94a03595
 800a0dc:	3fcfffff 	.word	0x3fcfffff

0800a0e0 <_strtod_r>:
 800a0e0:	4b01      	ldr	r3, [pc, #4]	@ (800a0e8 <_strtod_r+0x8>)
 800a0e2:	f7ff ba19 	b.w	8009518 <_strtod_l>
 800a0e6:	bf00      	nop
 800a0e8:	2000007c 	.word	0x2000007c

0800a0ec <_strtol_l.isra.0>:
 800a0ec:	2b24      	cmp	r3, #36	@ 0x24
 800a0ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f2:	4686      	mov	lr, r0
 800a0f4:	4690      	mov	r8, r2
 800a0f6:	d801      	bhi.n	800a0fc <_strtol_l.isra.0+0x10>
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d106      	bne.n	800a10a <_strtol_l.isra.0+0x1e>
 800a0fc:	f7fd fdb6 	bl	8007c6c <__errno>
 800a100:	2316      	movs	r3, #22
 800a102:	6003      	str	r3, [r0, #0]
 800a104:	2000      	movs	r0, #0
 800a106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a10a:	4834      	ldr	r0, [pc, #208]	@ (800a1dc <_strtol_l.isra.0+0xf0>)
 800a10c:	460d      	mov	r5, r1
 800a10e:	462a      	mov	r2, r5
 800a110:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a114:	5d06      	ldrb	r6, [r0, r4]
 800a116:	f016 0608 	ands.w	r6, r6, #8
 800a11a:	d1f8      	bne.n	800a10e <_strtol_l.isra.0+0x22>
 800a11c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a11e:	d110      	bne.n	800a142 <_strtol_l.isra.0+0x56>
 800a120:	782c      	ldrb	r4, [r5, #0]
 800a122:	2601      	movs	r6, #1
 800a124:	1c95      	adds	r5, r2, #2
 800a126:	f033 0210 	bics.w	r2, r3, #16
 800a12a:	d115      	bne.n	800a158 <_strtol_l.isra.0+0x6c>
 800a12c:	2c30      	cmp	r4, #48	@ 0x30
 800a12e:	d10d      	bne.n	800a14c <_strtol_l.isra.0+0x60>
 800a130:	782a      	ldrb	r2, [r5, #0]
 800a132:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a136:	2a58      	cmp	r2, #88	@ 0x58
 800a138:	d108      	bne.n	800a14c <_strtol_l.isra.0+0x60>
 800a13a:	786c      	ldrb	r4, [r5, #1]
 800a13c:	3502      	adds	r5, #2
 800a13e:	2310      	movs	r3, #16
 800a140:	e00a      	b.n	800a158 <_strtol_l.isra.0+0x6c>
 800a142:	2c2b      	cmp	r4, #43	@ 0x2b
 800a144:	bf04      	itt	eq
 800a146:	782c      	ldrbeq	r4, [r5, #0]
 800a148:	1c95      	addeq	r5, r2, #2
 800a14a:	e7ec      	b.n	800a126 <_strtol_l.isra.0+0x3a>
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d1f6      	bne.n	800a13e <_strtol_l.isra.0+0x52>
 800a150:	2c30      	cmp	r4, #48	@ 0x30
 800a152:	bf14      	ite	ne
 800a154:	230a      	movne	r3, #10
 800a156:	2308      	moveq	r3, #8
 800a158:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a15c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a160:	2200      	movs	r2, #0
 800a162:	fbbc f9f3 	udiv	r9, ip, r3
 800a166:	4610      	mov	r0, r2
 800a168:	fb03 ca19 	mls	sl, r3, r9, ip
 800a16c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a170:	2f09      	cmp	r7, #9
 800a172:	d80f      	bhi.n	800a194 <_strtol_l.isra.0+0xa8>
 800a174:	463c      	mov	r4, r7
 800a176:	42a3      	cmp	r3, r4
 800a178:	dd1b      	ble.n	800a1b2 <_strtol_l.isra.0+0xc6>
 800a17a:	1c57      	adds	r7, r2, #1
 800a17c:	d007      	beq.n	800a18e <_strtol_l.isra.0+0xa2>
 800a17e:	4581      	cmp	r9, r0
 800a180:	d314      	bcc.n	800a1ac <_strtol_l.isra.0+0xc0>
 800a182:	d101      	bne.n	800a188 <_strtol_l.isra.0+0x9c>
 800a184:	45a2      	cmp	sl, r4
 800a186:	db11      	blt.n	800a1ac <_strtol_l.isra.0+0xc0>
 800a188:	fb00 4003 	mla	r0, r0, r3, r4
 800a18c:	2201      	movs	r2, #1
 800a18e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a192:	e7eb      	b.n	800a16c <_strtol_l.isra.0+0x80>
 800a194:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a198:	2f19      	cmp	r7, #25
 800a19a:	d801      	bhi.n	800a1a0 <_strtol_l.isra.0+0xb4>
 800a19c:	3c37      	subs	r4, #55	@ 0x37
 800a19e:	e7ea      	b.n	800a176 <_strtol_l.isra.0+0x8a>
 800a1a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a1a4:	2f19      	cmp	r7, #25
 800a1a6:	d804      	bhi.n	800a1b2 <_strtol_l.isra.0+0xc6>
 800a1a8:	3c57      	subs	r4, #87	@ 0x57
 800a1aa:	e7e4      	b.n	800a176 <_strtol_l.isra.0+0x8a>
 800a1ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a1b0:	e7ed      	b.n	800a18e <_strtol_l.isra.0+0xa2>
 800a1b2:	1c53      	adds	r3, r2, #1
 800a1b4:	d108      	bne.n	800a1c8 <_strtol_l.isra.0+0xdc>
 800a1b6:	2322      	movs	r3, #34	@ 0x22
 800a1b8:	f8ce 3000 	str.w	r3, [lr]
 800a1bc:	4660      	mov	r0, ip
 800a1be:	f1b8 0f00 	cmp.w	r8, #0
 800a1c2:	d0a0      	beq.n	800a106 <_strtol_l.isra.0+0x1a>
 800a1c4:	1e69      	subs	r1, r5, #1
 800a1c6:	e006      	b.n	800a1d6 <_strtol_l.isra.0+0xea>
 800a1c8:	b106      	cbz	r6, 800a1cc <_strtol_l.isra.0+0xe0>
 800a1ca:	4240      	negs	r0, r0
 800a1cc:	f1b8 0f00 	cmp.w	r8, #0
 800a1d0:	d099      	beq.n	800a106 <_strtol_l.isra.0+0x1a>
 800a1d2:	2a00      	cmp	r2, #0
 800a1d4:	d1f6      	bne.n	800a1c4 <_strtol_l.isra.0+0xd8>
 800a1d6:	f8c8 1000 	str.w	r1, [r8]
 800a1da:	e794      	b.n	800a106 <_strtol_l.isra.0+0x1a>
 800a1dc:	0800b799 	.word	0x0800b799

0800a1e0 <_strtol_r>:
 800a1e0:	f7ff bf84 	b.w	800a0ec <_strtol_l.isra.0>

0800a1e4 <__ssputs_r>:
 800a1e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	688e      	ldr	r6, [r1, #8]
 800a1ea:	461f      	mov	r7, r3
 800a1ec:	42be      	cmp	r6, r7
 800a1ee:	680b      	ldr	r3, [r1, #0]
 800a1f0:	4682      	mov	sl, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	4690      	mov	r8, r2
 800a1f6:	d82d      	bhi.n	800a254 <__ssputs_r+0x70>
 800a1f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a200:	d026      	beq.n	800a250 <__ssputs_r+0x6c>
 800a202:	6965      	ldr	r5, [r4, #20]
 800a204:	6909      	ldr	r1, [r1, #16]
 800a206:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a20a:	eba3 0901 	sub.w	r9, r3, r1
 800a20e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a212:	1c7b      	adds	r3, r7, #1
 800a214:	444b      	add	r3, r9
 800a216:	106d      	asrs	r5, r5, #1
 800a218:	429d      	cmp	r5, r3
 800a21a:	bf38      	it	cc
 800a21c:	461d      	movcc	r5, r3
 800a21e:	0553      	lsls	r3, r2, #21
 800a220:	d527      	bpl.n	800a272 <__ssputs_r+0x8e>
 800a222:	4629      	mov	r1, r5
 800a224:	f7fe fc24 	bl	8008a70 <_malloc_r>
 800a228:	4606      	mov	r6, r0
 800a22a:	b360      	cbz	r0, 800a286 <__ssputs_r+0xa2>
 800a22c:	6921      	ldr	r1, [r4, #16]
 800a22e:	464a      	mov	r2, r9
 800a230:	f000 fbde 	bl	800a9f0 <memcpy>
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a23a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a23e:	81a3      	strh	r3, [r4, #12]
 800a240:	6126      	str	r6, [r4, #16]
 800a242:	6165      	str	r5, [r4, #20]
 800a244:	444e      	add	r6, r9
 800a246:	eba5 0509 	sub.w	r5, r5, r9
 800a24a:	6026      	str	r6, [r4, #0]
 800a24c:	60a5      	str	r5, [r4, #8]
 800a24e:	463e      	mov	r6, r7
 800a250:	42be      	cmp	r6, r7
 800a252:	d900      	bls.n	800a256 <__ssputs_r+0x72>
 800a254:	463e      	mov	r6, r7
 800a256:	6820      	ldr	r0, [r4, #0]
 800a258:	4632      	mov	r2, r6
 800a25a:	4641      	mov	r1, r8
 800a25c:	f000 fb6a 	bl	800a934 <memmove>
 800a260:	68a3      	ldr	r3, [r4, #8]
 800a262:	1b9b      	subs	r3, r3, r6
 800a264:	60a3      	str	r3, [r4, #8]
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	4433      	add	r3, r6
 800a26a:	6023      	str	r3, [r4, #0]
 800a26c:	2000      	movs	r0, #0
 800a26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a272:	462a      	mov	r2, r5
 800a274:	f000 ff51 	bl	800b11a <_realloc_r>
 800a278:	4606      	mov	r6, r0
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d1e0      	bne.n	800a240 <__ssputs_r+0x5c>
 800a27e:	6921      	ldr	r1, [r4, #16]
 800a280:	4650      	mov	r0, sl
 800a282:	f7fe fb81 	bl	8008988 <_free_r>
 800a286:	230c      	movs	r3, #12
 800a288:	f8ca 3000 	str.w	r3, [sl]
 800a28c:	89a3      	ldrh	r3, [r4, #12]
 800a28e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a292:	81a3      	strh	r3, [r4, #12]
 800a294:	f04f 30ff 	mov.w	r0, #4294967295
 800a298:	e7e9      	b.n	800a26e <__ssputs_r+0x8a>
	...

0800a29c <_svfiprintf_r>:
 800a29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a0:	4698      	mov	r8, r3
 800a2a2:	898b      	ldrh	r3, [r1, #12]
 800a2a4:	061b      	lsls	r3, r3, #24
 800a2a6:	b09d      	sub	sp, #116	@ 0x74
 800a2a8:	4607      	mov	r7, r0
 800a2aa:	460d      	mov	r5, r1
 800a2ac:	4614      	mov	r4, r2
 800a2ae:	d510      	bpl.n	800a2d2 <_svfiprintf_r+0x36>
 800a2b0:	690b      	ldr	r3, [r1, #16]
 800a2b2:	b973      	cbnz	r3, 800a2d2 <_svfiprintf_r+0x36>
 800a2b4:	2140      	movs	r1, #64	@ 0x40
 800a2b6:	f7fe fbdb 	bl	8008a70 <_malloc_r>
 800a2ba:	6028      	str	r0, [r5, #0]
 800a2bc:	6128      	str	r0, [r5, #16]
 800a2be:	b930      	cbnz	r0, 800a2ce <_svfiprintf_r+0x32>
 800a2c0:	230c      	movs	r3, #12
 800a2c2:	603b      	str	r3, [r7, #0]
 800a2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c8:	b01d      	add	sp, #116	@ 0x74
 800a2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ce:	2340      	movs	r3, #64	@ 0x40
 800a2d0:	616b      	str	r3, [r5, #20]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2d6:	2320      	movs	r3, #32
 800a2d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2e0:	2330      	movs	r3, #48	@ 0x30
 800a2e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a480 <_svfiprintf_r+0x1e4>
 800a2e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2ea:	f04f 0901 	mov.w	r9, #1
 800a2ee:	4623      	mov	r3, r4
 800a2f0:	469a      	mov	sl, r3
 800a2f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2f6:	b10a      	cbz	r2, 800a2fc <_svfiprintf_r+0x60>
 800a2f8:	2a25      	cmp	r2, #37	@ 0x25
 800a2fa:	d1f9      	bne.n	800a2f0 <_svfiprintf_r+0x54>
 800a2fc:	ebba 0b04 	subs.w	fp, sl, r4
 800a300:	d00b      	beq.n	800a31a <_svfiprintf_r+0x7e>
 800a302:	465b      	mov	r3, fp
 800a304:	4622      	mov	r2, r4
 800a306:	4629      	mov	r1, r5
 800a308:	4638      	mov	r0, r7
 800a30a:	f7ff ff6b 	bl	800a1e4 <__ssputs_r>
 800a30e:	3001      	adds	r0, #1
 800a310:	f000 80a7 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a314:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a316:	445a      	add	r2, fp
 800a318:	9209      	str	r2, [sp, #36]	@ 0x24
 800a31a:	f89a 3000 	ldrb.w	r3, [sl]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 809f 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a324:	2300      	movs	r3, #0
 800a326:	f04f 32ff 	mov.w	r2, #4294967295
 800a32a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a32e:	f10a 0a01 	add.w	sl, sl, #1
 800a332:	9304      	str	r3, [sp, #16]
 800a334:	9307      	str	r3, [sp, #28]
 800a336:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a33a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a33c:	4654      	mov	r4, sl
 800a33e:	2205      	movs	r2, #5
 800a340:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a344:	484e      	ldr	r0, [pc, #312]	@ (800a480 <_svfiprintf_r+0x1e4>)
 800a346:	f7f5 ff6b 	bl	8000220 <memchr>
 800a34a:	9a04      	ldr	r2, [sp, #16]
 800a34c:	b9d8      	cbnz	r0, 800a386 <_svfiprintf_r+0xea>
 800a34e:	06d0      	lsls	r0, r2, #27
 800a350:	bf44      	itt	mi
 800a352:	2320      	movmi	r3, #32
 800a354:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a358:	0711      	lsls	r1, r2, #28
 800a35a:	bf44      	itt	mi
 800a35c:	232b      	movmi	r3, #43	@ 0x2b
 800a35e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a362:	f89a 3000 	ldrb.w	r3, [sl]
 800a366:	2b2a      	cmp	r3, #42	@ 0x2a
 800a368:	d015      	beq.n	800a396 <_svfiprintf_r+0xfa>
 800a36a:	9a07      	ldr	r2, [sp, #28]
 800a36c:	4654      	mov	r4, sl
 800a36e:	2000      	movs	r0, #0
 800a370:	f04f 0c0a 	mov.w	ip, #10
 800a374:	4621      	mov	r1, r4
 800a376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a37a:	3b30      	subs	r3, #48	@ 0x30
 800a37c:	2b09      	cmp	r3, #9
 800a37e:	d94b      	bls.n	800a418 <_svfiprintf_r+0x17c>
 800a380:	b1b0      	cbz	r0, 800a3b0 <_svfiprintf_r+0x114>
 800a382:	9207      	str	r2, [sp, #28]
 800a384:	e014      	b.n	800a3b0 <_svfiprintf_r+0x114>
 800a386:	eba0 0308 	sub.w	r3, r0, r8
 800a38a:	fa09 f303 	lsl.w	r3, r9, r3
 800a38e:	4313      	orrs	r3, r2
 800a390:	9304      	str	r3, [sp, #16]
 800a392:	46a2      	mov	sl, r4
 800a394:	e7d2      	b.n	800a33c <_svfiprintf_r+0xa0>
 800a396:	9b03      	ldr	r3, [sp, #12]
 800a398:	1d19      	adds	r1, r3, #4
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	9103      	str	r1, [sp, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	bfbb      	ittet	lt
 800a3a2:	425b      	neglt	r3, r3
 800a3a4:	f042 0202 	orrlt.w	r2, r2, #2
 800a3a8:	9307      	strge	r3, [sp, #28]
 800a3aa:	9307      	strlt	r3, [sp, #28]
 800a3ac:	bfb8      	it	lt
 800a3ae:	9204      	strlt	r2, [sp, #16]
 800a3b0:	7823      	ldrb	r3, [r4, #0]
 800a3b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3b4:	d10a      	bne.n	800a3cc <_svfiprintf_r+0x130>
 800a3b6:	7863      	ldrb	r3, [r4, #1]
 800a3b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3ba:	d132      	bne.n	800a422 <_svfiprintf_r+0x186>
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	1d1a      	adds	r2, r3, #4
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	9203      	str	r2, [sp, #12]
 800a3c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3c8:	3402      	adds	r4, #2
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a490 <_svfiprintf_r+0x1f4>
 800a3d0:	7821      	ldrb	r1, [r4, #0]
 800a3d2:	2203      	movs	r2, #3
 800a3d4:	4650      	mov	r0, sl
 800a3d6:	f7f5 ff23 	bl	8000220 <memchr>
 800a3da:	b138      	cbz	r0, 800a3ec <_svfiprintf_r+0x150>
 800a3dc:	9b04      	ldr	r3, [sp, #16]
 800a3de:	eba0 000a 	sub.w	r0, r0, sl
 800a3e2:	2240      	movs	r2, #64	@ 0x40
 800a3e4:	4082      	lsls	r2, r0
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	3401      	adds	r4, #1
 800a3ea:	9304      	str	r3, [sp, #16]
 800a3ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f0:	4824      	ldr	r0, [pc, #144]	@ (800a484 <_svfiprintf_r+0x1e8>)
 800a3f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3f6:	2206      	movs	r2, #6
 800a3f8:	f7f5 ff12 	bl	8000220 <memchr>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	d036      	beq.n	800a46e <_svfiprintf_r+0x1d2>
 800a400:	4b21      	ldr	r3, [pc, #132]	@ (800a488 <_svfiprintf_r+0x1ec>)
 800a402:	bb1b      	cbnz	r3, 800a44c <_svfiprintf_r+0x1b0>
 800a404:	9b03      	ldr	r3, [sp, #12]
 800a406:	3307      	adds	r3, #7
 800a408:	f023 0307 	bic.w	r3, r3, #7
 800a40c:	3308      	adds	r3, #8
 800a40e:	9303      	str	r3, [sp, #12]
 800a410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a412:	4433      	add	r3, r6
 800a414:	9309      	str	r3, [sp, #36]	@ 0x24
 800a416:	e76a      	b.n	800a2ee <_svfiprintf_r+0x52>
 800a418:	fb0c 3202 	mla	r2, ip, r2, r3
 800a41c:	460c      	mov	r4, r1
 800a41e:	2001      	movs	r0, #1
 800a420:	e7a8      	b.n	800a374 <_svfiprintf_r+0xd8>
 800a422:	2300      	movs	r3, #0
 800a424:	3401      	adds	r4, #1
 800a426:	9305      	str	r3, [sp, #20]
 800a428:	4619      	mov	r1, r3
 800a42a:	f04f 0c0a 	mov.w	ip, #10
 800a42e:	4620      	mov	r0, r4
 800a430:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a434:	3a30      	subs	r2, #48	@ 0x30
 800a436:	2a09      	cmp	r2, #9
 800a438:	d903      	bls.n	800a442 <_svfiprintf_r+0x1a6>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d0c6      	beq.n	800a3cc <_svfiprintf_r+0x130>
 800a43e:	9105      	str	r1, [sp, #20]
 800a440:	e7c4      	b.n	800a3cc <_svfiprintf_r+0x130>
 800a442:	fb0c 2101 	mla	r1, ip, r1, r2
 800a446:	4604      	mov	r4, r0
 800a448:	2301      	movs	r3, #1
 800a44a:	e7f0      	b.n	800a42e <_svfiprintf_r+0x192>
 800a44c:	ab03      	add	r3, sp, #12
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	462a      	mov	r2, r5
 800a452:	4b0e      	ldr	r3, [pc, #56]	@ (800a48c <_svfiprintf_r+0x1f0>)
 800a454:	a904      	add	r1, sp, #16
 800a456:	4638      	mov	r0, r7
 800a458:	f7fc fbc6 	bl	8006be8 <_printf_float>
 800a45c:	1c42      	adds	r2, r0, #1
 800a45e:	4606      	mov	r6, r0
 800a460:	d1d6      	bne.n	800a410 <_svfiprintf_r+0x174>
 800a462:	89ab      	ldrh	r3, [r5, #12]
 800a464:	065b      	lsls	r3, r3, #25
 800a466:	f53f af2d 	bmi.w	800a2c4 <_svfiprintf_r+0x28>
 800a46a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a46c:	e72c      	b.n	800a2c8 <_svfiprintf_r+0x2c>
 800a46e:	ab03      	add	r3, sp, #12
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	462a      	mov	r2, r5
 800a474:	4b05      	ldr	r3, [pc, #20]	@ (800a48c <_svfiprintf_r+0x1f0>)
 800a476:	a904      	add	r1, sp, #16
 800a478:	4638      	mov	r0, r7
 800a47a:	f7fc fe4d 	bl	8007118 <_printf_i>
 800a47e:	e7ed      	b.n	800a45c <_svfiprintf_r+0x1c0>
 800a480:	0800b595 	.word	0x0800b595
 800a484:	0800b59f 	.word	0x0800b59f
 800a488:	08006be9 	.word	0x08006be9
 800a48c:	0800a1e5 	.word	0x0800a1e5
 800a490:	0800b59b 	.word	0x0800b59b

0800a494 <__sfputc_r>:
 800a494:	6893      	ldr	r3, [r2, #8]
 800a496:	3b01      	subs	r3, #1
 800a498:	2b00      	cmp	r3, #0
 800a49a:	b410      	push	{r4}
 800a49c:	6093      	str	r3, [r2, #8]
 800a49e:	da08      	bge.n	800a4b2 <__sfputc_r+0x1e>
 800a4a0:	6994      	ldr	r4, [r2, #24]
 800a4a2:	42a3      	cmp	r3, r4
 800a4a4:	db01      	blt.n	800a4aa <__sfputc_r+0x16>
 800a4a6:	290a      	cmp	r1, #10
 800a4a8:	d103      	bne.n	800a4b2 <__sfputc_r+0x1e>
 800a4aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4ae:	f7fd baf6 	b.w	8007a9e <__swbuf_r>
 800a4b2:	6813      	ldr	r3, [r2, #0]
 800a4b4:	1c58      	adds	r0, r3, #1
 800a4b6:	6010      	str	r0, [r2, #0]
 800a4b8:	7019      	strb	r1, [r3, #0]
 800a4ba:	4608      	mov	r0, r1
 800a4bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4c0:	4770      	bx	lr

0800a4c2 <__sfputs_r>:
 800a4c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c4:	4606      	mov	r6, r0
 800a4c6:	460f      	mov	r7, r1
 800a4c8:	4614      	mov	r4, r2
 800a4ca:	18d5      	adds	r5, r2, r3
 800a4cc:	42ac      	cmp	r4, r5
 800a4ce:	d101      	bne.n	800a4d4 <__sfputs_r+0x12>
 800a4d0:	2000      	movs	r0, #0
 800a4d2:	e007      	b.n	800a4e4 <__sfputs_r+0x22>
 800a4d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4d8:	463a      	mov	r2, r7
 800a4da:	4630      	mov	r0, r6
 800a4dc:	f7ff ffda 	bl	800a494 <__sfputc_r>
 800a4e0:	1c43      	adds	r3, r0, #1
 800a4e2:	d1f3      	bne.n	800a4cc <__sfputs_r+0xa>
 800a4e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4e8 <_vfiprintf_r>:
 800a4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ec:	460d      	mov	r5, r1
 800a4ee:	b09d      	sub	sp, #116	@ 0x74
 800a4f0:	4614      	mov	r4, r2
 800a4f2:	4698      	mov	r8, r3
 800a4f4:	4606      	mov	r6, r0
 800a4f6:	b118      	cbz	r0, 800a500 <_vfiprintf_r+0x18>
 800a4f8:	6a03      	ldr	r3, [r0, #32]
 800a4fa:	b90b      	cbnz	r3, 800a500 <_vfiprintf_r+0x18>
 800a4fc:	f7fd f9c4 	bl	8007888 <__sinit>
 800a500:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a502:	07d9      	lsls	r1, r3, #31
 800a504:	d405      	bmi.n	800a512 <_vfiprintf_r+0x2a>
 800a506:	89ab      	ldrh	r3, [r5, #12]
 800a508:	059a      	lsls	r2, r3, #22
 800a50a:	d402      	bmi.n	800a512 <_vfiprintf_r+0x2a>
 800a50c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a50e:	f7fd fbd8 	bl	8007cc2 <__retarget_lock_acquire_recursive>
 800a512:	89ab      	ldrh	r3, [r5, #12]
 800a514:	071b      	lsls	r3, r3, #28
 800a516:	d501      	bpl.n	800a51c <_vfiprintf_r+0x34>
 800a518:	692b      	ldr	r3, [r5, #16]
 800a51a:	b99b      	cbnz	r3, 800a544 <_vfiprintf_r+0x5c>
 800a51c:	4629      	mov	r1, r5
 800a51e:	4630      	mov	r0, r6
 800a520:	f7fd fafc 	bl	8007b1c <__swsetup_r>
 800a524:	b170      	cbz	r0, 800a544 <_vfiprintf_r+0x5c>
 800a526:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a528:	07dc      	lsls	r4, r3, #31
 800a52a:	d504      	bpl.n	800a536 <_vfiprintf_r+0x4e>
 800a52c:	f04f 30ff 	mov.w	r0, #4294967295
 800a530:	b01d      	add	sp, #116	@ 0x74
 800a532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a536:	89ab      	ldrh	r3, [r5, #12]
 800a538:	0598      	lsls	r0, r3, #22
 800a53a:	d4f7      	bmi.n	800a52c <_vfiprintf_r+0x44>
 800a53c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a53e:	f7fd fbc1 	bl	8007cc4 <__retarget_lock_release_recursive>
 800a542:	e7f3      	b.n	800a52c <_vfiprintf_r+0x44>
 800a544:	2300      	movs	r3, #0
 800a546:	9309      	str	r3, [sp, #36]	@ 0x24
 800a548:	2320      	movs	r3, #32
 800a54a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a54e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a552:	2330      	movs	r3, #48	@ 0x30
 800a554:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a704 <_vfiprintf_r+0x21c>
 800a558:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a55c:	f04f 0901 	mov.w	r9, #1
 800a560:	4623      	mov	r3, r4
 800a562:	469a      	mov	sl, r3
 800a564:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a568:	b10a      	cbz	r2, 800a56e <_vfiprintf_r+0x86>
 800a56a:	2a25      	cmp	r2, #37	@ 0x25
 800a56c:	d1f9      	bne.n	800a562 <_vfiprintf_r+0x7a>
 800a56e:	ebba 0b04 	subs.w	fp, sl, r4
 800a572:	d00b      	beq.n	800a58c <_vfiprintf_r+0xa4>
 800a574:	465b      	mov	r3, fp
 800a576:	4622      	mov	r2, r4
 800a578:	4629      	mov	r1, r5
 800a57a:	4630      	mov	r0, r6
 800a57c:	f7ff ffa1 	bl	800a4c2 <__sfputs_r>
 800a580:	3001      	adds	r0, #1
 800a582:	f000 80a7 	beq.w	800a6d4 <_vfiprintf_r+0x1ec>
 800a586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a588:	445a      	add	r2, fp
 800a58a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a58c:	f89a 3000 	ldrb.w	r3, [sl]
 800a590:	2b00      	cmp	r3, #0
 800a592:	f000 809f 	beq.w	800a6d4 <_vfiprintf_r+0x1ec>
 800a596:	2300      	movs	r3, #0
 800a598:	f04f 32ff 	mov.w	r2, #4294967295
 800a59c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5a0:	f10a 0a01 	add.w	sl, sl, #1
 800a5a4:	9304      	str	r3, [sp, #16]
 800a5a6:	9307      	str	r3, [sp, #28]
 800a5a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5ae:	4654      	mov	r4, sl
 800a5b0:	2205      	movs	r2, #5
 800a5b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5b6:	4853      	ldr	r0, [pc, #332]	@ (800a704 <_vfiprintf_r+0x21c>)
 800a5b8:	f7f5 fe32 	bl	8000220 <memchr>
 800a5bc:	9a04      	ldr	r2, [sp, #16]
 800a5be:	b9d8      	cbnz	r0, 800a5f8 <_vfiprintf_r+0x110>
 800a5c0:	06d1      	lsls	r1, r2, #27
 800a5c2:	bf44      	itt	mi
 800a5c4:	2320      	movmi	r3, #32
 800a5c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5ca:	0713      	lsls	r3, r2, #28
 800a5cc:	bf44      	itt	mi
 800a5ce:	232b      	movmi	r3, #43	@ 0x2b
 800a5d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a5d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5da:	d015      	beq.n	800a608 <_vfiprintf_r+0x120>
 800a5dc:	9a07      	ldr	r2, [sp, #28]
 800a5de:	4654      	mov	r4, sl
 800a5e0:	2000      	movs	r0, #0
 800a5e2:	f04f 0c0a 	mov.w	ip, #10
 800a5e6:	4621      	mov	r1, r4
 800a5e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5ec:	3b30      	subs	r3, #48	@ 0x30
 800a5ee:	2b09      	cmp	r3, #9
 800a5f0:	d94b      	bls.n	800a68a <_vfiprintf_r+0x1a2>
 800a5f2:	b1b0      	cbz	r0, 800a622 <_vfiprintf_r+0x13a>
 800a5f4:	9207      	str	r2, [sp, #28]
 800a5f6:	e014      	b.n	800a622 <_vfiprintf_r+0x13a>
 800a5f8:	eba0 0308 	sub.w	r3, r0, r8
 800a5fc:	fa09 f303 	lsl.w	r3, r9, r3
 800a600:	4313      	orrs	r3, r2
 800a602:	9304      	str	r3, [sp, #16]
 800a604:	46a2      	mov	sl, r4
 800a606:	e7d2      	b.n	800a5ae <_vfiprintf_r+0xc6>
 800a608:	9b03      	ldr	r3, [sp, #12]
 800a60a:	1d19      	adds	r1, r3, #4
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	9103      	str	r1, [sp, #12]
 800a610:	2b00      	cmp	r3, #0
 800a612:	bfbb      	ittet	lt
 800a614:	425b      	neglt	r3, r3
 800a616:	f042 0202 	orrlt.w	r2, r2, #2
 800a61a:	9307      	strge	r3, [sp, #28]
 800a61c:	9307      	strlt	r3, [sp, #28]
 800a61e:	bfb8      	it	lt
 800a620:	9204      	strlt	r2, [sp, #16]
 800a622:	7823      	ldrb	r3, [r4, #0]
 800a624:	2b2e      	cmp	r3, #46	@ 0x2e
 800a626:	d10a      	bne.n	800a63e <_vfiprintf_r+0x156>
 800a628:	7863      	ldrb	r3, [r4, #1]
 800a62a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a62c:	d132      	bne.n	800a694 <_vfiprintf_r+0x1ac>
 800a62e:	9b03      	ldr	r3, [sp, #12]
 800a630:	1d1a      	adds	r2, r3, #4
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	9203      	str	r2, [sp, #12]
 800a636:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a63a:	3402      	adds	r4, #2
 800a63c:	9305      	str	r3, [sp, #20]
 800a63e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a714 <_vfiprintf_r+0x22c>
 800a642:	7821      	ldrb	r1, [r4, #0]
 800a644:	2203      	movs	r2, #3
 800a646:	4650      	mov	r0, sl
 800a648:	f7f5 fdea 	bl	8000220 <memchr>
 800a64c:	b138      	cbz	r0, 800a65e <_vfiprintf_r+0x176>
 800a64e:	9b04      	ldr	r3, [sp, #16]
 800a650:	eba0 000a 	sub.w	r0, r0, sl
 800a654:	2240      	movs	r2, #64	@ 0x40
 800a656:	4082      	lsls	r2, r0
 800a658:	4313      	orrs	r3, r2
 800a65a:	3401      	adds	r4, #1
 800a65c:	9304      	str	r3, [sp, #16]
 800a65e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a662:	4829      	ldr	r0, [pc, #164]	@ (800a708 <_vfiprintf_r+0x220>)
 800a664:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a668:	2206      	movs	r2, #6
 800a66a:	f7f5 fdd9 	bl	8000220 <memchr>
 800a66e:	2800      	cmp	r0, #0
 800a670:	d03f      	beq.n	800a6f2 <_vfiprintf_r+0x20a>
 800a672:	4b26      	ldr	r3, [pc, #152]	@ (800a70c <_vfiprintf_r+0x224>)
 800a674:	bb1b      	cbnz	r3, 800a6be <_vfiprintf_r+0x1d6>
 800a676:	9b03      	ldr	r3, [sp, #12]
 800a678:	3307      	adds	r3, #7
 800a67a:	f023 0307 	bic.w	r3, r3, #7
 800a67e:	3308      	adds	r3, #8
 800a680:	9303      	str	r3, [sp, #12]
 800a682:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a684:	443b      	add	r3, r7
 800a686:	9309      	str	r3, [sp, #36]	@ 0x24
 800a688:	e76a      	b.n	800a560 <_vfiprintf_r+0x78>
 800a68a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a68e:	460c      	mov	r4, r1
 800a690:	2001      	movs	r0, #1
 800a692:	e7a8      	b.n	800a5e6 <_vfiprintf_r+0xfe>
 800a694:	2300      	movs	r3, #0
 800a696:	3401      	adds	r4, #1
 800a698:	9305      	str	r3, [sp, #20]
 800a69a:	4619      	mov	r1, r3
 800a69c:	f04f 0c0a 	mov.w	ip, #10
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6a6:	3a30      	subs	r2, #48	@ 0x30
 800a6a8:	2a09      	cmp	r2, #9
 800a6aa:	d903      	bls.n	800a6b4 <_vfiprintf_r+0x1cc>
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d0c6      	beq.n	800a63e <_vfiprintf_r+0x156>
 800a6b0:	9105      	str	r1, [sp, #20]
 800a6b2:	e7c4      	b.n	800a63e <_vfiprintf_r+0x156>
 800a6b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6b8:	4604      	mov	r4, r0
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	e7f0      	b.n	800a6a0 <_vfiprintf_r+0x1b8>
 800a6be:	ab03      	add	r3, sp, #12
 800a6c0:	9300      	str	r3, [sp, #0]
 800a6c2:	462a      	mov	r2, r5
 800a6c4:	4b12      	ldr	r3, [pc, #72]	@ (800a710 <_vfiprintf_r+0x228>)
 800a6c6:	a904      	add	r1, sp, #16
 800a6c8:	4630      	mov	r0, r6
 800a6ca:	f7fc fa8d 	bl	8006be8 <_printf_float>
 800a6ce:	4607      	mov	r7, r0
 800a6d0:	1c78      	adds	r0, r7, #1
 800a6d2:	d1d6      	bne.n	800a682 <_vfiprintf_r+0x19a>
 800a6d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6d6:	07d9      	lsls	r1, r3, #31
 800a6d8:	d405      	bmi.n	800a6e6 <_vfiprintf_r+0x1fe>
 800a6da:	89ab      	ldrh	r3, [r5, #12]
 800a6dc:	059a      	lsls	r2, r3, #22
 800a6de:	d402      	bmi.n	800a6e6 <_vfiprintf_r+0x1fe>
 800a6e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6e2:	f7fd faef 	bl	8007cc4 <__retarget_lock_release_recursive>
 800a6e6:	89ab      	ldrh	r3, [r5, #12]
 800a6e8:	065b      	lsls	r3, r3, #25
 800a6ea:	f53f af1f 	bmi.w	800a52c <_vfiprintf_r+0x44>
 800a6ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6f0:	e71e      	b.n	800a530 <_vfiprintf_r+0x48>
 800a6f2:	ab03      	add	r3, sp, #12
 800a6f4:	9300      	str	r3, [sp, #0]
 800a6f6:	462a      	mov	r2, r5
 800a6f8:	4b05      	ldr	r3, [pc, #20]	@ (800a710 <_vfiprintf_r+0x228>)
 800a6fa:	a904      	add	r1, sp, #16
 800a6fc:	4630      	mov	r0, r6
 800a6fe:	f7fc fd0b 	bl	8007118 <_printf_i>
 800a702:	e7e4      	b.n	800a6ce <_vfiprintf_r+0x1e6>
 800a704:	0800b595 	.word	0x0800b595
 800a708:	0800b59f 	.word	0x0800b59f
 800a70c:	08006be9 	.word	0x08006be9
 800a710:	0800a4c3 	.word	0x0800a4c3
 800a714:	0800b59b 	.word	0x0800b59b

0800a718 <__sflush_r>:
 800a718:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a71c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a720:	0716      	lsls	r6, r2, #28
 800a722:	4605      	mov	r5, r0
 800a724:	460c      	mov	r4, r1
 800a726:	d454      	bmi.n	800a7d2 <__sflush_r+0xba>
 800a728:	684b      	ldr	r3, [r1, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	dc02      	bgt.n	800a734 <__sflush_r+0x1c>
 800a72e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a730:	2b00      	cmp	r3, #0
 800a732:	dd48      	ble.n	800a7c6 <__sflush_r+0xae>
 800a734:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a736:	2e00      	cmp	r6, #0
 800a738:	d045      	beq.n	800a7c6 <__sflush_r+0xae>
 800a73a:	2300      	movs	r3, #0
 800a73c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a740:	682f      	ldr	r7, [r5, #0]
 800a742:	6a21      	ldr	r1, [r4, #32]
 800a744:	602b      	str	r3, [r5, #0]
 800a746:	d030      	beq.n	800a7aa <__sflush_r+0x92>
 800a748:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a74a:	89a3      	ldrh	r3, [r4, #12]
 800a74c:	0759      	lsls	r1, r3, #29
 800a74e:	d505      	bpl.n	800a75c <__sflush_r+0x44>
 800a750:	6863      	ldr	r3, [r4, #4]
 800a752:	1ad2      	subs	r2, r2, r3
 800a754:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a756:	b10b      	cbz	r3, 800a75c <__sflush_r+0x44>
 800a758:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a75a:	1ad2      	subs	r2, r2, r3
 800a75c:	2300      	movs	r3, #0
 800a75e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a760:	6a21      	ldr	r1, [r4, #32]
 800a762:	4628      	mov	r0, r5
 800a764:	47b0      	blx	r6
 800a766:	1c43      	adds	r3, r0, #1
 800a768:	89a3      	ldrh	r3, [r4, #12]
 800a76a:	d106      	bne.n	800a77a <__sflush_r+0x62>
 800a76c:	6829      	ldr	r1, [r5, #0]
 800a76e:	291d      	cmp	r1, #29
 800a770:	d82b      	bhi.n	800a7ca <__sflush_r+0xb2>
 800a772:	4a2a      	ldr	r2, [pc, #168]	@ (800a81c <__sflush_r+0x104>)
 800a774:	40ca      	lsrs	r2, r1
 800a776:	07d6      	lsls	r6, r2, #31
 800a778:	d527      	bpl.n	800a7ca <__sflush_r+0xb2>
 800a77a:	2200      	movs	r2, #0
 800a77c:	6062      	str	r2, [r4, #4]
 800a77e:	04d9      	lsls	r1, r3, #19
 800a780:	6922      	ldr	r2, [r4, #16]
 800a782:	6022      	str	r2, [r4, #0]
 800a784:	d504      	bpl.n	800a790 <__sflush_r+0x78>
 800a786:	1c42      	adds	r2, r0, #1
 800a788:	d101      	bne.n	800a78e <__sflush_r+0x76>
 800a78a:	682b      	ldr	r3, [r5, #0]
 800a78c:	b903      	cbnz	r3, 800a790 <__sflush_r+0x78>
 800a78e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a790:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a792:	602f      	str	r7, [r5, #0]
 800a794:	b1b9      	cbz	r1, 800a7c6 <__sflush_r+0xae>
 800a796:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a79a:	4299      	cmp	r1, r3
 800a79c:	d002      	beq.n	800a7a4 <__sflush_r+0x8c>
 800a79e:	4628      	mov	r0, r5
 800a7a0:	f7fe f8f2 	bl	8008988 <_free_r>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7a8:	e00d      	b.n	800a7c6 <__sflush_r+0xae>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	47b0      	blx	r6
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	1c50      	adds	r0, r2, #1
 800a7b4:	d1c9      	bne.n	800a74a <__sflush_r+0x32>
 800a7b6:	682b      	ldr	r3, [r5, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d0c6      	beq.n	800a74a <__sflush_r+0x32>
 800a7bc:	2b1d      	cmp	r3, #29
 800a7be:	d001      	beq.n	800a7c4 <__sflush_r+0xac>
 800a7c0:	2b16      	cmp	r3, #22
 800a7c2:	d11e      	bne.n	800a802 <__sflush_r+0xea>
 800a7c4:	602f      	str	r7, [r5, #0]
 800a7c6:	2000      	movs	r0, #0
 800a7c8:	e022      	b.n	800a810 <__sflush_r+0xf8>
 800a7ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7ce:	b21b      	sxth	r3, r3
 800a7d0:	e01b      	b.n	800a80a <__sflush_r+0xf2>
 800a7d2:	690f      	ldr	r7, [r1, #16]
 800a7d4:	2f00      	cmp	r7, #0
 800a7d6:	d0f6      	beq.n	800a7c6 <__sflush_r+0xae>
 800a7d8:	0793      	lsls	r3, r2, #30
 800a7da:	680e      	ldr	r6, [r1, #0]
 800a7dc:	bf08      	it	eq
 800a7de:	694b      	ldreq	r3, [r1, #20]
 800a7e0:	600f      	str	r7, [r1, #0]
 800a7e2:	bf18      	it	ne
 800a7e4:	2300      	movne	r3, #0
 800a7e6:	eba6 0807 	sub.w	r8, r6, r7
 800a7ea:	608b      	str	r3, [r1, #8]
 800a7ec:	f1b8 0f00 	cmp.w	r8, #0
 800a7f0:	dde9      	ble.n	800a7c6 <__sflush_r+0xae>
 800a7f2:	6a21      	ldr	r1, [r4, #32]
 800a7f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a7f6:	4643      	mov	r3, r8
 800a7f8:	463a      	mov	r2, r7
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	47b0      	blx	r6
 800a7fe:	2800      	cmp	r0, #0
 800a800:	dc08      	bgt.n	800a814 <__sflush_r+0xfc>
 800a802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a80a:	81a3      	strh	r3, [r4, #12]
 800a80c:	f04f 30ff 	mov.w	r0, #4294967295
 800a810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a814:	4407      	add	r7, r0
 800a816:	eba8 0800 	sub.w	r8, r8, r0
 800a81a:	e7e7      	b.n	800a7ec <__sflush_r+0xd4>
 800a81c:	20400001 	.word	0x20400001

0800a820 <_fflush_r>:
 800a820:	b538      	push	{r3, r4, r5, lr}
 800a822:	690b      	ldr	r3, [r1, #16]
 800a824:	4605      	mov	r5, r0
 800a826:	460c      	mov	r4, r1
 800a828:	b913      	cbnz	r3, 800a830 <_fflush_r+0x10>
 800a82a:	2500      	movs	r5, #0
 800a82c:	4628      	mov	r0, r5
 800a82e:	bd38      	pop	{r3, r4, r5, pc}
 800a830:	b118      	cbz	r0, 800a83a <_fflush_r+0x1a>
 800a832:	6a03      	ldr	r3, [r0, #32]
 800a834:	b90b      	cbnz	r3, 800a83a <_fflush_r+0x1a>
 800a836:	f7fd f827 	bl	8007888 <__sinit>
 800a83a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d0f3      	beq.n	800a82a <_fflush_r+0xa>
 800a842:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a844:	07d0      	lsls	r0, r2, #31
 800a846:	d404      	bmi.n	800a852 <_fflush_r+0x32>
 800a848:	0599      	lsls	r1, r3, #22
 800a84a:	d402      	bmi.n	800a852 <_fflush_r+0x32>
 800a84c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a84e:	f7fd fa38 	bl	8007cc2 <__retarget_lock_acquire_recursive>
 800a852:	4628      	mov	r0, r5
 800a854:	4621      	mov	r1, r4
 800a856:	f7ff ff5f 	bl	800a718 <__sflush_r>
 800a85a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a85c:	07da      	lsls	r2, r3, #31
 800a85e:	4605      	mov	r5, r0
 800a860:	d4e4      	bmi.n	800a82c <_fflush_r+0xc>
 800a862:	89a3      	ldrh	r3, [r4, #12]
 800a864:	059b      	lsls	r3, r3, #22
 800a866:	d4e1      	bmi.n	800a82c <_fflush_r+0xc>
 800a868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a86a:	f7fd fa2b 	bl	8007cc4 <__retarget_lock_release_recursive>
 800a86e:	e7dd      	b.n	800a82c <_fflush_r+0xc>

0800a870 <__swhatbuf_r>:
 800a870:	b570      	push	{r4, r5, r6, lr}
 800a872:	460c      	mov	r4, r1
 800a874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a878:	2900      	cmp	r1, #0
 800a87a:	b096      	sub	sp, #88	@ 0x58
 800a87c:	4615      	mov	r5, r2
 800a87e:	461e      	mov	r6, r3
 800a880:	da0d      	bge.n	800a89e <__swhatbuf_r+0x2e>
 800a882:	89a3      	ldrh	r3, [r4, #12]
 800a884:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a888:	f04f 0100 	mov.w	r1, #0
 800a88c:	bf14      	ite	ne
 800a88e:	2340      	movne	r3, #64	@ 0x40
 800a890:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a894:	2000      	movs	r0, #0
 800a896:	6031      	str	r1, [r6, #0]
 800a898:	602b      	str	r3, [r5, #0]
 800a89a:	b016      	add	sp, #88	@ 0x58
 800a89c:	bd70      	pop	{r4, r5, r6, pc}
 800a89e:	466a      	mov	r2, sp
 800a8a0:	f000 f874 	bl	800a98c <_fstat_r>
 800a8a4:	2800      	cmp	r0, #0
 800a8a6:	dbec      	blt.n	800a882 <__swhatbuf_r+0x12>
 800a8a8:	9901      	ldr	r1, [sp, #4]
 800a8aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a8ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a8b2:	4259      	negs	r1, r3
 800a8b4:	4159      	adcs	r1, r3
 800a8b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8ba:	e7eb      	b.n	800a894 <__swhatbuf_r+0x24>

0800a8bc <__smakebuf_r>:
 800a8bc:	898b      	ldrh	r3, [r1, #12]
 800a8be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8c0:	079d      	lsls	r5, r3, #30
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	460c      	mov	r4, r1
 800a8c6:	d507      	bpl.n	800a8d8 <__smakebuf_r+0x1c>
 800a8c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a8cc:	6023      	str	r3, [r4, #0]
 800a8ce:	6123      	str	r3, [r4, #16]
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	6163      	str	r3, [r4, #20]
 800a8d4:	b003      	add	sp, #12
 800a8d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8d8:	ab01      	add	r3, sp, #4
 800a8da:	466a      	mov	r2, sp
 800a8dc:	f7ff ffc8 	bl	800a870 <__swhatbuf_r>
 800a8e0:	9f00      	ldr	r7, [sp, #0]
 800a8e2:	4605      	mov	r5, r0
 800a8e4:	4639      	mov	r1, r7
 800a8e6:	4630      	mov	r0, r6
 800a8e8:	f7fe f8c2 	bl	8008a70 <_malloc_r>
 800a8ec:	b948      	cbnz	r0, 800a902 <__smakebuf_r+0x46>
 800a8ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8f2:	059a      	lsls	r2, r3, #22
 800a8f4:	d4ee      	bmi.n	800a8d4 <__smakebuf_r+0x18>
 800a8f6:	f023 0303 	bic.w	r3, r3, #3
 800a8fa:	f043 0302 	orr.w	r3, r3, #2
 800a8fe:	81a3      	strh	r3, [r4, #12]
 800a900:	e7e2      	b.n	800a8c8 <__smakebuf_r+0xc>
 800a902:	89a3      	ldrh	r3, [r4, #12]
 800a904:	6020      	str	r0, [r4, #0]
 800a906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a90a:	81a3      	strh	r3, [r4, #12]
 800a90c:	9b01      	ldr	r3, [sp, #4]
 800a90e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a912:	b15b      	cbz	r3, 800a92c <__smakebuf_r+0x70>
 800a914:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a918:	4630      	mov	r0, r6
 800a91a:	f000 f849 	bl	800a9b0 <_isatty_r>
 800a91e:	b128      	cbz	r0, 800a92c <__smakebuf_r+0x70>
 800a920:	89a3      	ldrh	r3, [r4, #12]
 800a922:	f023 0303 	bic.w	r3, r3, #3
 800a926:	f043 0301 	orr.w	r3, r3, #1
 800a92a:	81a3      	strh	r3, [r4, #12]
 800a92c:	89a3      	ldrh	r3, [r4, #12]
 800a92e:	431d      	orrs	r5, r3
 800a930:	81a5      	strh	r5, [r4, #12]
 800a932:	e7cf      	b.n	800a8d4 <__smakebuf_r+0x18>

0800a934 <memmove>:
 800a934:	4288      	cmp	r0, r1
 800a936:	b510      	push	{r4, lr}
 800a938:	eb01 0402 	add.w	r4, r1, r2
 800a93c:	d902      	bls.n	800a944 <memmove+0x10>
 800a93e:	4284      	cmp	r4, r0
 800a940:	4623      	mov	r3, r4
 800a942:	d807      	bhi.n	800a954 <memmove+0x20>
 800a944:	1e43      	subs	r3, r0, #1
 800a946:	42a1      	cmp	r1, r4
 800a948:	d008      	beq.n	800a95c <memmove+0x28>
 800a94a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a94e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a952:	e7f8      	b.n	800a946 <memmove+0x12>
 800a954:	4402      	add	r2, r0
 800a956:	4601      	mov	r1, r0
 800a958:	428a      	cmp	r2, r1
 800a95a:	d100      	bne.n	800a95e <memmove+0x2a>
 800a95c:	bd10      	pop	{r4, pc}
 800a95e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a962:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a966:	e7f7      	b.n	800a958 <memmove+0x24>

0800a968 <strncmp>:
 800a968:	b510      	push	{r4, lr}
 800a96a:	b16a      	cbz	r2, 800a988 <strncmp+0x20>
 800a96c:	3901      	subs	r1, #1
 800a96e:	1884      	adds	r4, r0, r2
 800a970:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a974:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a978:	429a      	cmp	r2, r3
 800a97a:	d103      	bne.n	800a984 <strncmp+0x1c>
 800a97c:	42a0      	cmp	r0, r4
 800a97e:	d001      	beq.n	800a984 <strncmp+0x1c>
 800a980:	2a00      	cmp	r2, #0
 800a982:	d1f5      	bne.n	800a970 <strncmp+0x8>
 800a984:	1ad0      	subs	r0, r2, r3
 800a986:	bd10      	pop	{r4, pc}
 800a988:	4610      	mov	r0, r2
 800a98a:	e7fc      	b.n	800a986 <strncmp+0x1e>

0800a98c <_fstat_r>:
 800a98c:	b538      	push	{r3, r4, r5, lr}
 800a98e:	4d07      	ldr	r5, [pc, #28]	@ (800a9ac <_fstat_r+0x20>)
 800a990:	2300      	movs	r3, #0
 800a992:	4604      	mov	r4, r0
 800a994:	4608      	mov	r0, r1
 800a996:	4611      	mov	r1, r2
 800a998:	602b      	str	r3, [r5, #0]
 800a99a:	f7f7 fdb5 	bl	8002508 <_fstat>
 800a99e:	1c43      	adds	r3, r0, #1
 800a9a0:	d102      	bne.n	800a9a8 <_fstat_r+0x1c>
 800a9a2:	682b      	ldr	r3, [r5, #0]
 800a9a4:	b103      	cbz	r3, 800a9a8 <_fstat_r+0x1c>
 800a9a6:	6023      	str	r3, [r4, #0]
 800a9a8:	bd38      	pop	{r3, r4, r5, pc}
 800a9aa:	bf00      	nop
 800a9ac:	200009a4 	.word	0x200009a4

0800a9b0 <_isatty_r>:
 800a9b0:	b538      	push	{r3, r4, r5, lr}
 800a9b2:	4d06      	ldr	r5, [pc, #24]	@ (800a9cc <_isatty_r+0x1c>)
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	4604      	mov	r4, r0
 800a9b8:	4608      	mov	r0, r1
 800a9ba:	602b      	str	r3, [r5, #0]
 800a9bc:	f7f7 fdb4 	bl	8002528 <_isatty>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	d102      	bne.n	800a9ca <_isatty_r+0x1a>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	b103      	cbz	r3, 800a9ca <_isatty_r+0x1a>
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	bd38      	pop	{r3, r4, r5, pc}
 800a9cc:	200009a4 	.word	0x200009a4

0800a9d0 <_sbrk_r>:
 800a9d0:	b538      	push	{r3, r4, r5, lr}
 800a9d2:	4d06      	ldr	r5, [pc, #24]	@ (800a9ec <_sbrk_r+0x1c>)
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	4604      	mov	r4, r0
 800a9d8:	4608      	mov	r0, r1
 800a9da:	602b      	str	r3, [r5, #0]
 800a9dc:	f7f7 fdbc 	bl	8002558 <_sbrk>
 800a9e0:	1c43      	adds	r3, r0, #1
 800a9e2:	d102      	bne.n	800a9ea <_sbrk_r+0x1a>
 800a9e4:	682b      	ldr	r3, [r5, #0]
 800a9e6:	b103      	cbz	r3, 800a9ea <_sbrk_r+0x1a>
 800a9e8:	6023      	str	r3, [r4, #0]
 800a9ea:	bd38      	pop	{r3, r4, r5, pc}
 800a9ec:	200009a4 	.word	0x200009a4

0800a9f0 <memcpy>:
 800a9f0:	440a      	add	r2, r1
 800a9f2:	4291      	cmp	r1, r2
 800a9f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a9f8:	d100      	bne.n	800a9fc <memcpy+0xc>
 800a9fa:	4770      	bx	lr
 800a9fc:	b510      	push	{r4, lr}
 800a9fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa02:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa06:	4291      	cmp	r1, r2
 800aa08:	d1f9      	bne.n	800a9fe <memcpy+0xe>
 800aa0a:	bd10      	pop	{r4, pc}
 800aa0c:	0000      	movs	r0, r0
	...

0800aa10 <nan>:
 800aa10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800aa18 <nan+0x8>
 800aa14:	4770      	bx	lr
 800aa16:	bf00      	nop
 800aa18:	00000000 	.word	0x00000000
 800aa1c:	7ff80000 	.word	0x7ff80000

0800aa20 <__assert_func>:
 800aa20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa22:	4614      	mov	r4, r2
 800aa24:	461a      	mov	r2, r3
 800aa26:	4b09      	ldr	r3, [pc, #36]	@ (800aa4c <__assert_func+0x2c>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4605      	mov	r5, r0
 800aa2c:	68d8      	ldr	r0, [r3, #12]
 800aa2e:	b14c      	cbz	r4, 800aa44 <__assert_func+0x24>
 800aa30:	4b07      	ldr	r3, [pc, #28]	@ (800aa50 <__assert_func+0x30>)
 800aa32:	9100      	str	r1, [sp, #0]
 800aa34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa38:	4906      	ldr	r1, [pc, #24]	@ (800aa54 <__assert_func+0x34>)
 800aa3a:	462b      	mov	r3, r5
 800aa3c:	f000 fba8 	bl	800b190 <fiprintf>
 800aa40:	f000 fbb8 	bl	800b1b4 <abort>
 800aa44:	4b04      	ldr	r3, [pc, #16]	@ (800aa58 <__assert_func+0x38>)
 800aa46:	461c      	mov	r4, r3
 800aa48:	e7f3      	b.n	800aa32 <__assert_func+0x12>
 800aa4a:	bf00      	nop
 800aa4c:	2000002c 	.word	0x2000002c
 800aa50:	0800b5ae 	.word	0x0800b5ae
 800aa54:	0800b5bb 	.word	0x0800b5bb
 800aa58:	0800b5e9 	.word	0x0800b5e9

0800aa5c <_calloc_r>:
 800aa5c:	b570      	push	{r4, r5, r6, lr}
 800aa5e:	fba1 5402 	umull	r5, r4, r1, r2
 800aa62:	b934      	cbnz	r4, 800aa72 <_calloc_r+0x16>
 800aa64:	4629      	mov	r1, r5
 800aa66:	f7fe f803 	bl	8008a70 <_malloc_r>
 800aa6a:	4606      	mov	r6, r0
 800aa6c:	b928      	cbnz	r0, 800aa7a <_calloc_r+0x1e>
 800aa6e:	4630      	mov	r0, r6
 800aa70:	bd70      	pop	{r4, r5, r6, pc}
 800aa72:	220c      	movs	r2, #12
 800aa74:	6002      	str	r2, [r0, #0]
 800aa76:	2600      	movs	r6, #0
 800aa78:	e7f9      	b.n	800aa6e <_calloc_r+0x12>
 800aa7a:	462a      	mov	r2, r5
 800aa7c:	4621      	mov	r1, r4
 800aa7e:	f7fd f8a3 	bl	8007bc8 <memset>
 800aa82:	e7f4      	b.n	800aa6e <_calloc_r+0x12>

0800aa84 <rshift>:
 800aa84:	6903      	ldr	r3, [r0, #16]
 800aa86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800aa8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800aa92:	f100 0414 	add.w	r4, r0, #20
 800aa96:	dd45      	ble.n	800ab24 <rshift+0xa0>
 800aa98:	f011 011f 	ands.w	r1, r1, #31
 800aa9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aaa0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aaa4:	d10c      	bne.n	800aac0 <rshift+0x3c>
 800aaa6:	f100 0710 	add.w	r7, r0, #16
 800aaaa:	4629      	mov	r1, r5
 800aaac:	42b1      	cmp	r1, r6
 800aaae:	d334      	bcc.n	800ab1a <rshift+0x96>
 800aab0:	1a9b      	subs	r3, r3, r2
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	1eea      	subs	r2, r5, #3
 800aab6:	4296      	cmp	r6, r2
 800aab8:	bf38      	it	cc
 800aaba:	2300      	movcc	r3, #0
 800aabc:	4423      	add	r3, r4
 800aabe:	e015      	b.n	800aaec <rshift+0x68>
 800aac0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aac4:	f1c1 0820 	rsb	r8, r1, #32
 800aac8:	40cf      	lsrs	r7, r1
 800aaca:	f105 0e04 	add.w	lr, r5, #4
 800aace:	46a1      	mov	r9, r4
 800aad0:	4576      	cmp	r6, lr
 800aad2:	46f4      	mov	ip, lr
 800aad4:	d815      	bhi.n	800ab02 <rshift+0x7e>
 800aad6:	1a9a      	subs	r2, r3, r2
 800aad8:	0092      	lsls	r2, r2, #2
 800aada:	3a04      	subs	r2, #4
 800aadc:	3501      	adds	r5, #1
 800aade:	42ae      	cmp	r6, r5
 800aae0:	bf38      	it	cc
 800aae2:	2200      	movcc	r2, #0
 800aae4:	18a3      	adds	r3, r4, r2
 800aae6:	50a7      	str	r7, [r4, r2]
 800aae8:	b107      	cbz	r7, 800aaec <rshift+0x68>
 800aaea:	3304      	adds	r3, #4
 800aaec:	1b1a      	subs	r2, r3, r4
 800aaee:	42a3      	cmp	r3, r4
 800aaf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aaf4:	bf08      	it	eq
 800aaf6:	2300      	moveq	r3, #0
 800aaf8:	6102      	str	r2, [r0, #16]
 800aafa:	bf08      	it	eq
 800aafc:	6143      	streq	r3, [r0, #20]
 800aafe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab02:	f8dc c000 	ldr.w	ip, [ip]
 800ab06:	fa0c fc08 	lsl.w	ip, ip, r8
 800ab0a:	ea4c 0707 	orr.w	r7, ip, r7
 800ab0e:	f849 7b04 	str.w	r7, [r9], #4
 800ab12:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab16:	40cf      	lsrs	r7, r1
 800ab18:	e7da      	b.n	800aad0 <rshift+0x4c>
 800ab1a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ab1e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ab22:	e7c3      	b.n	800aaac <rshift+0x28>
 800ab24:	4623      	mov	r3, r4
 800ab26:	e7e1      	b.n	800aaec <rshift+0x68>

0800ab28 <__hexdig_fun>:
 800ab28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ab2c:	2b09      	cmp	r3, #9
 800ab2e:	d802      	bhi.n	800ab36 <__hexdig_fun+0xe>
 800ab30:	3820      	subs	r0, #32
 800ab32:	b2c0      	uxtb	r0, r0
 800ab34:	4770      	bx	lr
 800ab36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ab3a:	2b05      	cmp	r3, #5
 800ab3c:	d801      	bhi.n	800ab42 <__hexdig_fun+0x1a>
 800ab3e:	3847      	subs	r0, #71	@ 0x47
 800ab40:	e7f7      	b.n	800ab32 <__hexdig_fun+0xa>
 800ab42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ab46:	2b05      	cmp	r3, #5
 800ab48:	d801      	bhi.n	800ab4e <__hexdig_fun+0x26>
 800ab4a:	3827      	subs	r0, #39	@ 0x27
 800ab4c:	e7f1      	b.n	800ab32 <__hexdig_fun+0xa>
 800ab4e:	2000      	movs	r0, #0
 800ab50:	4770      	bx	lr
	...

0800ab54 <__gethex>:
 800ab54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab58:	b085      	sub	sp, #20
 800ab5a:	468a      	mov	sl, r1
 800ab5c:	9302      	str	r3, [sp, #8]
 800ab5e:	680b      	ldr	r3, [r1, #0]
 800ab60:	9001      	str	r0, [sp, #4]
 800ab62:	4690      	mov	r8, r2
 800ab64:	1c9c      	adds	r4, r3, #2
 800ab66:	46a1      	mov	r9, r4
 800ab68:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ab6c:	2830      	cmp	r0, #48	@ 0x30
 800ab6e:	d0fa      	beq.n	800ab66 <__gethex+0x12>
 800ab70:	eba9 0303 	sub.w	r3, r9, r3
 800ab74:	f1a3 0b02 	sub.w	fp, r3, #2
 800ab78:	f7ff ffd6 	bl	800ab28 <__hexdig_fun>
 800ab7c:	4605      	mov	r5, r0
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	d168      	bne.n	800ac54 <__gethex+0x100>
 800ab82:	49a0      	ldr	r1, [pc, #640]	@ (800ae04 <__gethex+0x2b0>)
 800ab84:	2201      	movs	r2, #1
 800ab86:	4648      	mov	r0, r9
 800ab88:	f7ff feee 	bl	800a968 <strncmp>
 800ab8c:	4607      	mov	r7, r0
 800ab8e:	2800      	cmp	r0, #0
 800ab90:	d167      	bne.n	800ac62 <__gethex+0x10e>
 800ab92:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ab96:	4626      	mov	r6, r4
 800ab98:	f7ff ffc6 	bl	800ab28 <__hexdig_fun>
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	d062      	beq.n	800ac66 <__gethex+0x112>
 800aba0:	4623      	mov	r3, r4
 800aba2:	7818      	ldrb	r0, [r3, #0]
 800aba4:	2830      	cmp	r0, #48	@ 0x30
 800aba6:	4699      	mov	r9, r3
 800aba8:	f103 0301 	add.w	r3, r3, #1
 800abac:	d0f9      	beq.n	800aba2 <__gethex+0x4e>
 800abae:	f7ff ffbb 	bl	800ab28 <__hexdig_fun>
 800abb2:	fab0 f580 	clz	r5, r0
 800abb6:	096d      	lsrs	r5, r5, #5
 800abb8:	f04f 0b01 	mov.w	fp, #1
 800abbc:	464a      	mov	r2, r9
 800abbe:	4616      	mov	r6, r2
 800abc0:	3201      	adds	r2, #1
 800abc2:	7830      	ldrb	r0, [r6, #0]
 800abc4:	f7ff ffb0 	bl	800ab28 <__hexdig_fun>
 800abc8:	2800      	cmp	r0, #0
 800abca:	d1f8      	bne.n	800abbe <__gethex+0x6a>
 800abcc:	498d      	ldr	r1, [pc, #564]	@ (800ae04 <__gethex+0x2b0>)
 800abce:	2201      	movs	r2, #1
 800abd0:	4630      	mov	r0, r6
 800abd2:	f7ff fec9 	bl	800a968 <strncmp>
 800abd6:	2800      	cmp	r0, #0
 800abd8:	d13f      	bne.n	800ac5a <__gethex+0x106>
 800abda:	b944      	cbnz	r4, 800abee <__gethex+0x9a>
 800abdc:	1c74      	adds	r4, r6, #1
 800abde:	4622      	mov	r2, r4
 800abe0:	4616      	mov	r6, r2
 800abe2:	3201      	adds	r2, #1
 800abe4:	7830      	ldrb	r0, [r6, #0]
 800abe6:	f7ff ff9f 	bl	800ab28 <__hexdig_fun>
 800abea:	2800      	cmp	r0, #0
 800abec:	d1f8      	bne.n	800abe0 <__gethex+0x8c>
 800abee:	1ba4      	subs	r4, r4, r6
 800abf0:	00a7      	lsls	r7, r4, #2
 800abf2:	7833      	ldrb	r3, [r6, #0]
 800abf4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800abf8:	2b50      	cmp	r3, #80	@ 0x50
 800abfa:	d13e      	bne.n	800ac7a <__gethex+0x126>
 800abfc:	7873      	ldrb	r3, [r6, #1]
 800abfe:	2b2b      	cmp	r3, #43	@ 0x2b
 800ac00:	d033      	beq.n	800ac6a <__gethex+0x116>
 800ac02:	2b2d      	cmp	r3, #45	@ 0x2d
 800ac04:	d034      	beq.n	800ac70 <__gethex+0x11c>
 800ac06:	1c71      	adds	r1, r6, #1
 800ac08:	2400      	movs	r4, #0
 800ac0a:	7808      	ldrb	r0, [r1, #0]
 800ac0c:	f7ff ff8c 	bl	800ab28 <__hexdig_fun>
 800ac10:	1e43      	subs	r3, r0, #1
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	2b18      	cmp	r3, #24
 800ac16:	d830      	bhi.n	800ac7a <__gethex+0x126>
 800ac18:	f1a0 0210 	sub.w	r2, r0, #16
 800ac1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ac20:	f7ff ff82 	bl	800ab28 <__hexdig_fun>
 800ac24:	f100 3cff 	add.w	ip, r0, #4294967295
 800ac28:	fa5f fc8c 	uxtb.w	ip, ip
 800ac2c:	f1bc 0f18 	cmp.w	ip, #24
 800ac30:	f04f 030a 	mov.w	r3, #10
 800ac34:	d91e      	bls.n	800ac74 <__gethex+0x120>
 800ac36:	b104      	cbz	r4, 800ac3a <__gethex+0xe6>
 800ac38:	4252      	negs	r2, r2
 800ac3a:	4417      	add	r7, r2
 800ac3c:	f8ca 1000 	str.w	r1, [sl]
 800ac40:	b1ed      	cbz	r5, 800ac7e <__gethex+0x12a>
 800ac42:	f1bb 0f00 	cmp.w	fp, #0
 800ac46:	bf0c      	ite	eq
 800ac48:	2506      	moveq	r5, #6
 800ac4a:	2500      	movne	r5, #0
 800ac4c:	4628      	mov	r0, r5
 800ac4e:	b005      	add	sp, #20
 800ac50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac54:	2500      	movs	r5, #0
 800ac56:	462c      	mov	r4, r5
 800ac58:	e7b0      	b.n	800abbc <__gethex+0x68>
 800ac5a:	2c00      	cmp	r4, #0
 800ac5c:	d1c7      	bne.n	800abee <__gethex+0x9a>
 800ac5e:	4627      	mov	r7, r4
 800ac60:	e7c7      	b.n	800abf2 <__gethex+0x9e>
 800ac62:	464e      	mov	r6, r9
 800ac64:	462f      	mov	r7, r5
 800ac66:	2501      	movs	r5, #1
 800ac68:	e7c3      	b.n	800abf2 <__gethex+0x9e>
 800ac6a:	2400      	movs	r4, #0
 800ac6c:	1cb1      	adds	r1, r6, #2
 800ac6e:	e7cc      	b.n	800ac0a <__gethex+0xb6>
 800ac70:	2401      	movs	r4, #1
 800ac72:	e7fb      	b.n	800ac6c <__gethex+0x118>
 800ac74:	fb03 0002 	mla	r0, r3, r2, r0
 800ac78:	e7ce      	b.n	800ac18 <__gethex+0xc4>
 800ac7a:	4631      	mov	r1, r6
 800ac7c:	e7de      	b.n	800ac3c <__gethex+0xe8>
 800ac7e:	eba6 0309 	sub.w	r3, r6, r9
 800ac82:	3b01      	subs	r3, #1
 800ac84:	4629      	mov	r1, r5
 800ac86:	2b07      	cmp	r3, #7
 800ac88:	dc0a      	bgt.n	800aca0 <__gethex+0x14c>
 800ac8a:	9801      	ldr	r0, [sp, #4]
 800ac8c:	f7fd ff7c 	bl	8008b88 <_Balloc>
 800ac90:	4604      	mov	r4, r0
 800ac92:	b940      	cbnz	r0, 800aca6 <__gethex+0x152>
 800ac94:	4b5c      	ldr	r3, [pc, #368]	@ (800ae08 <__gethex+0x2b4>)
 800ac96:	4602      	mov	r2, r0
 800ac98:	21e4      	movs	r1, #228	@ 0xe4
 800ac9a:	485c      	ldr	r0, [pc, #368]	@ (800ae0c <__gethex+0x2b8>)
 800ac9c:	f7ff fec0 	bl	800aa20 <__assert_func>
 800aca0:	3101      	adds	r1, #1
 800aca2:	105b      	asrs	r3, r3, #1
 800aca4:	e7ef      	b.n	800ac86 <__gethex+0x132>
 800aca6:	f100 0a14 	add.w	sl, r0, #20
 800acaa:	2300      	movs	r3, #0
 800acac:	4655      	mov	r5, sl
 800acae:	469b      	mov	fp, r3
 800acb0:	45b1      	cmp	r9, r6
 800acb2:	d337      	bcc.n	800ad24 <__gethex+0x1d0>
 800acb4:	f845 bb04 	str.w	fp, [r5], #4
 800acb8:	eba5 050a 	sub.w	r5, r5, sl
 800acbc:	10ad      	asrs	r5, r5, #2
 800acbe:	6125      	str	r5, [r4, #16]
 800acc0:	4658      	mov	r0, fp
 800acc2:	f7fe f853 	bl	8008d6c <__hi0bits>
 800acc6:	016d      	lsls	r5, r5, #5
 800acc8:	f8d8 6000 	ldr.w	r6, [r8]
 800accc:	1a2d      	subs	r5, r5, r0
 800acce:	42b5      	cmp	r5, r6
 800acd0:	dd54      	ble.n	800ad7c <__gethex+0x228>
 800acd2:	1bad      	subs	r5, r5, r6
 800acd4:	4629      	mov	r1, r5
 800acd6:	4620      	mov	r0, r4
 800acd8:	f7fe fbdf 	bl	800949a <__any_on>
 800acdc:	4681      	mov	r9, r0
 800acde:	b178      	cbz	r0, 800ad00 <__gethex+0x1ac>
 800ace0:	1e6b      	subs	r3, r5, #1
 800ace2:	1159      	asrs	r1, r3, #5
 800ace4:	f003 021f 	and.w	r2, r3, #31
 800ace8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800acec:	f04f 0901 	mov.w	r9, #1
 800acf0:	fa09 f202 	lsl.w	r2, r9, r2
 800acf4:	420a      	tst	r2, r1
 800acf6:	d003      	beq.n	800ad00 <__gethex+0x1ac>
 800acf8:	454b      	cmp	r3, r9
 800acfa:	dc36      	bgt.n	800ad6a <__gethex+0x216>
 800acfc:	f04f 0902 	mov.w	r9, #2
 800ad00:	4629      	mov	r1, r5
 800ad02:	4620      	mov	r0, r4
 800ad04:	f7ff febe 	bl	800aa84 <rshift>
 800ad08:	442f      	add	r7, r5
 800ad0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad0e:	42bb      	cmp	r3, r7
 800ad10:	da42      	bge.n	800ad98 <__gethex+0x244>
 800ad12:	9801      	ldr	r0, [sp, #4]
 800ad14:	4621      	mov	r1, r4
 800ad16:	f7fd ff77 	bl	8008c08 <_Bfree>
 800ad1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	6013      	str	r3, [r2, #0]
 800ad20:	25a3      	movs	r5, #163	@ 0xa3
 800ad22:	e793      	b.n	800ac4c <__gethex+0xf8>
 800ad24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ad28:	2a2e      	cmp	r2, #46	@ 0x2e
 800ad2a:	d012      	beq.n	800ad52 <__gethex+0x1fe>
 800ad2c:	2b20      	cmp	r3, #32
 800ad2e:	d104      	bne.n	800ad3a <__gethex+0x1e6>
 800ad30:	f845 bb04 	str.w	fp, [r5], #4
 800ad34:	f04f 0b00 	mov.w	fp, #0
 800ad38:	465b      	mov	r3, fp
 800ad3a:	7830      	ldrb	r0, [r6, #0]
 800ad3c:	9303      	str	r3, [sp, #12]
 800ad3e:	f7ff fef3 	bl	800ab28 <__hexdig_fun>
 800ad42:	9b03      	ldr	r3, [sp, #12]
 800ad44:	f000 000f 	and.w	r0, r0, #15
 800ad48:	4098      	lsls	r0, r3
 800ad4a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ad4e:	3304      	adds	r3, #4
 800ad50:	e7ae      	b.n	800acb0 <__gethex+0x15c>
 800ad52:	45b1      	cmp	r9, r6
 800ad54:	d8ea      	bhi.n	800ad2c <__gethex+0x1d8>
 800ad56:	492b      	ldr	r1, [pc, #172]	@ (800ae04 <__gethex+0x2b0>)
 800ad58:	9303      	str	r3, [sp, #12]
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	4630      	mov	r0, r6
 800ad5e:	f7ff fe03 	bl	800a968 <strncmp>
 800ad62:	9b03      	ldr	r3, [sp, #12]
 800ad64:	2800      	cmp	r0, #0
 800ad66:	d1e1      	bne.n	800ad2c <__gethex+0x1d8>
 800ad68:	e7a2      	b.n	800acb0 <__gethex+0x15c>
 800ad6a:	1ea9      	subs	r1, r5, #2
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	f7fe fb94 	bl	800949a <__any_on>
 800ad72:	2800      	cmp	r0, #0
 800ad74:	d0c2      	beq.n	800acfc <__gethex+0x1a8>
 800ad76:	f04f 0903 	mov.w	r9, #3
 800ad7a:	e7c1      	b.n	800ad00 <__gethex+0x1ac>
 800ad7c:	da09      	bge.n	800ad92 <__gethex+0x23e>
 800ad7e:	1b75      	subs	r5, r6, r5
 800ad80:	4621      	mov	r1, r4
 800ad82:	9801      	ldr	r0, [sp, #4]
 800ad84:	462a      	mov	r2, r5
 800ad86:	f7fe f94f 	bl	8009028 <__lshift>
 800ad8a:	1b7f      	subs	r7, r7, r5
 800ad8c:	4604      	mov	r4, r0
 800ad8e:	f100 0a14 	add.w	sl, r0, #20
 800ad92:	f04f 0900 	mov.w	r9, #0
 800ad96:	e7b8      	b.n	800ad0a <__gethex+0x1b6>
 800ad98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ad9c:	42bd      	cmp	r5, r7
 800ad9e:	dd6f      	ble.n	800ae80 <__gethex+0x32c>
 800ada0:	1bed      	subs	r5, r5, r7
 800ada2:	42ae      	cmp	r6, r5
 800ada4:	dc34      	bgt.n	800ae10 <__gethex+0x2bc>
 800ada6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800adaa:	2b02      	cmp	r3, #2
 800adac:	d022      	beq.n	800adf4 <__gethex+0x2a0>
 800adae:	2b03      	cmp	r3, #3
 800adb0:	d024      	beq.n	800adfc <__gethex+0x2a8>
 800adb2:	2b01      	cmp	r3, #1
 800adb4:	d115      	bne.n	800ade2 <__gethex+0x28e>
 800adb6:	42ae      	cmp	r6, r5
 800adb8:	d113      	bne.n	800ade2 <__gethex+0x28e>
 800adba:	2e01      	cmp	r6, #1
 800adbc:	d10b      	bne.n	800add6 <__gethex+0x282>
 800adbe:	9a02      	ldr	r2, [sp, #8]
 800adc0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800adc4:	6013      	str	r3, [r2, #0]
 800adc6:	2301      	movs	r3, #1
 800adc8:	6123      	str	r3, [r4, #16]
 800adca:	f8ca 3000 	str.w	r3, [sl]
 800adce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800add0:	2562      	movs	r5, #98	@ 0x62
 800add2:	601c      	str	r4, [r3, #0]
 800add4:	e73a      	b.n	800ac4c <__gethex+0xf8>
 800add6:	1e71      	subs	r1, r6, #1
 800add8:	4620      	mov	r0, r4
 800adda:	f7fe fb5e 	bl	800949a <__any_on>
 800adde:	2800      	cmp	r0, #0
 800ade0:	d1ed      	bne.n	800adbe <__gethex+0x26a>
 800ade2:	9801      	ldr	r0, [sp, #4]
 800ade4:	4621      	mov	r1, r4
 800ade6:	f7fd ff0f 	bl	8008c08 <_Bfree>
 800adea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800adec:	2300      	movs	r3, #0
 800adee:	6013      	str	r3, [r2, #0]
 800adf0:	2550      	movs	r5, #80	@ 0x50
 800adf2:	e72b      	b.n	800ac4c <__gethex+0xf8>
 800adf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d1f3      	bne.n	800ade2 <__gethex+0x28e>
 800adfa:	e7e0      	b.n	800adbe <__gethex+0x26a>
 800adfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1dd      	bne.n	800adbe <__gethex+0x26a>
 800ae02:	e7ee      	b.n	800ade2 <__gethex+0x28e>
 800ae04:	0800b593 	.word	0x0800b593
 800ae08:	0800b529 	.word	0x0800b529
 800ae0c:	0800b5ea 	.word	0x0800b5ea
 800ae10:	1e6f      	subs	r7, r5, #1
 800ae12:	f1b9 0f00 	cmp.w	r9, #0
 800ae16:	d130      	bne.n	800ae7a <__gethex+0x326>
 800ae18:	b127      	cbz	r7, 800ae24 <__gethex+0x2d0>
 800ae1a:	4639      	mov	r1, r7
 800ae1c:	4620      	mov	r0, r4
 800ae1e:	f7fe fb3c 	bl	800949a <__any_on>
 800ae22:	4681      	mov	r9, r0
 800ae24:	117a      	asrs	r2, r7, #5
 800ae26:	2301      	movs	r3, #1
 800ae28:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ae2c:	f007 071f 	and.w	r7, r7, #31
 800ae30:	40bb      	lsls	r3, r7
 800ae32:	4213      	tst	r3, r2
 800ae34:	4629      	mov	r1, r5
 800ae36:	4620      	mov	r0, r4
 800ae38:	bf18      	it	ne
 800ae3a:	f049 0902 	orrne.w	r9, r9, #2
 800ae3e:	f7ff fe21 	bl	800aa84 <rshift>
 800ae42:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ae46:	1b76      	subs	r6, r6, r5
 800ae48:	2502      	movs	r5, #2
 800ae4a:	f1b9 0f00 	cmp.w	r9, #0
 800ae4e:	d047      	beq.n	800aee0 <__gethex+0x38c>
 800ae50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae54:	2b02      	cmp	r3, #2
 800ae56:	d015      	beq.n	800ae84 <__gethex+0x330>
 800ae58:	2b03      	cmp	r3, #3
 800ae5a:	d017      	beq.n	800ae8c <__gethex+0x338>
 800ae5c:	2b01      	cmp	r3, #1
 800ae5e:	d109      	bne.n	800ae74 <__gethex+0x320>
 800ae60:	f019 0f02 	tst.w	r9, #2
 800ae64:	d006      	beq.n	800ae74 <__gethex+0x320>
 800ae66:	f8da 3000 	ldr.w	r3, [sl]
 800ae6a:	ea49 0903 	orr.w	r9, r9, r3
 800ae6e:	f019 0f01 	tst.w	r9, #1
 800ae72:	d10e      	bne.n	800ae92 <__gethex+0x33e>
 800ae74:	f045 0510 	orr.w	r5, r5, #16
 800ae78:	e032      	b.n	800aee0 <__gethex+0x38c>
 800ae7a:	f04f 0901 	mov.w	r9, #1
 800ae7e:	e7d1      	b.n	800ae24 <__gethex+0x2d0>
 800ae80:	2501      	movs	r5, #1
 800ae82:	e7e2      	b.n	800ae4a <__gethex+0x2f6>
 800ae84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae86:	f1c3 0301 	rsb	r3, r3, #1
 800ae8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d0f0      	beq.n	800ae74 <__gethex+0x320>
 800ae92:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae96:	f104 0314 	add.w	r3, r4, #20
 800ae9a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ae9e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aea2:	f04f 0c00 	mov.w	ip, #0
 800aea6:	4618      	mov	r0, r3
 800aea8:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aeb0:	d01b      	beq.n	800aeea <__gethex+0x396>
 800aeb2:	3201      	adds	r2, #1
 800aeb4:	6002      	str	r2, [r0, #0]
 800aeb6:	2d02      	cmp	r5, #2
 800aeb8:	f104 0314 	add.w	r3, r4, #20
 800aebc:	d13c      	bne.n	800af38 <__gethex+0x3e4>
 800aebe:	f8d8 2000 	ldr.w	r2, [r8]
 800aec2:	3a01      	subs	r2, #1
 800aec4:	42b2      	cmp	r2, r6
 800aec6:	d109      	bne.n	800aedc <__gethex+0x388>
 800aec8:	1171      	asrs	r1, r6, #5
 800aeca:	2201      	movs	r2, #1
 800aecc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aed0:	f006 061f 	and.w	r6, r6, #31
 800aed4:	fa02 f606 	lsl.w	r6, r2, r6
 800aed8:	421e      	tst	r6, r3
 800aeda:	d13a      	bne.n	800af52 <__gethex+0x3fe>
 800aedc:	f045 0520 	orr.w	r5, r5, #32
 800aee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aee2:	601c      	str	r4, [r3, #0]
 800aee4:	9b02      	ldr	r3, [sp, #8]
 800aee6:	601f      	str	r7, [r3, #0]
 800aee8:	e6b0      	b.n	800ac4c <__gethex+0xf8>
 800aeea:	4299      	cmp	r1, r3
 800aeec:	f843 cc04 	str.w	ip, [r3, #-4]
 800aef0:	d8d9      	bhi.n	800aea6 <__gethex+0x352>
 800aef2:	68a3      	ldr	r3, [r4, #8]
 800aef4:	459b      	cmp	fp, r3
 800aef6:	db17      	blt.n	800af28 <__gethex+0x3d4>
 800aef8:	6861      	ldr	r1, [r4, #4]
 800aefa:	9801      	ldr	r0, [sp, #4]
 800aefc:	3101      	adds	r1, #1
 800aefe:	f7fd fe43 	bl	8008b88 <_Balloc>
 800af02:	4681      	mov	r9, r0
 800af04:	b918      	cbnz	r0, 800af0e <__gethex+0x3ba>
 800af06:	4b1a      	ldr	r3, [pc, #104]	@ (800af70 <__gethex+0x41c>)
 800af08:	4602      	mov	r2, r0
 800af0a:	2184      	movs	r1, #132	@ 0x84
 800af0c:	e6c5      	b.n	800ac9a <__gethex+0x146>
 800af0e:	6922      	ldr	r2, [r4, #16]
 800af10:	3202      	adds	r2, #2
 800af12:	f104 010c 	add.w	r1, r4, #12
 800af16:	0092      	lsls	r2, r2, #2
 800af18:	300c      	adds	r0, #12
 800af1a:	f7ff fd69 	bl	800a9f0 <memcpy>
 800af1e:	4621      	mov	r1, r4
 800af20:	9801      	ldr	r0, [sp, #4]
 800af22:	f7fd fe71 	bl	8008c08 <_Bfree>
 800af26:	464c      	mov	r4, r9
 800af28:	6923      	ldr	r3, [r4, #16]
 800af2a:	1c5a      	adds	r2, r3, #1
 800af2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af30:	6122      	str	r2, [r4, #16]
 800af32:	2201      	movs	r2, #1
 800af34:	615a      	str	r2, [r3, #20]
 800af36:	e7be      	b.n	800aeb6 <__gethex+0x362>
 800af38:	6922      	ldr	r2, [r4, #16]
 800af3a:	455a      	cmp	r2, fp
 800af3c:	dd0b      	ble.n	800af56 <__gethex+0x402>
 800af3e:	2101      	movs	r1, #1
 800af40:	4620      	mov	r0, r4
 800af42:	f7ff fd9f 	bl	800aa84 <rshift>
 800af46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af4a:	3701      	adds	r7, #1
 800af4c:	42bb      	cmp	r3, r7
 800af4e:	f6ff aee0 	blt.w	800ad12 <__gethex+0x1be>
 800af52:	2501      	movs	r5, #1
 800af54:	e7c2      	b.n	800aedc <__gethex+0x388>
 800af56:	f016 061f 	ands.w	r6, r6, #31
 800af5a:	d0fa      	beq.n	800af52 <__gethex+0x3fe>
 800af5c:	4453      	add	r3, sl
 800af5e:	f1c6 0620 	rsb	r6, r6, #32
 800af62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800af66:	f7fd ff01 	bl	8008d6c <__hi0bits>
 800af6a:	42b0      	cmp	r0, r6
 800af6c:	dbe7      	blt.n	800af3e <__gethex+0x3ea>
 800af6e:	e7f0      	b.n	800af52 <__gethex+0x3fe>
 800af70:	0800b529 	.word	0x0800b529

0800af74 <L_shift>:
 800af74:	f1c2 0208 	rsb	r2, r2, #8
 800af78:	0092      	lsls	r2, r2, #2
 800af7a:	b570      	push	{r4, r5, r6, lr}
 800af7c:	f1c2 0620 	rsb	r6, r2, #32
 800af80:	6843      	ldr	r3, [r0, #4]
 800af82:	6804      	ldr	r4, [r0, #0]
 800af84:	fa03 f506 	lsl.w	r5, r3, r6
 800af88:	432c      	orrs	r4, r5
 800af8a:	40d3      	lsrs	r3, r2
 800af8c:	6004      	str	r4, [r0, #0]
 800af8e:	f840 3f04 	str.w	r3, [r0, #4]!
 800af92:	4288      	cmp	r0, r1
 800af94:	d3f4      	bcc.n	800af80 <L_shift+0xc>
 800af96:	bd70      	pop	{r4, r5, r6, pc}

0800af98 <__match>:
 800af98:	b530      	push	{r4, r5, lr}
 800af9a:	6803      	ldr	r3, [r0, #0]
 800af9c:	3301      	adds	r3, #1
 800af9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afa2:	b914      	cbnz	r4, 800afaa <__match+0x12>
 800afa4:	6003      	str	r3, [r0, #0]
 800afa6:	2001      	movs	r0, #1
 800afa8:	bd30      	pop	{r4, r5, pc}
 800afaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800afb2:	2d19      	cmp	r5, #25
 800afb4:	bf98      	it	ls
 800afb6:	3220      	addls	r2, #32
 800afb8:	42a2      	cmp	r2, r4
 800afba:	d0f0      	beq.n	800af9e <__match+0x6>
 800afbc:	2000      	movs	r0, #0
 800afbe:	e7f3      	b.n	800afa8 <__match+0x10>

0800afc0 <__hexnan>:
 800afc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc4:	680b      	ldr	r3, [r1, #0]
 800afc6:	6801      	ldr	r1, [r0, #0]
 800afc8:	115e      	asrs	r6, r3, #5
 800afca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800afce:	f013 031f 	ands.w	r3, r3, #31
 800afd2:	b087      	sub	sp, #28
 800afd4:	bf18      	it	ne
 800afd6:	3604      	addne	r6, #4
 800afd8:	2500      	movs	r5, #0
 800afda:	1f37      	subs	r7, r6, #4
 800afdc:	4682      	mov	sl, r0
 800afde:	4690      	mov	r8, r2
 800afe0:	9301      	str	r3, [sp, #4]
 800afe2:	f846 5c04 	str.w	r5, [r6, #-4]
 800afe6:	46b9      	mov	r9, r7
 800afe8:	463c      	mov	r4, r7
 800afea:	9502      	str	r5, [sp, #8]
 800afec:	46ab      	mov	fp, r5
 800afee:	784a      	ldrb	r2, [r1, #1]
 800aff0:	1c4b      	adds	r3, r1, #1
 800aff2:	9303      	str	r3, [sp, #12]
 800aff4:	b342      	cbz	r2, 800b048 <__hexnan+0x88>
 800aff6:	4610      	mov	r0, r2
 800aff8:	9105      	str	r1, [sp, #20]
 800affa:	9204      	str	r2, [sp, #16]
 800affc:	f7ff fd94 	bl	800ab28 <__hexdig_fun>
 800b000:	2800      	cmp	r0, #0
 800b002:	d151      	bne.n	800b0a8 <__hexnan+0xe8>
 800b004:	9a04      	ldr	r2, [sp, #16]
 800b006:	9905      	ldr	r1, [sp, #20]
 800b008:	2a20      	cmp	r2, #32
 800b00a:	d818      	bhi.n	800b03e <__hexnan+0x7e>
 800b00c:	9b02      	ldr	r3, [sp, #8]
 800b00e:	459b      	cmp	fp, r3
 800b010:	dd13      	ble.n	800b03a <__hexnan+0x7a>
 800b012:	454c      	cmp	r4, r9
 800b014:	d206      	bcs.n	800b024 <__hexnan+0x64>
 800b016:	2d07      	cmp	r5, #7
 800b018:	dc04      	bgt.n	800b024 <__hexnan+0x64>
 800b01a:	462a      	mov	r2, r5
 800b01c:	4649      	mov	r1, r9
 800b01e:	4620      	mov	r0, r4
 800b020:	f7ff ffa8 	bl	800af74 <L_shift>
 800b024:	4544      	cmp	r4, r8
 800b026:	d952      	bls.n	800b0ce <__hexnan+0x10e>
 800b028:	2300      	movs	r3, #0
 800b02a:	f1a4 0904 	sub.w	r9, r4, #4
 800b02e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b032:	f8cd b008 	str.w	fp, [sp, #8]
 800b036:	464c      	mov	r4, r9
 800b038:	461d      	mov	r5, r3
 800b03a:	9903      	ldr	r1, [sp, #12]
 800b03c:	e7d7      	b.n	800afee <__hexnan+0x2e>
 800b03e:	2a29      	cmp	r2, #41	@ 0x29
 800b040:	d157      	bne.n	800b0f2 <__hexnan+0x132>
 800b042:	3102      	adds	r1, #2
 800b044:	f8ca 1000 	str.w	r1, [sl]
 800b048:	f1bb 0f00 	cmp.w	fp, #0
 800b04c:	d051      	beq.n	800b0f2 <__hexnan+0x132>
 800b04e:	454c      	cmp	r4, r9
 800b050:	d206      	bcs.n	800b060 <__hexnan+0xa0>
 800b052:	2d07      	cmp	r5, #7
 800b054:	dc04      	bgt.n	800b060 <__hexnan+0xa0>
 800b056:	462a      	mov	r2, r5
 800b058:	4649      	mov	r1, r9
 800b05a:	4620      	mov	r0, r4
 800b05c:	f7ff ff8a 	bl	800af74 <L_shift>
 800b060:	4544      	cmp	r4, r8
 800b062:	d936      	bls.n	800b0d2 <__hexnan+0x112>
 800b064:	f1a8 0204 	sub.w	r2, r8, #4
 800b068:	4623      	mov	r3, r4
 800b06a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b06e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b072:	429f      	cmp	r7, r3
 800b074:	d2f9      	bcs.n	800b06a <__hexnan+0xaa>
 800b076:	1b3b      	subs	r3, r7, r4
 800b078:	f023 0303 	bic.w	r3, r3, #3
 800b07c:	3304      	adds	r3, #4
 800b07e:	3401      	adds	r4, #1
 800b080:	3e03      	subs	r6, #3
 800b082:	42b4      	cmp	r4, r6
 800b084:	bf88      	it	hi
 800b086:	2304      	movhi	r3, #4
 800b088:	4443      	add	r3, r8
 800b08a:	2200      	movs	r2, #0
 800b08c:	f843 2b04 	str.w	r2, [r3], #4
 800b090:	429f      	cmp	r7, r3
 800b092:	d2fb      	bcs.n	800b08c <__hexnan+0xcc>
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	b91b      	cbnz	r3, 800b0a0 <__hexnan+0xe0>
 800b098:	4547      	cmp	r7, r8
 800b09a:	d128      	bne.n	800b0ee <__hexnan+0x12e>
 800b09c:	2301      	movs	r3, #1
 800b09e:	603b      	str	r3, [r7, #0]
 800b0a0:	2005      	movs	r0, #5
 800b0a2:	b007      	add	sp, #28
 800b0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a8:	3501      	adds	r5, #1
 800b0aa:	2d08      	cmp	r5, #8
 800b0ac:	f10b 0b01 	add.w	fp, fp, #1
 800b0b0:	dd06      	ble.n	800b0c0 <__hexnan+0x100>
 800b0b2:	4544      	cmp	r4, r8
 800b0b4:	d9c1      	bls.n	800b03a <__hexnan+0x7a>
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0bc:	2501      	movs	r5, #1
 800b0be:	3c04      	subs	r4, #4
 800b0c0:	6822      	ldr	r2, [r4, #0]
 800b0c2:	f000 000f 	and.w	r0, r0, #15
 800b0c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b0ca:	6020      	str	r0, [r4, #0]
 800b0cc:	e7b5      	b.n	800b03a <__hexnan+0x7a>
 800b0ce:	2508      	movs	r5, #8
 800b0d0:	e7b3      	b.n	800b03a <__hexnan+0x7a>
 800b0d2:	9b01      	ldr	r3, [sp, #4]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d0dd      	beq.n	800b094 <__hexnan+0xd4>
 800b0d8:	f1c3 0320 	rsb	r3, r3, #32
 800b0dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b0e0:	40da      	lsrs	r2, r3
 800b0e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b0e6:	4013      	ands	r3, r2
 800b0e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800b0ec:	e7d2      	b.n	800b094 <__hexnan+0xd4>
 800b0ee:	3f04      	subs	r7, #4
 800b0f0:	e7d0      	b.n	800b094 <__hexnan+0xd4>
 800b0f2:	2004      	movs	r0, #4
 800b0f4:	e7d5      	b.n	800b0a2 <__hexnan+0xe2>

0800b0f6 <__ascii_mbtowc>:
 800b0f6:	b082      	sub	sp, #8
 800b0f8:	b901      	cbnz	r1, 800b0fc <__ascii_mbtowc+0x6>
 800b0fa:	a901      	add	r1, sp, #4
 800b0fc:	b142      	cbz	r2, 800b110 <__ascii_mbtowc+0x1a>
 800b0fe:	b14b      	cbz	r3, 800b114 <__ascii_mbtowc+0x1e>
 800b100:	7813      	ldrb	r3, [r2, #0]
 800b102:	600b      	str	r3, [r1, #0]
 800b104:	7812      	ldrb	r2, [r2, #0]
 800b106:	1e10      	subs	r0, r2, #0
 800b108:	bf18      	it	ne
 800b10a:	2001      	movne	r0, #1
 800b10c:	b002      	add	sp, #8
 800b10e:	4770      	bx	lr
 800b110:	4610      	mov	r0, r2
 800b112:	e7fb      	b.n	800b10c <__ascii_mbtowc+0x16>
 800b114:	f06f 0001 	mvn.w	r0, #1
 800b118:	e7f8      	b.n	800b10c <__ascii_mbtowc+0x16>

0800b11a <_realloc_r>:
 800b11a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b11e:	4607      	mov	r7, r0
 800b120:	4614      	mov	r4, r2
 800b122:	460d      	mov	r5, r1
 800b124:	b921      	cbnz	r1, 800b130 <_realloc_r+0x16>
 800b126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b12a:	4611      	mov	r1, r2
 800b12c:	f7fd bca0 	b.w	8008a70 <_malloc_r>
 800b130:	b92a      	cbnz	r2, 800b13e <_realloc_r+0x24>
 800b132:	f7fd fc29 	bl	8008988 <_free_r>
 800b136:	4625      	mov	r5, r4
 800b138:	4628      	mov	r0, r5
 800b13a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b13e:	f000 f840 	bl	800b1c2 <_malloc_usable_size_r>
 800b142:	4284      	cmp	r4, r0
 800b144:	4606      	mov	r6, r0
 800b146:	d802      	bhi.n	800b14e <_realloc_r+0x34>
 800b148:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b14c:	d8f4      	bhi.n	800b138 <_realloc_r+0x1e>
 800b14e:	4621      	mov	r1, r4
 800b150:	4638      	mov	r0, r7
 800b152:	f7fd fc8d 	bl	8008a70 <_malloc_r>
 800b156:	4680      	mov	r8, r0
 800b158:	b908      	cbnz	r0, 800b15e <_realloc_r+0x44>
 800b15a:	4645      	mov	r5, r8
 800b15c:	e7ec      	b.n	800b138 <_realloc_r+0x1e>
 800b15e:	42b4      	cmp	r4, r6
 800b160:	4622      	mov	r2, r4
 800b162:	4629      	mov	r1, r5
 800b164:	bf28      	it	cs
 800b166:	4632      	movcs	r2, r6
 800b168:	f7ff fc42 	bl	800a9f0 <memcpy>
 800b16c:	4629      	mov	r1, r5
 800b16e:	4638      	mov	r0, r7
 800b170:	f7fd fc0a 	bl	8008988 <_free_r>
 800b174:	e7f1      	b.n	800b15a <_realloc_r+0x40>

0800b176 <__ascii_wctomb>:
 800b176:	4603      	mov	r3, r0
 800b178:	4608      	mov	r0, r1
 800b17a:	b141      	cbz	r1, 800b18e <__ascii_wctomb+0x18>
 800b17c:	2aff      	cmp	r2, #255	@ 0xff
 800b17e:	d904      	bls.n	800b18a <__ascii_wctomb+0x14>
 800b180:	228a      	movs	r2, #138	@ 0x8a
 800b182:	601a      	str	r2, [r3, #0]
 800b184:	f04f 30ff 	mov.w	r0, #4294967295
 800b188:	4770      	bx	lr
 800b18a:	700a      	strb	r2, [r1, #0]
 800b18c:	2001      	movs	r0, #1
 800b18e:	4770      	bx	lr

0800b190 <fiprintf>:
 800b190:	b40e      	push	{r1, r2, r3}
 800b192:	b503      	push	{r0, r1, lr}
 800b194:	4601      	mov	r1, r0
 800b196:	ab03      	add	r3, sp, #12
 800b198:	4805      	ldr	r0, [pc, #20]	@ (800b1b0 <fiprintf+0x20>)
 800b19a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b19e:	6800      	ldr	r0, [r0, #0]
 800b1a0:	9301      	str	r3, [sp, #4]
 800b1a2:	f7ff f9a1 	bl	800a4e8 <_vfiprintf_r>
 800b1a6:	b002      	add	sp, #8
 800b1a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1ac:	b003      	add	sp, #12
 800b1ae:	4770      	bx	lr
 800b1b0:	2000002c 	.word	0x2000002c

0800b1b4 <abort>:
 800b1b4:	b508      	push	{r3, lr}
 800b1b6:	2006      	movs	r0, #6
 800b1b8:	f000 f834 	bl	800b224 <raise>
 800b1bc:	2001      	movs	r0, #1
 800b1be:	f7f7 f953 	bl	8002468 <_exit>

0800b1c2 <_malloc_usable_size_r>:
 800b1c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1c6:	1f18      	subs	r0, r3, #4
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	bfbc      	itt	lt
 800b1cc:	580b      	ldrlt	r3, [r1, r0]
 800b1ce:	18c0      	addlt	r0, r0, r3
 800b1d0:	4770      	bx	lr

0800b1d2 <_raise_r>:
 800b1d2:	291f      	cmp	r1, #31
 800b1d4:	b538      	push	{r3, r4, r5, lr}
 800b1d6:	4605      	mov	r5, r0
 800b1d8:	460c      	mov	r4, r1
 800b1da:	d904      	bls.n	800b1e6 <_raise_r+0x14>
 800b1dc:	2316      	movs	r3, #22
 800b1de:	6003      	str	r3, [r0, #0]
 800b1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1e4:	bd38      	pop	{r3, r4, r5, pc}
 800b1e6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b1e8:	b112      	cbz	r2, 800b1f0 <_raise_r+0x1e>
 800b1ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1ee:	b94b      	cbnz	r3, 800b204 <_raise_r+0x32>
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	f000 f831 	bl	800b258 <_getpid_r>
 800b1f6:	4622      	mov	r2, r4
 800b1f8:	4601      	mov	r1, r0
 800b1fa:	4628      	mov	r0, r5
 800b1fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b200:	f000 b818 	b.w	800b234 <_kill_r>
 800b204:	2b01      	cmp	r3, #1
 800b206:	d00a      	beq.n	800b21e <_raise_r+0x4c>
 800b208:	1c59      	adds	r1, r3, #1
 800b20a:	d103      	bne.n	800b214 <_raise_r+0x42>
 800b20c:	2316      	movs	r3, #22
 800b20e:	6003      	str	r3, [r0, #0]
 800b210:	2001      	movs	r0, #1
 800b212:	e7e7      	b.n	800b1e4 <_raise_r+0x12>
 800b214:	2100      	movs	r1, #0
 800b216:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b21a:	4620      	mov	r0, r4
 800b21c:	4798      	blx	r3
 800b21e:	2000      	movs	r0, #0
 800b220:	e7e0      	b.n	800b1e4 <_raise_r+0x12>
	...

0800b224 <raise>:
 800b224:	4b02      	ldr	r3, [pc, #8]	@ (800b230 <raise+0xc>)
 800b226:	4601      	mov	r1, r0
 800b228:	6818      	ldr	r0, [r3, #0]
 800b22a:	f7ff bfd2 	b.w	800b1d2 <_raise_r>
 800b22e:	bf00      	nop
 800b230:	2000002c 	.word	0x2000002c

0800b234 <_kill_r>:
 800b234:	b538      	push	{r3, r4, r5, lr}
 800b236:	4d07      	ldr	r5, [pc, #28]	@ (800b254 <_kill_r+0x20>)
 800b238:	2300      	movs	r3, #0
 800b23a:	4604      	mov	r4, r0
 800b23c:	4608      	mov	r0, r1
 800b23e:	4611      	mov	r1, r2
 800b240:	602b      	str	r3, [r5, #0]
 800b242:	f7f7 f901 	bl	8002448 <_kill>
 800b246:	1c43      	adds	r3, r0, #1
 800b248:	d102      	bne.n	800b250 <_kill_r+0x1c>
 800b24a:	682b      	ldr	r3, [r5, #0]
 800b24c:	b103      	cbz	r3, 800b250 <_kill_r+0x1c>
 800b24e:	6023      	str	r3, [r4, #0]
 800b250:	bd38      	pop	{r3, r4, r5, pc}
 800b252:	bf00      	nop
 800b254:	200009a4 	.word	0x200009a4

0800b258 <_getpid_r>:
 800b258:	f7f7 b8ee 	b.w	8002438 <_getpid>

0800b25c <_init>:
 800b25c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b25e:	bf00      	nop
 800b260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b262:	bc08      	pop	{r3}
 800b264:	469e      	mov	lr, r3
 800b266:	4770      	bx	lr

0800b268 <_fini>:
 800b268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b26a:	bf00      	nop
 800b26c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b26e:	bc08      	pop	{r3}
 800b270:	469e      	mov	lr, r3
 800b272:	4770      	bx	lr
