// Seed: 268102667
`include ""
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
    , id_5,
    input id_3,
    output logic id_4
);
  assign {1, id_2, id_0(id_2)} = 1;
  assign id_1 = 1;
  type_11 id_6 (
      .id_0((SystemTFIdentifier(id_0))),
      .id_1(1),
      .id_2(1),
      .id_3(id_4 * 1),
      .id_4(1 << id_4),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_5),
      .id_8(1 - ~(1))
  );
  type_12 id_7 (
      .id_0(id_6),
      .id_1(1),
      .id_2(1)
  );
endmodule
