#include "qcc74x_sf_ctrl.h"
#include "qcc74x_sf_cfg.h"
#include "qcc74x_sflash.h"
#include "qcc74x_xip_sflash.h"
#include "qcc74x_flash_secreg.h"
#include "qcc74x_flash_secreg_port.h"

/** @addtogroup general_flash_secreg_port General
-----------------------------------------------------------------------------
* @{
----------------------------------------------------------------------------*/
static int ATTR_TCM_SECTION sflash_general_read(const spi_flash_cfg_type *flash_cfg, uint32_t address, void *data, uint32_t len)
{
#ifdef romapi_sflash_general_read
    return romapi_sflash_general_read(flash_cfg, address, data, len);
#else
    uint8_t *const flash_ctrl_buf = (uint8_t *)QCC74x_SF_CTRL_BUF_BASE;
    struct __ALIGNED(4) sf_ctrl_cmd_cfg_type flash_cmd;
    uint32_t timeout;
    uint32_t curlen;
    uint8_t is_32bits_addr = 0;

    arch_memset4((void *)&flash_cmd, 0, sizeof(flash_cmd) / 4);

    flash_cmd.rw_flag = SF_CTRL_READ;
    flash_cmd.addr_size = 3;
    flash_cmd.dummy_clks = 1;
    is_32bits_addr = (flash_cfg->io_mode & 0x20);
    if (is_32bits_addr > 0) {
#ifdef QCC74x_SF_CTRL_32BITS_ADDR_ENABLE
        qcc74x_sflash_set_32bits_addr_mode((spi_flash_cfg_type *)&flash_cfg, 1);
        flash_cmd.addr_size++;
#else
        LHAL_PARAM_ASSERT(0);
        is_32bits_addr = 0;
#endif
    }

    while (len) {
        if (is_32bits_addr > 0) {
            flash_cmd.cmd_buf[0] = (0x48 << 24) | (address >> 8);
            flash_cmd.cmd_buf[1] = (address << 24);
        } else {
            flash_cmd.cmd_buf[0] = (0x48 << 24) | address;
        }

        if (len >= NOR_FLASH_CTRL_BUF_SIZE) {
            curlen = NOR_FLASH_CTRL_BUF_SIZE;
            flash_cmd.nb_data = NOR_FLASH_CTRL_BUF_SIZE;
        } else {
            curlen = len;
            flash_cmd.nb_data = (len + 3) & ~3;
        }

        qcc74x_sf_ctrl_sendcmd(&flash_cmd);

        timeout = SF_CTRL_BUSY_STATE_TIMEOUT;

        while (qcc74x_sf_ctrl_get_busy_state()) {
            timeout--;

            if (!timeout) {
                return -1;
            }
        }

        arch_memcpy_fast(data, flash_ctrl_buf, curlen);

        len -= curlen;
        data = (uint8_t *)data + curlen;
        address += curlen;
    };

    return 0;
#endif
}

static int ATTR_TCM_SECTION sflash_general_write(const spi_flash_cfg_type *flash_cfg, uint32_t address, const void *data, uint32_t len)
{
#ifdef romapi_sflash_general_write
    return romapi_sflash_general_write(flash_cfg, address, data, len);
#else
    uint8_t *const flash_ctrl_buf = (uint8_t *)QCC74x_SF_CTRL_BUF_BASE;
    struct __ALIGNED(4) sf_ctrl_cmd_cfg_type flash_cmd;
    uint32_t timeout;
    uint32_t curlen;
    uint8_t is_32bits_addr = 0;
    int ret;

    arch_memset4((void *)&flash_cmd, 0, sizeof(flash_cmd) / 4);

    flash_cmd.rw_flag = SF_CTRL_WRITE;
    flash_cmd.addr_size = 3;
    is_32bits_addr = (flash_cfg->io_mode & 0x20);
    if (is_32bits_addr > 0) {
#ifdef QCC74x_SF_CTRL_32BITS_ADDR_ENABLE
        qcc74x_sflash_set_32bits_addr_mode((spi_flash_cfg_type *)&flash_cfg, 1);
        flash_cmd.addr_size++;
#else
        LHAL_PARAM_ASSERT(0);
        is_32bits_addr = 0;
#endif
    }

    while (len) {
        if ((ret = qcc74x_sflash_write_enable((void *)flash_cfg)) != 0) {
            return ret;
        }

        curlen = 256 - address % 256;

        if (curlen > len) {
            curlen = len;
        }

        arch_memcpy_fast(flash_ctrl_buf, data, curlen);

        if (is_32bits_addr > 0) {
            flash_cmd.cmd_buf[0] = (0x42 << 24) | (address >> 8);
            flash_cmd.cmd_buf[1] = (address << 24);
        } else {
            flash_cmd.cmd_buf[0] = (0x42 << 24) | address;
        }
        flash_cmd.nb_data = curlen;

        qcc74x_sf_ctrl_sendcmd(&flash_cmd);

        len -= curlen;
        data = (uint8_t *)data + curlen;
        address += curlen;

        timeout = 0;
        while (qcc74x_sflash_busy((void *)flash_cfg)) {
            arch_delay_us(100);
            timeout++;

            if (timeout > flash_cfg->time_page_pgm * 20) {
                return -1;
            }
        }
    }

    return 0;
#endif
}

static int ATTR_TCM_SECTION sflash_general_erase(const spi_flash_cfg_type *flash_cfg, uint32_t address)
{
#ifdef romapi_sflash_general_erase
    return romapi_sflash_general_erase(flash_cfg, address);
#else
    struct __ALIGNED(4) sf_ctrl_cmd_cfg_type flash_cmd;
    uint32_t timeout;
    uint8_t is_32bits_addr = 0;
    int ret;

    if ((ret = qcc74x_sflash_write_enable((void *)flash_cfg)) != 0) {
        return ret;
    }

    arch_memset4((void *)&flash_cmd, 0, sizeof(flash_cmd) / 4);

    flash_cmd.rw_flag = SF_CTRL_READ;
    flash_cmd.addr_size = 3;
    is_32bits_addr = (flash_cfg->io_mode & 0x20);

    if (is_32bits_addr > 0) {
#ifdef QCC74x_SF_CTRL_32BITS_ADDR_ENABLE
        qcc74x_sflash_set_32bits_addr_mode((spi_flash_cfg_type *)&flash_cfg, 1);
        flash_cmd.addr_size++;
        flash_cmd.cmd_buf[0] = (0x44 << 24) | (address >> 8);
        flash_cmd.cmd_buf[1] = (address << 24);
#else
        LHAL_PARAM_ASSERT(0);
        is_32bits_addr = 0;
#endif

    } else {
        flash_cmd.cmd_buf[0] = (0x44 << 24) | address;
    }

    qcc74x_sf_ctrl_sendcmd(&flash_cmd);

    timeout = 0;
    while (qcc74x_sflash_busy((void *)flash_cfg)) {
        arch_delay_us(500);
        timeout++;

        if (timeout > flash_cfg->time_e_sector * 3) {
            return -1;
        }
    }

    return 0;
#endif
}

static int ATTR_TCM_SECTION sflash_general_get_lock(const qcc74x_flash_secreg_param_t *param, uint8_t *lb)
{
#ifdef romapi_sflash_general_get_lock
    return romapi_sflash_general_get_lock(param, lb);
#else
    int ret;
    uint32_t reg_value = 0;
    uint8_t lb_mask = 0;
    uint8_t i = 0;

    if (param->lb_read_loop > 3 || param->lb_read_loop < 1) {
        return -1;
    }

    for (i = 0; i < param->lb_read_loop; i++) {
        if ((ret = qcc74x_sflash_read_reg_with_cmd(NULL, param->lb_read_cmd[i],
                                                 ((uint8_t *)&reg_value) + i, param->lb_read_len)) != 0) {
            return ret;
        }
    }

    lb_mask = ~(0xff << param->region_count);

    if (param->lb_read_len * param->lb_read_loop == 1) {
        *lb = (reg_value >> (param->lb_offset % 8)) & lb_mask;
    } else {
        *lb = (reg_value >> param->lb_offset) & lb_mask;
    }

    return 0;
#endif
}

static int ATTR_TCM_SECTION sflash_general_set_lock(const spi_flash_cfg_type *flash_cfg,
                                                    const qcc74x_flash_secreg_param_t *param, uint8_t lb)
{
#ifdef romapi_sflash_general_set_lock
    return romapi_sflash_general_set_lock(flash_cfg, address, data, len);
#else
    int ret;
    uint8_t lb_cur = 0;
    uint8_t lb_diff = 0;
    uint32_t reg = 0;
    uint8_t i = 0;
    uint8_t write_pos = 0;

    if ((ret = sflash_general_get_lock(param, &lb_cur)) != 0) {
        return ret;
    }

    lb_diff = lb_cur ^ lb;

    /*!< if no bit to set */
    if (!(lb_diff & ~lb_cur)) {
        return 0;
    }

    for (i = 0; i < param->lb_read_loop; i++) {
        if ((ret = (qcc74x_sflash_read_reg_with_cmd((void *)flash_cfg, param->lb_read_cmd[i],
                                                  ((uint8_t *)&reg) + i,
                                                  param->lb_read_len))) != 0) {
            return ret;
        }
    }

    if (param->lb_write_len == 1) {
        reg |= lb << (param->lb_offset % 8);
    } else {
        reg |= lb << param->lb_offset;
    }

    if ((ret = qcc74x_sflash_write_enable((void *)flash_cfg)) != 0) {
        return ret;
    }

    write_pos = param->lb_read_len * param->lb_read_loop - param->lb_write_len;
    if ((ret = qcc74x_sflash_write_reg_with_cmd((void *)flash_cfg,
                                              param->lb_write_cmd, ((uint8_t *)&reg) + write_pos,
                                              param->lb_write_len))) {
        return ret;
    }

    if ((ret = sflash_general_get_lock(param, &lb_cur)) != 0) {
        return ret;
    }

    lb_diff = lb_cur ^ lb;

    /*!< if no bit to set */
    if (!(lb_diff & ~lb_cur)) {
        return 0;
    }

    /*!< set lb failed */
    return -1;
#endif
}

/*---------------------------------------------------------------------------
* @}            general_flash_secreg_port Normal
----------------------------------------------------------------------------*/

const ATTR_TCM_SECTION struct flash_secreg_api flash_secreg_apis[] = {
    [QCC74x_FLASH_SECREG_API_TYPE_GENERAL] = {
        .read = sflash_general_read,
        .write = sflash_general_write,
        .erase = sflash_general_erase,
        .get_lock = sflash_general_get_lock,
        .set_lock = sflash_general_set_lock,
    },
    [QCC74x_FLASH_SECREG_API_TYPE_ISSI] = {
        .read = NULL,
        .write = NULL,
        .erase = NULL,
        .get_lock = NULL,
        .set_lock = NULL,
    },
    [QCC74x_FLASH_SECREG_API_TYPE_MXIC] = {
        .read = NULL,
        .write = NULL,
        .erase = NULL,
        .get_lock = NULL,
        .set_lock = NULL,
    },
};
