SIM = icarus
WAVES = 1
TOPLEVEL_LANG = verilog
VERILOG_SOURCES += $(PWD)/bypass_with_clk.v
TOPLEVEL = bypass_with_clk
MODULE = testbench

include $(shell cocotb-config --makefiles)/Makefile.sim