{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680057109758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680057109758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 20:31:49 2023 " "Processing started: Tue Mar 28 20:31:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680057109758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057109758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej_min_seg_ds -c ej_min_seg_ds " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej_min_seg_ds -c ej_min_seg_ds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057109758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680057110100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680057110100 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ej_min_seg_ds.sv(44) " "Verilog HDL information at ej_min_seg_ds.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680057118135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ej_min_seg_ds.sv(49) " "Verilog HDL information at ej_min_seg_ds.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680057118135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej_min_seg_ds.sv 1 1 " "Found 1 design units, including 1 entities, in source file ej_min_seg_ds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ej_min_seg_ds " "Found entity 1: ej_min_seg_ds" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680057118137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057118137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c6 ej_min_seg_ds.sv(110) " "Verilog HDL Implicit Net warning at ej_min_seg_ds.sv(110): created implicit net for \"c6\"" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680057118137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ej_min_seg_ds " "Elaborating entity \"ej_min_seg_ds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680057118207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ej_min_seg_ds.sv(108) " "Verilog HDL assignment warning at ej_min_seg_ds.sv(108): truncated value with size 4 to match size of target (3)" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680057118235 "|ej_min_seg_ds"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_ds\[0\] GND " "Pin \"cnt_ds\[0\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_ds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_ds\[1\] GND " "Pin \"cnt_ds\[1\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_ds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_ds\[2\] GND " "Pin \"cnt_ds\[2\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_ds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_ds\[3\] GND " "Pin \"cnt_ds\[3\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_ds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_s1\[0\] GND " "Pin \"cnt_s1\[0\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_s1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_s1\[1\] GND " "Pin \"cnt_s1\[1\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_s1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_s1\[2\] GND " "Pin \"cnt_s1\[2\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_s1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_s1\[3\] GND " "Pin \"cnt_s1\[3\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_s1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_s2\[0\] GND " "Pin \"cnt_s2\[0\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_s2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_s2\[1\] GND " "Pin \"cnt_s2\[1\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_s2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_s2\[2\] GND " "Pin \"cnt_s2\[2\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_s2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_m1\[0\] GND " "Pin \"cnt_m1\[0\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_m1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_m1\[1\] GND " "Pin \"cnt_m1\[1\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_m1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_m1\[2\] GND " "Pin \"cnt_m1\[2\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_m1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_m1\[3\] GND " "Pin \"cnt_m1\[3\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_m1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_m2\[0\] GND " "Pin \"cnt_m2\[0\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_m2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_m2\[1\] GND " "Pin \"cnt_m2\[1\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_m2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cnt_m2\[2\] GND " "Pin \"cnt_m2\[2\]\" is stuck at GND" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680057118917 "|ej_min_seg_ds|cnt_m2[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680057118917 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680057118974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/juanquart/ejercicio_min_seg_count/output_files/ej_min_seg_ds.map.smsg " "Generated suppressed messages file C:/juanquart/ejercicio_min_seg_count/output_files/ej_min_seg_ds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057119014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680057119166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680057119166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680057119295 "|ej_min_seg_ds|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680057119295 "|ej_min_seg_ds|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stp_r " "No output dependent on input pin \"stp_r\"" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680057119295 "|ej_min_seg_ds|stp_r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "f_c " "No output dependent on input pin \"f_c\"" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680057119295 "|ej_min_seg_ds|f_c"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680057119295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680057119297 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680057119297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680057119297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680057119310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 20:31:59 2023 " "Processing ended: Tue Mar 28 20:31:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680057119310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680057119310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680057119310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057119310 ""}
