Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : SCC_8LC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:48:30 2023
****************************************


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U1926/X (STP_INV_S_5)                0.0098592341
                                                  0.2997712493 r
  U1969/X (STP_NR2_8)                  0.0115296841
                                                  0.3113009334 f
  U1942/X (STP_ND2_S_7)                0.0102450252
                                                  0.3215459585 r
  U2342/X (STP_OAI211_4)               0.0208133161
                                                  0.3423592746 f
  U2060/X (STP_OAI21_4)                0.0168884695
                                                  0.3592477441 r
  U2827/X (STP_ND4_MM_8)               0.0275348723
                                                  0.3867826164 f
  U2841/X (STP_BUF_S_12)               0.0229662657
                                                  0.4097488821 f
  U2159/X (STP_INV_18)                 0.0105535090
                                                  0.4203023911 r
  U2824/X (STP_ND2_16)                 0.0231800973
                                                  0.4434824884 f
  U1488/X (STP_INV_4)                  0.0148147345
                                                  0.4582972229 r
  U2045/X (STP_ND2_7)                  0.0138484836
                                                  0.4721457064 f
  U1828/X (STP_INV_6)                  0.0084926188
                                                  0.4806383252 r
  U1425/X (STP_NR2_G_3P5)              0.0096777380
                                                  0.4903160632 f
  U2398/X (STP_NR2_G_4)                0.0091247857
                                                  0.4994408488 r
  U2412/X (STP_NR3_G_2)                0.0080778003
                                                  0.5075186491 f
  U2397/X (STP_MUXI2_MG_0P75)          0.0141834617
                                                  0.5217021108 r
  message[32] (out)                    0.0000000000
                                                  0.5217021108 r
  data arrival time                               0.5217021108

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5217021108
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1217021048


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[8] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U2592/X (STP_NR2_8)                  0.0207500458
                                                  0.4403075576 f
  U1858/X (STP_ND2_S_10)               0.0173905790
                                                  0.4576981366 r
  U1857/X (STP_INV_S_10)               0.0133120418
                                                  0.4710101783 f
  U1461/X (STP_INV_6)                  0.0081377029
                                                  0.4791478813 r
  U1393/X (STP_OAI21_1)                0.0153066218
                                                  0.4944545031 f
  U2137/X (STP_ND2_S_2)                0.0165440440
                                                  0.5109985471 r
  U2274/X (STP_AOI211_G_1)             0.0105611682
                                                  0.5215597153 f
  message[8] (out)                     0.0000000000
                                                  0.5215597153 f
  data arrival time                               0.5215597153

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5215597153
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1215597093


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[51]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2065/X (STP_BUF_S_12)               0.0200798213
                                                  0.4312883019 r
  U2648/X (STP_OAI21_16)               0.0160927474
                                                  0.4473810494 f
  U2234/X (STP_ND2_16)                 0.0164563954
                                                  0.4638374448 r
  U2733/X (STP_OAI21_8)                0.0240048468
                                                  0.4878422916 f
  U2883/X (STP_NR3_G_2)                0.0178471506
                                                  0.5056894422 r
  U2855/X (STP_MUXI2_MG_0P5)           0.0157004595
                                                  0.5213899016 f
  message[51] (out)                    0.0000000000
                                                  0.5213899016 f
  data arrival time                               0.5213899016

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5213899016
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1213898957


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[11]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2065/X (STP_BUF_S_12)               0.0200798213
                                                  0.4312883019 r
  U2648/X (STP_OAI21_16)               0.0160927474
                                                  0.4473810494 f
  U2234/X (STP_ND2_16)                 0.0164563954
                                                  0.4638374448 r
  U2733/X (STP_OAI21_8)                0.0240048468
                                                  0.4878422916 f
  U2896/X (STP_NR3_G_2)                0.0178471506
                                                  0.5056894422 r
  U2816/X (STP_MUXI2_MG_0P5)           0.0157004595
                                                  0.5213899016 f
  message[11] (out)                    0.0000000000
                                                  0.5213899016 f
  data arrival time                               0.5213899016

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5213899016
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1213898957


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[29]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U2056/X (STP_NR2B_4)                 0.0184665620
                                                  0.3083785772 f
  U1863/X (STP_OAI21_4)                0.0118980110
                                                  0.3202765882 r
  U1862/X (STP_INV_3P5)                0.0092326403
                                                  0.3295092285 f
  U1861/X (STP_NR4_6)                  0.0171108842
                                                  0.3466201127 r
  U2104/X (STP_AOI21_6)                0.0229730010
                                                  0.3695931137 f
  U2332/X (STP_NR3_G_8)                0.0223561525
                                                  0.3919492662 r
  U2009/X (STP_ND2_S_16)               0.0209646225
                                                  0.4129138887 f
  U1886/X (STP_INV_S_12)               0.0108332634
                                                  0.4237471521 r
  U2360/X (STP_ND2_S_10)               0.0119785666
                                                  0.4357257187 f
  U2442/X (STP_NR2_8)                  0.0140382349
                                                  0.4497639537 r
  U1998/X (STP_INV_S_12)               0.0118337572
                                                  0.4615977108 f
  U1422/X (STP_BUF_S_4)                0.0210911036
                                                  0.4826888144 f
  U2464/X (STP_OAI31_G_2)              0.0190405548
                                                  0.5017293692 r
  U2351/X (STP_OAI31_G_0P5)            0.0194545388
                                                  0.5211839080 f
  message[29] (out)                    0.0000000000
                                                  0.5211839080 f
  data arrival time                               0.5211839080

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5211839080
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1211839020


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[52]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2547/X (STP_INV_15)                 0.0191988349
                                                  0.4269764423 r
  U1856/X (STP_INV_S_10)               0.0133476555
                                                  0.4403240979 f
  U1960/X (STP_ND2_S_24)               0.0147706568
                                                  0.4550947547 r
  U2459/X (STP_INV_7P5)                0.0090499818
                                                  0.4641447365 f
  U2036/X (STP_NR2_6)                  0.0109160542
                                                  0.4750607908 r
  U2210/X (STP_NR2_G_3P5)              0.0087078214
                                                  0.4837686121 f
  U2254/X (STP_OA21B_2)                0.0237284005
                                                  0.5074970126 f
  U2589/X (STP_MUXI2_MG_0P75)          0.0136812925
                                                  0.5211783051 r
  message[52] (out)                    0.0000000000
                                                  0.5211783051 r
  data arrival time                               0.5211783051

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5211783051
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1211782992


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[13]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1746/X (STP_ND2_7)                  0.0101574957
                                                  0.2958237827 r
  U2324/X (STP_NR2_G_6)                0.0115877688
                                                  0.3074115515 f
  U2808/X (STP_NR3_G_4)                0.0167792737
                                                  0.3241908252 r
  U1517/X (STP_ND2_S_3)                0.0165569186
                                                  0.3407477438 f
  U1876/X (STP_AOI211_4)               0.0258277357
                                                  0.3665754795 r
  U2448/X (STP_ND2_S_6)                0.0179517269
                                                  0.3845272064 f
  U2479/X (STP_OR2_16)                 0.0343736708
                                                  0.4189008772 f
  U2854/X (STP_ND2_S_16)               0.0184828639
                                                  0.4373837411 r
  U2346/X (STP_NR2_S_20)               0.0183692575
                                                  0.4557529986 f
  U1465/X (STP_INV_S_12)               0.0083216131
                                                  0.4640746117 r
  U1418/X (STP_NR2_S_3)                0.0150066912
                                                  0.4790813029 f
  U2457/X (STP_AOI22_3)                0.0158866942
                                                  0.4949679971 r
  U2068/X (STP_NR3_G_2)                0.0110964775
                                                  0.5060644746 f
  U2460/X (STP_OAOI211_1)              0.0150318742
                                                  0.5210963488 r
  message[13] (out)                    0.0000000000
                                                  0.5210963488 r
  data arrival time                               0.5210963488

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5210963488
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1210963428


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[43]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2547/X (STP_INV_15)                 0.0191988349
                                                  0.4269764423 r
  U2854/X (STP_ND2_S_16)               0.0153369009
                                                  0.4423133433 f
  U1455/X (STP_BUF_5)                  0.0225330889
                                                  0.4648464322 f
  U1818/X (STP_NR2_G_4)                0.0135344863
                                                  0.4783809185 r
  U1967/X (STP_OR3B_4)                 0.0186381042
                                                  0.4970190227 r
  U2481/X (STP_ND2_G_1P5)              0.0102603137
                                                  0.5072793365 f
  U1928/X (STP_MUXI2_MG_0P75)          0.0137802362
                                                  0.5210595727 r
  message[43] (out)                    0.0000000000
                                                  0.5210595727 r
  data arrival time                               0.5210595727

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5210595727
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1210595667


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[18]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2021/X (STP_INV_S_10)               0.0242439210
                                                  0.4320215285 r
  U1491/X (STP_ND2_S_6)                0.0198467970
                                                  0.4518683255 f
  U2567/X (STP_INV_4)                  0.0141281486
                                                  0.4659964740 r
  U1798/X (STP_NR2_8)                  0.0109269917
                                                  0.4769234657 f
  U1799/X (STP_INV_4)                  0.0075815320
                                                  0.4845049977 r
  U1896/X (STP_ND2_S_5)                0.0108569562
                                                  0.4953619540 f
  U1988/X (STP_NR2_G_2)                0.0097705424
                                                  0.5051324964 r
  U1827/X (STP_OAI22_0P5)              0.0158885717
                                                  0.5210210681 f
  message[18] (out)                    0.0000000000
                                                  0.5210210681 f
  data arrival time                               0.5210210681

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5210210681
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1210210621


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[53]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1764/X (STP_INV_15)                 0.0099235177
                                                  0.2955898046 r
  U2367/X (STP_MUXI2_MG_4)             0.0266359150
                                                  0.3222257197 r
  U2473/X (STP_AOI31_4)                0.0376641750
                                                  0.3598898947 f
  U2381/X (STP_NR3_G_8)                0.0291584134
                                                  0.3890483081 r
  U2380/X (STP_ND2_S_24)               0.0252511203
                                                  0.4142994285 f
  U1495/X (STP_INV_7P5)                0.0096963942
                                                  0.4239958227 r
  U2519/X (STP_NR2_6)                  0.0140406489
                                                  0.4380364716 f
  U2605/X (STP_ND2_S_24)               0.0205425322
                                                  0.4585790038 r
  U1347/X (STP_ND2_S_3)                0.0199746490
                                                  0.4785536528 f
  U2669/X (STP_NR4_2)                  0.0261821747
                                                  0.5047358274 r
  U2446/X (STP_AOI21_1)                0.0161698461
                                                  0.5209056735 f
  message[53] (out)                    0.0000000000
                                                  0.5209056735 f
  data arrival time                               0.5209056735

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5209056735
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1209056675


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[37]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2635/X (STP_NR2_1)                  0.0248591304
                                                  0.2945976853 r
  U1979/X (STP_ND2_S_5)                0.0215195119
                                                  0.3161171973 f
  U1663/X (STP_INV_2P5)                0.0120893717
                                                  0.3282065690 r
  U1987/X (STP_AOI22_5)                0.0142569244
                                                  0.3424634933 f
  U2488/X (STP_ND4_MM_8)               0.0198456645
                                                  0.3623091578 r
  U2893/X (STP_OR3B_4)                 0.0271950662
                                                  0.3895042241 r
  U2722/X (STP_NR2_8)                  0.0135037303
                                                  0.4030079544 f
  U1498/X (STP_INV_15)                 0.0141288340
                                                  0.4171367884 r
  U2077/X (STP_INV_15)                 0.0107991695
                                                  0.4279359579 f
  U2533/X (STP_NR2_G_12)               0.0123271942
                                                  0.4402631521 r
  U2527/X (STP_ND2_16)                 0.0157171786
                                                  0.4559803307 f
  U1483/X (STP_INV_S_5)                0.0096518993
                                                  0.4656322300 r
  U1929/X (STP_ND2_S_10)               0.0091979504
                                                  0.4748301804 f
  U2857/X (STP_INV_3P5)                0.0071910322
                                                  0.4820212126 r
  U2521/X (STP_AOI21_1P5)              0.0126871765
                                                  0.4947083890 f
  U2562/X (STP_NR3_G_2)                0.0127660930
                                                  0.5074744821 r
  U2640/X (STP_OAI22_0P5)              0.0134066343
                                                  0.5208811164 f
  message[37] (out)                    0.0000000000
                                                  0.5208811164 f
  data arrival time                               0.5208811164

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5208811164
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1208811104


  Startpoint: codeword[38]
              (input port clocked by vclk)
  Endpoint: message[50]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[38] (in)                    0.0000000000
                                                  0.0000000000 r
  U2557/X (STP_EO2_6)                  0.0607064590
                                                  0.0607064590 f
  U2627/X (STP_EO3_3)                  0.0712937191
                                                  0.1320001781 f
  U2624/X (STP_EN3_3)                  0.0693153739
                                                  0.2013155520 f
  U2622/X (STP_EN2_8)                  0.0543645024
                                                  0.2556800544 r
  U2535/X (STP_INV_18)                 0.0207346678
                                                  0.2764147222 f
  U2432/X (STP_NR2_G_12)               0.0171027482
                                                  0.2935174704 r
  U1918/X (STP_INV_15)                 0.0133231580
                                                  0.3068406284 f
  U1592/X (STP_NR2_3)                  0.0129534900
                                                  0.3197941184 r
  U2175/X (STP_NR2_G_3P5)              0.0091159940
                                                  0.3289101124 f
  U2030/X (STP_ND2_G_3)                0.0080522597
                                                  0.3369623721 r
  U2164/X (STP_AOAI211_2)              0.0169522464
                                                  0.3539146185 f
  U2310/X (STP_AN3B_4)                 0.0317933261
                                                  0.3857079446 f
  U2380/X (STP_ND2_S_24)               0.0238121748
                                                  0.4095201194 r
  U1489/X (STP_ND2_5)                  0.0272656381
                                                  0.4367857575 f
  U1481/X (STP_INV_3)                  0.0181814432
                                                  0.4549672008 r
  U1867/X (STP_ND2B_3)                 0.0188362300
                                                  0.4738034308 r
  U1903/X (STP_AOI21_2)                0.0155408382
                                                  0.4893442690 f
  U1908/X (STP_OAOI211_2)              0.0159823000
                                                  0.5053265691 r
  U1878/X (STP_MUXI2_MG_0P75)          0.0155096054
                                                  0.5208361745 f
  message[50] (out)                    0.0000000000
                                                  0.5208361745 f
  data arrival time                               0.5208361745

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5208361745
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1208361685


  Startpoint: codeword[38]
              (input port clocked by vclk)
  Endpoint: message[60]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[38] (in)                    0.0000000000
                                                  0.0000000000 r
  U2557/X (STP_EO2_6)                  0.0607064590
                                                  0.0607064590 f
  U2627/X (STP_EO3_3)                  0.0712937191
                                                  0.1320001781 f
  U2624/X (STP_EN3_3)                  0.0693153739
                                                  0.2013155520 f
  U2622/X (STP_EN2_8)                  0.0543645024
                                                  0.2556800544 r
  U2535/X (STP_INV_18)                 0.0207346678
                                                  0.2764147222 f
  U2432/X (STP_NR2_G_12)               0.0171027482
                                                  0.2935174704 r
  U1918/X (STP_INV_15)                 0.0133231580
                                                  0.3068406284 f
  U1592/X (STP_NR2_3)                  0.0129534900
                                                  0.3197941184 r
  U2175/X (STP_NR2_G_3P5)              0.0091159940
                                                  0.3289101124 f
  U2030/X (STP_ND2_G_3)                0.0080522597
                                                  0.3369623721 r
  U2164/X (STP_AOAI211_2)              0.0169522464
                                                  0.3539146185 f
  U2310/X (STP_AN3B_4)                 0.0317933261
                                                  0.3857079446 f
  U2380/X (STP_ND2_S_24)               0.0238121748
                                                  0.4095201194 r
  U1495/X (STP_INV_7P5)                0.0107733309
                                                  0.4202934504 f
  U2519/X (STP_NR2_6)                  0.0176230371
                                                  0.4379164875 r
  U2605/X (STP_ND2_S_24)               0.0236279070
                                                  0.4615443945 f
  U1354/X (STP_INV_S_5)                0.0138265491
                                                  0.4753709435 r
  U1328/X (STP_AOI22_1)                0.0192995071
                                                  0.4946704507 f
  U2517/X (STP_OAOI211_1)              0.0260742307
                                                  0.5207446814 r
  message[60] (out)                    0.0000000000
                                                  0.5207446814 r
  data arrival time                               0.5207446814

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5207446814
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1207446754


  Startpoint: codeword[38]
              (input port clocked by vclk)
  Endpoint: message[20]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[38] (in)                    0.0000000000
                                                  0.0000000000 r
  U2557/X (STP_EO2_6)                  0.0607064590
                                                  0.0607064590 f
  U2627/X (STP_EO3_3)                  0.0712937191
                                                  0.1320001781 f
  U2624/X (STP_EN3_3)                  0.0693153739
                                                  0.2013155520 f
  U2622/X (STP_EN2_8)                  0.0543645024
                                                  0.2556800544 r
  U2535/X (STP_INV_18)                 0.0207346678
                                                  0.2764147222 f
  U2432/X (STP_NR2_G_12)               0.0171027482
                                                  0.2935174704 r
  U1918/X (STP_INV_15)                 0.0133231580
                                                  0.3068406284 f
  U1592/X (STP_NR2_3)                  0.0129534900
                                                  0.3197941184 r
  U2175/X (STP_NR2_G_3P5)              0.0091159940
                                                  0.3289101124 f
  U2030/X (STP_ND2_G_3)                0.0080522597
                                                  0.3369623721 r
  U2164/X (STP_AOAI211_2)              0.0169522464
                                                  0.3539146185 f
  U2310/X (STP_AN3B_4)                 0.0317933261
                                                  0.3857079446 f
  U2380/X (STP_ND2_S_24)               0.0238121748
                                                  0.4095201194 r
  U1495/X (STP_INV_7P5)                0.0107733309
                                                  0.4202934504 f
  U2519/X (STP_NR2_6)                  0.0176230371
                                                  0.4379164875 r
  U2605/X (STP_ND2_S_24)               0.0236279070
                                                  0.4615443945 f
  U1354/X (STP_INV_S_5)                0.0138265491
                                                  0.4753709435 r
  U1328/X (STP_AOI22_1)                0.0192995071
                                                  0.4946704507 f
  U2327/X (STP_OAOI211_1)              0.0260742307
                                                  0.5207446814 r
  message[20] (out)                    0.0000000000
                                                  0.5207446814 r
  data arrival time                               0.5207446814

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5207446814
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1207446754


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[23]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U2208/X (STP_ND2_S_16)               0.0166168213
                                                  0.4361743331 f
  U2207/X (STP_NR2_S_20)               0.0145709217
                                                  0.4507452548 r
  U1888/X (STP_BUF_S_20)               0.0192278028
                                                  0.4699730575 r
  U1343/X (STP_NR2_G_2)                0.0095589161
                                                  0.4795319736 f
  U2570/X (STP_NR4_2)                  0.0244819820
                                                  0.5040139556 r
  U2278/X (STP_MUXI2_MG_0P75)          0.0165819526
                                                  0.5205959082 f
  message[23] (out)                    0.0000000000
                                                  0.5205959082 f
  data arrival time                               0.5205959082

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5205959082
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1205959022


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[41]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U2208/X (STP_ND2_S_16)               0.0166168213
                                                  0.4361743331 f
  U2207/X (STP_NR2_S_20)               0.0145709217
                                                  0.4507452548 r
  U1448/X (STP_ND2_7)                  0.0188370943
                                                  0.4695823491 f
  U1333/X (STP_AOAI211_0P75)           0.0231235325
                                                  0.4927058816 r
  U1972/X (STP_OAI211_1)               0.0278846622
                                                  0.5205905437 f
  message[41] (out)                    0.0000000000
                                                  0.5205905437 f
  data arrival time                               0.5205905437

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5205905437
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1205905378


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[56]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1746/X (STP_ND2_7)                  0.0101574957
                                                  0.2958237827 r
  U2324/X (STP_NR2_G_6)                0.0115877688
                                                  0.3074115515 f
  U2808/X (STP_NR3_G_4)                0.0167792737
                                                  0.3241908252 r
  U1517/X (STP_ND2_S_3)                0.0165569186
                                                  0.3407477438 f
  U1876/X (STP_AOI211_4)               0.0258277357
                                                  0.3665754795 r
  U2448/X (STP_ND2_S_6)                0.0179517269
                                                  0.3845272064 f
  U2479/X (STP_OR2_16)                 0.0343736708
                                                  0.4189008772 f
  U1941/X (STP_BUF_S_12)               0.0210082829
                                                  0.4399091601 f
  U2275/X (STP_ND2_S_24)               0.0166312456
                                                  0.4565404058 r
  U1479/X (STP_INV_6)                  0.0133191347
                                                  0.4698595405 f
  U2375/X (STP_ND2_S_7)                0.0108553767
                                                  0.4807149172 r
  U2225/X (STP_ND2_G_4)                0.0111789703
                                                  0.4918938875 f
  U2226/X (STP_INV_2)                  0.0078578889
                                                  0.4997517765 r
  U2564/X (STP_NR3_G_2)                0.0088016093
                                                  0.5085533857 f
  U1324/X (STP_NR3_G_1)                0.0119774342
                                                  0.5205308199 r
  message[56] (out)                    0.0000000000
                                                  0.5205308199 r
  data arrival time                               0.5205308199

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5205308199
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1205308139


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[9] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2326/X (STP_INV_4)                  0.0113884211
                                                  0.2811269760 r
  U1982/X (STP_INV_4)                  0.0088181794
                                                  0.2899451554 f
  U2329/X (STP_ND2_G_3)                0.0112984478
                                                  0.3012436032 r
  U2388/X (STP_OAI22_5)                0.0183771551
                                                  0.3196207583 f
  U2683/X (STP_NR3_G_4)                0.0224811733
                                                  0.3421019316 r
  U2682/X (STP_OAI21_4)                0.0166435540
                                                  0.3587454855 f
  U2875/X (STP_AOI211_4)               0.0312629044
                                                  0.3900083899 r
  U1990/X (STP_ND2_S_16)               0.0246153474
                                                  0.4146237373 f
  U1478/X (STP_BUF_S_5)                0.0280104280
                                                  0.4426341653 f
  U2008/X (STP_OAI21_16)               0.0177062750
                                                  0.4603404403 r
  U1364/X (STP_BUF_S_3)                0.0221418738
                                                  0.4824823141 r
  U2343/X (STP_AOI22_1)                0.0199468732
                                                  0.5024291873 f
  U2334/X (STP_MUXI2_MG_0P5)           0.0180566311
                                                  0.5204858184 r
  message[9] (out)                     0.0000000000
                                                  0.5204858184 r
  data arrival time                               0.5204858184

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5204858184
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1204858124


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[46]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U1941/X (STP_BUF_S_12)               0.0202662349
                                                  0.4398237467 r
  U2275/X (STP_ND2_S_24)               0.0172139704
                                                  0.4570377171 f
  U1927/X (STP_NR2_6)                  0.0130274296
                                                  0.4700651467 r
  U1356/X (STP_NR2_1)                  0.0129488111
                                                  0.4830139577 f
  U2549/X (STP_NR4_2)                  0.0204855502
                                                  0.5034995079 r
  U2220/X (STP_MUXI2_MG_0P5)           0.0169646144
                                                  0.5204641223 f
  message[46] (out)                    0.0000000000
                                                  0.5204641223 f
  data arrival time                               0.5204641223

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5204641223
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1204641163


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[19]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2326/X (STP_INV_4)                  0.0113884211
                                                  0.2811269760 r
  U1982/X (STP_INV_4)                  0.0088181794
                                                  0.2899451554 f
  U2329/X (STP_ND2_G_3)                0.0112984478
                                                  0.3012436032 r
  U2388/X (STP_OAI22_5)                0.0183771551
                                                  0.3196207583 f
  U2683/X (STP_NR3_G_4)                0.0224811733
                                                  0.3421019316 r
  U2682/X (STP_OAI21_4)                0.0166435540
                                                  0.3587454855 f
  U2875/X (STP_AOI211_4)               0.0312629044
                                                  0.3900083899 r
  U1990/X (STP_ND2_S_16)               0.0246153474
                                                  0.4146237373 f
  U1478/X (STP_BUF_S_5)                0.0280104280
                                                  0.4426341653 f
  U2008/X (STP_OAI21_16)               0.0177062750
                                                  0.4603404403 r
  U1949/X (STP_ND2_5)                  0.0177610517
                                                  0.4781014919 f
  U1372/X (STP_ND2_G_3)                0.0110087693
                                                  0.4891102612 r
  U1873/X (STP_AOI22_1P5)              0.0137508810
                                                  0.5028611422 f
  U2406/X (STP_MUXI2_MG_0P5)           0.0175366402
                                                  0.5203977823 r
  message[19] (out)                    0.0000000000
                                                  0.5203977823 r
  data arrival time                               0.5203977823

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5203977823
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1203977764


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[36]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1746/X (STP_ND2_7)                  0.0101574957
                                                  0.2958237827 r
  U2324/X (STP_NR2_G_6)                0.0115877688
                                                  0.3074115515 f
  U2808/X (STP_NR3_G_4)                0.0167792737
                                                  0.3241908252 r
  U1517/X (STP_ND2_S_3)                0.0165569186
                                                  0.3407477438 f
  U1876/X (STP_AOI211_4)               0.0258277357
                                                  0.3665754795 r
  U2448/X (STP_ND2_S_6)                0.0179517269
                                                  0.3845272064 f
  U2479/X (STP_OR2_16)                 0.0343736708
                                                  0.4189008772 f
  U2854/X (STP_ND2_S_16)               0.0184828639
                                                  0.4373837411 r
  U2346/X (STP_NR2_S_20)               0.0183692575
                                                  0.4557529986 f
  U1846/X (STP_INV_S_14)               0.0114220977
                                                  0.4671750963 r
  U1997/X (STP_NR2_S_20)               0.0099768639
                                                  0.4771519601 f
  U2227/X (STP_NR2_1)                  0.0124229789
                                                  0.4895749390 r
  U1915/X (STP_AOI21_0P75)             0.0142227709
                                                  0.5037977099 f
  U2051/X (STP_MUXI2_MG_0P5)           0.0165548921
                                                  0.5203526020 r
  message[36] (out)                    0.0000000000
                                                  0.5203526020 r
  data arrival time                               0.5203526020

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5203526020
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1203525960


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[1] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U2208/X (STP_ND2_S_16)               0.0166168213
                                                  0.4361743331 f
  U2207/X (STP_NR2_S_20)               0.0145709217
                                                  0.4507452548 r
  U1888/X (STP_BUF_S_20)               0.0192278028
                                                  0.4699730575 r
  U1346/X (STP_ND3_1)                  0.0240601003
                                                  0.4940331578 f
  U1812/X (STP_AOI21_1)                0.0149229765
                                                  0.5089561343 r
  U2809/X (STP_OAI21_0P5)              0.0113697052
                                                  0.5203258395 f
  message[1] (out)                     0.0000000000
                                                  0.5203258395 f
  data arrival time                               0.5203258395

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5203258395
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1203258336


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[57]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2159/X (STP_INV_18)                 0.0119247139
                                                  0.4231331944 f
  U2824/X (STP_ND2_16)                 0.0139900744
                                                  0.4371232688 r
  U2008/X (STP_OAI21_16)               0.0249691308
                                                  0.4620923996 f
  U1364/X (STP_BUF_S_3)                0.0230250657
                                                  0.4851174653 f
  U1931/X (STP_AOI22_1P5)              0.0187631547
                                                  0.5038806200 r
  U1932/X (STP_MUXI2_MG_0P5)           0.0164190531
                                                  0.5202996731 f
  message[57] (out)                    0.0000000000
                                                  0.5202996731 f
  data arrival time                               0.5202996731

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5202996731
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1202996671


  Startpoint: codeword[40]
              (input port clocked by vclk)
  Endpoint: message[42]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[40] (in)                    0.0000000000
                                                  0.0000000000 r
  U2925/X (STP_EN2_8)                  0.0574781001
                                                  0.0574781001 r
  U2591/X (STP_EO3_3)                  0.0338803083
                                                  0.0913584083 f
  U2558/X (STP_EO3_3)                  0.0740834922
                                                  0.1654419005 f
  U2702/X (STP_EN3_6)                  0.0799593627
                                                  0.2454012632 r
  U2835/X (STP_BUF_S_32)               0.0281244516
                                                  0.2735257149 r
  U2599/X (STP_ND2_S_24)               0.0134974718
                                                  0.2870231867 f
  U1763/X (STP_NR2_G_4)                0.0199781060
                                                  0.3070012927 r
  U2262/X (STP_ND2_9)                  0.0188060999
                                                  0.3258073926 f
  U1582/X (STP_ND2_G_1)                0.0114879906
                                                  0.3372953832 r
  U1531/X (STP_ND2_S_1)                0.0214765370
                                                  0.3587719202 f
  U2161/X (STP_ND2_S_5)                0.0176281333
                                                  0.3764000535 r
  U2158/X (STP_NR2_G_3P5)              0.0148273110
                                                  0.3912273645 f
  U1990/X (STP_ND2_S_16)               0.0215773284
                                                  0.4128046930 r
  U2515/X (STP_INV_11)                 0.0124869049
                                                  0.4252915978 f
  U1458/X (STP_BUF_D_2)                0.0282624662
                                                  0.4535540640 f
  U1444/X (STP_OR3B_4)                 0.0281315148
                                                  0.4816855788 f
  U1394/X (STP_ND2_S_2)                0.0144678056
                                                  0.4961533844 r
  U2076/X (STP_NR2_G_2)                0.0107590258
                                                  0.5069124103 f
  U2005/X (STP_MUXI2_MG_0P75)          0.0133680105
                                                  0.5202804208 r
  message[42] (out)                    0.0000000000
                                                  0.5202804208 r
  data arrival time                               0.5202804208

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5202804208
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1202804148


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[48]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U1926/X (STP_INV_S_5)                0.0098592341
                                                  0.2997712493 r
  U1969/X (STP_NR2_8)                  0.0115296841
                                                  0.3113009334 f
  U1942/X (STP_ND2_S_7)                0.0102450252
                                                  0.3215459585 r
  U2342/X (STP_OAI211_4)               0.0208133161
                                                  0.3423592746 f
  U2060/X (STP_OAI21_4)                0.0168884695
                                                  0.3592477441 r
  U2827/X (STP_ND4_MM_8)               0.0275348723
                                                  0.3867826164 f
  U2841/X (STP_BUF_S_12)               0.0229662657
                                                  0.4097488821 f
  U2159/X (STP_INV_18)                 0.0105535090
                                                  0.4203023911 r
  U2824/X (STP_ND2_16)                 0.0231800973
                                                  0.4434824884 f
  U2091/X (STP_BUF_S_8)                0.0222742558
                                                  0.4657567441 f
  U1396/X (STP_OAI21_1P5)              0.0130427778
                                                  0.4787995219 r
  U1332/X (STP_AOI21_1)                0.0213459730
                                                  0.5001454949 f
  U1970/X (STP_AOI22_0P75)             0.0200940967
                                                  0.5202395916 r
  message[48] (out)                    0.0000000000
                                                  0.5202395916 r
  data arrival time                               0.5202395916

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5202395916
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1202395856


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[22]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U1918/X (STP_INV_15)                 0.0103062987
                                                  0.3002183139 r
  U1700/X (STP_NR2_G_6)                0.0097556114
                                                  0.3099739254 f
  U2007/X (STP_ND2_8)                  0.0096292794
                                                  0.3196032047 r
  U2044/X (STP_AOI31_8)                0.0260829329
                                                  0.3456861377 f
  U2369/X (STP_NR3_G_4)                0.0213258862
                                                  0.3670120239 r
  U1956/X (STP_ND2_S_6)                0.0121510327
                                                  0.3791630566 f
  U2597/X (STP_OR3B_8)                 0.0362185538
                                                  0.4153816104 f
  U1999/X (STP_INV_11)                 0.0176587105
                                                  0.4330403209 r
  U2010/X (STP_ND2_S_24)               0.0227750242
                                                  0.4558153450 f
  U1971/X (STP_NR2_S_3)                0.0141392052
                                                  0.4699545503 r
  U2579/X (STP_OAI21_1P5)              0.0162593126
                                                  0.4862138629 f
  U2449/X (STP_AOI211_1P5)             0.0175285935
                                                  0.5037424564 r
  U2845/X (STP_MUXI2_MG_0P5)           0.0164904594
                                                  0.5202329159 f
  message[22] (out)                    0.0000000000
                                                  0.5202329159 f
  data arrival time                               0.5202329159

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5202329159
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1202329099


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[35]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1746/X (STP_ND2_7)                  0.0101574957
                                                  0.2958237827 r
  U2324/X (STP_NR2_G_6)                0.0115877688
                                                  0.3074115515 f
  U2808/X (STP_NR3_G_4)                0.0167792737
                                                  0.3241908252 r
  U1517/X (STP_ND2_S_3)                0.0165569186
                                                  0.3407477438 f
  U1876/X (STP_AOI211_4)               0.0258277357
                                                  0.3665754795 r
  U2448/X (STP_ND2_S_6)                0.0179517269
                                                  0.3845272064 f
  U2479/X (STP_OR2_16)                 0.0343736708
                                                  0.4189008772 f
  U2854/X (STP_ND2_S_16)               0.0184828639
                                                  0.4373837411 r
  U2346/X (STP_NR2_S_20)               0.0183692575
                                                  0.4557529986 f
  U1846/X (STP_INV_S_14)               0.0114220977
                                                  0.4671750963 r
  U1997/X (STP_NR2_S_20)               0.0099768639
                                                  0.4771519601 f
  U1355/X (STP_NR2_1)                  0.0173759460
                                                  0.4945279062 r
  U2887/X (STP_NR3_G_2)                0.0113569796
                                                  0.5058848858 f
  U1877/X (STP_MUXI2_MG_0P5)           0.0142773986
                                                  0.5201622844 r
  message[35] (out)                    0.0000000000
                                                  0.5201622844 r
  data arrival time                               0.5201622844

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5201622844
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1201622784


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[0] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U2592/X (STP_NR2_8)                  0.0207500458
                                                  0.4403075576 f
  U1858/X (STP_ND2_S_10)               0.0173905790
                                                  0.4576981366 r
  U1857/X (STP_INV_S_10)               0.0133120418
                                                  0.4710101783 f
  U1959/X (STP_ND2_G_3)                0.0103994310
                                                  0.4814096093 r
  U1366/X (STP_ND2_S_3)                0.0112645030
                                                  0.4926741123 f
  U2238/X (STP_NR2_G_2)                0.0109468699
                                                  0.5036209822 r
  U2647/X (STP_AOI22_1)                0.0165402293
                                                  0.5201612115 f
  message[0] (out)                     0.0000000000
                                                  0.5201612115 f
  data arrival time                               0.5201612115

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5201612115
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1201612055


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[7] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2021/X (STP_INV_S_10)               0.0242439210
                                                  0.4320215285 r
  U2207/X (STP_NR2_S_20)               0.0222601295
                                                  0.4542816579 f
  U1864/X (STP_INV_7P5)                0.0108891129
                                                  0.4651707709 r
  U2221/X (STP_NR2_S_3)                0.0133411586
                                                  0.4785119295 f
  U1391/X (STP_NR2_G_0P8)              0.0192380548
                                                  0.4977499843 r
  U2061/X (STP_NR3_G_2)                0.0139348507
                                                  0.5116848350 f
  U2417/X (STP_ND2_G_1)                0.0084705949
                                                  0.5201554298 r
  message[7] (out)                     0.0000000000
                                                  0.5201554298 r
  data arrival time                               0.5201554298

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5201554298
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1201554239


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[24]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2021/X (STP_INV_S_10)               0.0242439210
                                                  0.4320215285 r
  U2207/X (STP_NR2_S_20)               0.0222601295
                                                  0.4542816579 f
  U1888/X (STP_BUF_S_20)               0.0202506781
                                                  0.4745323360 f
  U1415/X (STP_ND2_7)                  0.0075840950
                                                  0.4821164310 r
  U1341/X (STP_AOI22_2)                0.0188711584
                                                  0.5009875894 f
  U2206/X (STP_AOI22_1)                0.0191430449
                                                  0.5201306343 r
  message[24] (out)                    0.0000000000
                                                  0.5201306343 r
  data arrival time                               0.5201306343

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5201306343
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1201306283


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[5] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2635/X (STP_NR2_1)                  0.0248591304
                                                  0.2945976853 r
  U1979/X (STP_ND2_S_5)                0.0215195119
                                                  0.3161171973 f
  U1663/X (STP_INV_2P5)                0.0120893717
                                                  0.3282065690 r
  U1987/X (STP_AOI22_5)                0.0142569244
                                                  0.3424634933 f
  U2488/X (STP_ND4_MM_8)               0.0198456645
                                                  0.3623091578 r
  U2893/X (STP_OR3B_4)                 0.0271950662
                                                  0.3895042241 r
  U2722/X (STP_NR2_8)                  0.0135037303
                                                  0.4030079544 f
  U1498/X (STP_INV_15)                 0.0141288340
                                                  0.4171367884 r
  U2077/X (STP_INV_15)                 0.0107991695
                                                  0.4279359579 f
  U2533/X (STP_NR2_G_12)               0.0123271942
                                                  0.4402631521 r
  U2527/X (STP_ND2_16)                 0.0157171786
                                                  0.4559803307 f
  U1464/X (STP_NR2_G_3P5)              0.0132448077
                                                  0.4692251384 r
  U1410/X (STP_INV_S_1)                0.0128274858
                                                  0.4820526242 f
  U2214/X (STP_ND2_G_1P5)              0.0117878318
                                                  0.4938404560 r
  U2213/X (STP_AOI21_1P5)              0.0116407871
                                                  0.5054812431 f
  U2073/X (STP_MUXI2_MG_0P75)          0.0146297216
                                                  0.5201109648 r
  message[5] (out)                     0.0000000000
                                                  0.5201109648 r
  data arrival time                               0.5201109648

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5201109648
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1201109588


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[45]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2635/X (STP_NR2_1)                  0.0248591304
                                                  0.2945976853 r
  U1979/X (STP_ND2_S_5)                0.0215195119
                                                  0.3161171973 f
  U1663/X (STP_INV_2P5)                0.0120893717
                                                  0.3282065690 r
  U1987/X (STP_AOI22_5)                0.0142569244
                                                  0.3424634933 f
  U2488/X (STP_ND4_MM_8)               0.0198456645
                                                  0.3623091578 r
  U2893/X (STP_OR3B_4)                 0.0271950662
                                                  0.3895042241 r
  U2722/X (STP_NR2_8)                  0.0135037303
                                                  0.4030079544 f
  U1498/X (STP_INV_15)                 0.0141288340
                                                  0.4171367884 r
  U2077/X (STP_INV_15)                 0.0107991695
                                                  0.4279359579 f
  U2533/X (STP_NR2_G_12)               0.0123271942
                                                  0.4402631521 r
  U2527/X (STP_ND2_16)                 0.0157171786
                                                  0.4559803307 f
  U1464/X (STP_NR2_G_3P5)              0.0132448077
                                                  0.4692251384 r
  U1410/X (STP_INV_S_1)                0.0128274858
                                                  0.4820526242 f
  U2214/X (STP_ND2_G_1P5)              0.0117878318
                                                  0.4938404560 r
  U2212/X (STP_AOI21_1P5)              0.0116407871
                                                  0.5054812431 f
  U2074/X (STP_MUXI2_MG_0P75)          0.0146258473
                                                  0.5201070905 r
  message[45] (out)                    0.0000000000
                                                  0.5201070905 r
  data arrival time                               0.5201070905

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5201070905
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1201070845


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[59]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2065/X (STP_BUF_S_12)               0.0200798213
                                                  0.4312883019 r
  U2648/X (STP_OAI21_16)               0.0160927474
                                                  0.4473810494 f
  U2234/X (STP_ND2_16)                 0.0164563954
                                                  0.4638374448 r
  U2733/X (STP_OAI21_8)                0.0240048468
                                                  0.4878422916 f
  U2229/X (STP_NR3_G_2)                0.0178450644
                                                  0.5056873560 r
  U2141/X (STP_MUXI2_MG_0P5)           0.0143319368
                                                  0.5200192928 f
  message[59] (out)                    0.0000000000
                                                  0.5200192928 f
  data arrival time                               0.5200192928

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5200192928
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1200192869


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[55]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2326/X (STP_INV_4)                  0.0113884211
                                                  0.2811269760 r
  U1982/X (STP_INV_4)                  0.0088181794
                                                  0.2899451554 f
  U2329/X (STP_ND2_G_3)                0.0112984478
                                                  0.3012436032 r
  U2388/X (STP_OAI22_5)                0.0183771551
                                                  0.3196207583 f
  U2683/X (STP_NR3_G_4)                0.0224811733
                                                  0.3421019316 r
  U2682/X (STP_OAI21_4)                0.0166435540
                                                  0.3587454855 f
  U2875/X (STP_AOI211_4)               0.0312629044
                                                  0.3900083899 r
  U1990/X (STP_ND2_S_16)               0.0246153474
                                                  0.4146237373 f
  U1478/X (STP_BUF_S_5)                0.0280104280
                                                  0.4426341653 f
  U2008/X (STP_OAI21_16)               0.0177062750
                                                  0.4603404403 r
  U1400/X (STP_ND2_G_4)                0.0169941187
                                                  0.4773345590 f
  U2154/X (STP_ND2_G_4)                0.0101435483
                                                  0.4874781072 r
  U1933/X (STP_AOI22_1)                0.0137462318
                                                  0.5012243390 f
  U2823/X (STP_MUXI2_MG_0P5)           0.0187863111
                                                  0.5200106502 r
  message[55] (out)                    0.0000000000
                                                  0.5200106502 r
  data arrival time                               0.5200106502

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5200106502
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1200106442


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[15]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2159/X (STP_INV_18)                 0.0119247139
                                                  0.4231331944 f
  U2824/X (STP_ND2_16)                 0.0139900744
                                                  0.4371232688 r
  U2008/X (STP_OAI21_16)               0.0249691308
                                                  0.4620923996 f
  U1364/X (STP_BUF_S_3)                0.0230250657
                                                  0.4851174653 f
  U2455/X (STP_AOI211_G_2)             0.0199837387
                                                  0.5051012039 r
  U2421/X (STP_MUXI2_MG_0P5)           0.0148686171
                                                  0.5199698210 f
  message[15] (out)                    0.0000000000
                                                  0.5199698210 f
  data arrival time                               0.5199698210

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5199698210
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1199698150


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[3] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2326/X (STP_INV_4)                  0.0113884211
                                                  0.2811269760 r
  U1982/X (STP_INV_4)                  0.0088181794
                                                  0.2899451554 f
  U2329/X (STP_ND2_G_3)                0.0112984478
                                                  0.3012436032 r
  U2388/X (STP_OAI22_5)                0.0183771551
                                                  0.3196207583 f
  U2683/X (STP_NR3_G_4)                0.0224811733
                                                  0.3421019316 r
  U2682/X (STP_OAI21_4)                0.0166435540
                                                  0.3587454855 f
  U2875/X (STP_AOI211_4)               0.0312629044
                                                  0.3900083899 r
  U1990/X (STP_ND2_S_16)               0.0246153474
                                                  0.4146237373 f
  U1478/X (STP_BUF_S_5)                0.0280104280
                                                  0.4426341653 f
  U2008/X (STP_OAI21_16)               0.0177062750
                                                  0.4603404403 r
  U1949/X (STP_ND2_5)                  0.0177610517
                                                  0.4781014919 f
  U1372/X (STP_ND2_G_3)                0.0110087693
                                                  0.4891102612 r
  U2684/X (STP_OAI21_0P75)             0.0134196579
                                                  0.5025299191 f
  U2305/X (STP_MUXI2_MG_0P5)           0.0174233913
                                                  0.5199533105 r
  message[3] (out)                     0.0000000000
                                                  0.5199533105 r
  data arrival time                               0.5199533105

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5199533105
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1199533045


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[12]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2547/X (STP_INV_15)                 0.0191988349
                                                  0.4269764423 r
  U1856/X (STP_INV_S_10)               0.0133476555
                                                  0.4403240979 f
  U1960/X (STP_ND2_S_24)               0.0147706568
                                                  0.4550947547 r
  U1414/X (STP_NR2_1)                  0.0141464770
                                                  0.4692412317 f
  U1361/X (STP_NR2_1)                  0.0178057849
                                                  0.4870470166 r
  U2411/X (STP_ND3_2)                  0.0219821930
                                                  0.5090292096 f
  U2136/X (STP_ND3_0P5)                0.0109067559
                                                  0.5199359655 r
  message[12] (out)                    0.0000000000
                                                  0.5199359655 r
  data arrival time                               0.5199359655

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5199359655
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1199359596


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U1941/X (STP_BUF_S_12)               0.0202662349
                                                  0.4398237467 r
  U2275/X (STP_ND2_S_24)               0.0172139704
                                                  0.4570377171 f
  U1831/X (STP_ND2_S_6)                0.0133837759
                                                  0.4704214931 r
  U2064/X (STP_ND2_S_7)                0.0120485723
                                                  0.4824700654 f
  U2320/X (STP_OAOI211_2)              0.0198452175
                                                  0.5023152828 r
  U1323/X (STP_ND3_0P5)                0.0175448656
                                                  0.5198601484 f
  message[30] (out)                    0.0000000000
                                                  0.5198601484 f
  data arrival time                               0.5198601484

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5198601484
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1198601425


  Startpoint: codeword[40]
              (input port clocked by vclk)
  Endpoint: message[49]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[40] (in)                    0.0000000000
                                                  0.0000000000 r
  U2925/X (STP_EN2_8)                  0.0574781001
                                                  0.0574781001 r
  U2591/X (STP_EO3_3)                  0.0338803083
                                                  0.0913584083 f
  U2558/X (STP_EO3_3)                  0.0740834922
                                                  0.1654419005 f
  U2702/X (STP_EN3_6)                  0.0799593627
                                                  0.2454012632 r
  U2835/X (STP_BUF_S_32)               0.0281244516
                                                  0.2735257149 r
  U1772/X (STP_INV_6P5)                0.0125807524
                                                  0.2861064672 f
  U2246/X (STP_NR2_6)                  0.0150189102
                                                  0.3011253774 r
  U2239/X (STP_ND2_6)                  0.0150126517
                                                  0.3161380291 f
  U2366/X (STP_NR2_G_6)                0.0143580139
                                                  0.3304960430 r
  U2258/X (STP_ND2_G_4)                0.0126481652
                                                  0.3431442082 f
  U2162/X (STP_INV_2P5)                0.0096502900
                                                  0.3527944982 r
  U2271/X (STP_NR3_G_4)                0.0109198391
                                                  0.3637143373 f
  U2735/X (STP_ND3_5)                  0.0110904872
                                                  0.3748048246 r
  U2332/X (STP_NR3_G_8)                0.0114790499
                                                  0.3862838745 f
  U2009/X (STP_ND2_S_16)               0.0170505941
                                                  0.4033344686 r
  U1886/X (STP_INV_S_12)               0.0121692121
                                                  0.4155036807 f
  U2291/X (STP_NR2_G_12)               0.0155297518
                                                  0.4310334325 r
  U1992/X (STP_INV_S_12)               0.0124014020
                                                  0.4434348345 f
  U2633/X (STP_NR2_S_20)               0.0142452419
                                                  0.4576800764 r
  U2553/X (STP_INV_18)                 0.0118983686
                                                  0.4695784450 f
  U1342/X (STP_OR2_2P5)                0.0219777524
                                                  0.4915561974 f
  U2466/X (STP_AOI21_1)                0.0138612688
                                                  0.5054174662 r
  U2140/X (STP_MUXI2_MG_0P5)           0.0144380927
                                                  0.5198555589 f
  message[49] (out)                    0.0000000000
                                                  0.5198555589 f
  data arrival time                               0.5198555589

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5198555589
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1198555529


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[38]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U1918/X (STP_INV_15)                 0.0103062987
                                                  0.3002183139 r
  U1700/X (STP_NR2_G_6)                0.0097556114
                                                  0.3099739254 f
  U2007/X (STP_ND2_8)                  0.0096292794
                                                  0.3196032047 r
  U2044/X (STP_AOI31_8)                0.0260829329
                                                  0.3456861377 f
  U2369/X (STP_NR3_G_4)                0.0213258862
                                                  0.3670120239 r
  U1956/X (STP_ND2_S_6)                0.0121510327
                                                  0.3791630566 f
  U2597/X (STP_OR3B_8)                 0.0362185538
                                                  0.4153816104 f
  U1999/X (STP_INV_11)                 0.0176587105
                                                  0.4330403209 r
  U2620/X (STP_NR2_S_20)               0.0180864930
                                                  0.4511268139 f
  U1404/X (STP_ND2_S_3)                0.0206120908
                                                  0.4717389047 r
  U2576/X (STP_NR2_1P5)                0.0126104355
                                                  0.4843493402 f
  U2577/X (STP_AOI211_G_2)             0.0192944705
                                                  0.5036438107 r
  U2876/X (STP_MUXI2_MG_0P5)           0.0162066817
                                                  0.5198504925 f
  message[38] (out)                    0.0000000000
                                                  0.5198504925 f
  data arrival time                               0.5198504925

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5198504925
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1198504865


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[54]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2065/X (STP_BUF_S_12)               0.0200798213
                                                  0.4312883019 r
  U2648/X (STP_OAI21_16)               0.0160927474
                                                  0.4473810494 f
  U2234/X (STP_ND2_16)                 0.0164563954
                                                  0.4638374448 r
  U2908/X (STP_OAI21_4)                0.0224509239
                                                  0.4862883687 f
  U2863/X (STP_AOI211_1P5)             0.0233187675
                                                  0.5096071362 r
  U2379/X (STP_AOI31_1)                0.0100548267
                                                  0.5196619630 f
  message[54] (out)                    0.0000000000
                                                  0.5196619630 f
  data arrival time                               0.5196619630

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5196619630
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1196619570


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[25]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U2056/X (STP_NR2B_4)                 0.0184665620
                                                  0.3083785772 f
  U1863/X (STP_OAI21_4)                0.0118980110
                                                  0.3202765882 r
  U1862/X (STP_INV_3P5)                0.0092326403
                                                  0.3295092285 f
  U1861/X (STP_NR4_6)                  0.0171108842
                                                  0.3466201127 r
  U2104/X (STP_AOI21_6)                0.0229730010
                                                  0.3695931137 f
  U2332/X (STP_NR3_G_8)                0.0223561525
                                                  0.3919492662 r
  U2009/X (STP_ND2_S_16)               0.0209646225
                                                  0.4129138887 f
  U1886/X (STP_INV_S_12)               0.0108332634
                                                  0.4237471521 r
  U2360/X (STP_ND2_S_10)               0.0119785666
                                                  0.4357257187 f
  U2442/X (STP_NR2_8)                  0.0140382349
                                                  0.4497639537 r
  U1998/X (STP_INV_S_12)               0.0118337572
                                                  0.4615977108 f
  U1456/X (STP_INV_S_10)               0.0086634457
                                                  0.4702611566 r
  U1359/X (STP_ND2_S_0P8)              0.0128840506
                                                  0.4831452072 f
  U1340/X (STP_ND2B_1)                 0.0245144069
                                                  0.5076596141 f
  U2224/X (STP_OAI21_0P5)              0.0119921565
                                                  0.5196517706 r
  message[25] (out)                    0.0000000000
                                                  0.5196517706 r
  data arrival time                               0.5196517706

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5196517706
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1196517646


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[21]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2635/X (STP_NR2_1)                  0.0248591304
                                                  0.2945976853 r
  U1979/X (STP_ND2_S_5)                0.0215195119
                                                  0.3161171973 f
  U1663/X (STP_INV_2P5)                0.0120893717
                                                  0.3282065690 r
  U1987/X (STP_AOI22_5)                0.0142569244
                                                  0.3424634933 f
  U2488/X (STP_ND4_MM_8)               0.0198456645
                                                  0.3623091578 r
  U2893/X (STP_OR3B_4)                 0.0271950662
                                                  0.3895042241 r
  U2722/X (STP_NR2_8)                  0.0135037303
                                                  0.4030079544 f
  U1498/X (STP_INV_15)                 0.0141288340
                                                  0.4171367884 r
  U2077/X (STP_INV_15)                 0.0107991695
                                                  0.4279359579 f
  U2533/X (STP_NR2_G_12)               0.0123271942
                                                  0.4402631521 r
  U2527/X (STP_ND2_16)                 0.0157171786
                                                  0.4559803307 f
  U1464/X (STP_NR2_G_3P5)              0.0132448077
                                                  0.4692251384 r
  U2613/X (STP_OR2_3)                  0.0180411935
                                                  0.4872663319 r
  U2912/X (STP_OAOI211_2)              0.0166135728
                                                  0.5038799047 f
  U2244/X (STP_MUXI2_MG_0P75)          0.0157203078
                                                  0.5196002126 r
  message[21] (out)                    0.0000000000
                                                  0.5196002126 r
  data arrival time                               0.5196002126

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5196002126
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1196002066


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[17]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2021/X (STP_INV_S_10)               0.0242439210
                                                  0.4320215285 r
  U2207/X (STP_NR2_S_20)               0.0222601295
                                                  0.4542816579 f
  U1408/X (STP_ND2_S_6)                0.0183869898
                                                  0.4726686478 r
  U2534/X (STP_AOAI211_2)              0.0261962712
                                                  0.4988649189 f
  U2539/X (STP_OAI211_1)               0.0205213130
                                                  0.5193862319 r
  message[17] (out)                    0.0000000000
                                                  0.5193862319 r
  data arrival time                               0.5193862319

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5193862319
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1193862259


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[39]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U2480/X (STP_INV_18)                 0.0127831399
                                                  0.4323406518 f
  U2741/X (STP_NR2_8)                  0.0184916556
                                                  0.4508323073 r
  U1485/X (STP_INV_7P5)                0.0142353773
                                                  0.4650676847 f
  U1475/X (STP_NR2_G_5)                0.0122786760
                                                  0.4773463607 r
  U1428/X (STP_INV_2)                  0.0083862841
                                                  0.4857326448 f
  U2400/X (STP_NR2_S_1P5)              0.0102023184
                                                  0.4959349632 r
  U1907/X (STP_NR2_G_2)                0.0084500909
                                                  0.5043850541 f
  U2872/X (STP_MUXI2_MG_0P5)           0.0149602890
                                                  0.5193453431 r
  message[39] (out)                    0.0000000000
                                                  0.5193453431 r
  data arrival time                               0.5193453431

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5193453431
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1193453372


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[27]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2065/X (STP_BUF_S_12)               0.0200798213
                                                  0.4312883019 r
  U2648/X (STP_OAI21_16)               0.0160927474
                                                  0.4473810494 f
  U2234/X (STP_ND2_16)                 0.0164563954
                                                  0.4638374448 r
  U2733/X (STP_OAI21_8)                0.0240048468
                                                  0.4878422916 f
  U2563/X (STP_NR3_G_2)                0.0177858770
                                                  0.5056281686 r
  U2643/X (STP_OAI22_0P5)              0.0136892200
                                                  0.5193173885 f
  message[27] (out)                    0.0000000000
                                                  0.5193173885 f
  data arrival time                               0.5193173885

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5193173885
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1193173826


  Startpoint: codeword[38]
              (input port clocked by vclk)
  Endpoint: message[58]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[38] (in)                    0.0000000000
                                                  0.0000000000 r
  U2557/X (STP_EO2_6)                  0.0607064590
                                                  0.0607064590 f
  U2627/X (STP_EO3_3)                  0.0712937191
                                                  0.1320001781 f
  U2624/X (STP_EN3_3)                  0.0693153739
                                                  0.2013155520 f
  U2622/X (STP_EN2_8)                  0.0543645024
                                                  0.2556800544 r
  U2535/X (STP_INV_18)                 0.0207346678
                                                  0.2764147222 f
  U1853/X (STP_INV_S_10)               0.0140695572
                                                  0.2904842794 r
  U1720/X (STP_NR2_G_4)                0.0133660138
                                                  0.3038502932 f
  U2263/X (STP_INV_4)                  0.0076815784
                                                  0.3115318716 r
  U2677/X (STP_AOAI211_4)              0.0251688063
                                                  0.3367006779 f
  U2260/X (STP_OAI21_4)                0.0174485445
                                                  0.3541492224 r
  U2496/X (STP_ND3_5)                  0.0277034640
                                                  0.3818526864 f
  U2722/X (STP_NR2_8)                  0.0185138285
                                                  0.4003665149 r
  U1498/X (STP_INV_15)                 0.0168780386
                                                  0.4172445536 f
  U2077/X (STP_INV_15)                 0.0096960962
                                                  0.4269406497 r
  U2256/X (STP_ND2_12)                 0.0133419037
                                                  0.4402825534 f
  U2322/X (STP_NR2_S_20)               0.0165604651
                                                  0.4568430185 r
  U1344/X (STP_ND2B_V1DG_1)            0.0176188648
                                                  0.4744618833 f
  U2119/X (STP_INV_S_1P25)             0.0099519789
                                                  0.4844138622 r
  U2150/X (STP_EO2_S_0P5)              0.0347924829
                                                  0.5192063451 f
  message[58] (out)                    0.0000000000
                                                  0.5192063451 f
  data arrival time                               0.5192063451

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5192063451
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1192063391


  Startpoint: codeword[38]
              (input port clocked by vclk)
  Endpoint: message[44]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[38] (in)                    0.0000000000
                                                  0.0000000000 r
  U2557/X (STP_EO2_6)                  0.0607064590
                                                  0.0607064590 f
  U2627/X (STP_EO3_3)                  0.0712937191
                                                  0.1320001781 f
  U2624/X (STP_EN3_3)                  0.0693153739
                                                  0.2013155520 f
  U2622/X (STP_EN2_8)                  0.0543645024
                                                  0.2556800544 r
  U2535/X (STP_INV_18)                 0.0207346678
                                                  0.2764147222 f
  U1853/X (STP_INV_S_10)               0.0140695572
                                                  0.2904842794 r
  U1720/X (STP_NR2_G_4)                0.0133660138
                                                  0.3038502932 f
  U2263/X (STP_INV_4)                  0.0076815784
                                                  0.3115318716 r
  U2677/X (STP_AOAI211_4)              0.0251688063
                                                  0.3367006779 f
  U2260/X (STP_OAI21_4)                0.0174485445
                                                  0.3541492224 r
  U2496/X (STP_ND3_5)                  0.0277034640
                                                  0.3818526864 f
  U2722/X (STP_NR2_8)                  0.0185138285
                                                  0.4003665149 r
  U1498/X (STP_INV_15)                 0.0168780386
                                                  0.4172445536 f
  U2077/X (STP_INV_15)                 0.0096960962
                                                  0.4269406497 r
  U2256/X (STP_ND2_12)                 0.0133419037
                                                  0.4402825534 f
  U2322/X (STP_NR2_S_20)               0.0165604651
                                                  0.4568430185 r
  U2445/X (STP_INV_7P5)                0.0084577501
                                                  0.4653007686 f
  U2087/X (STP_ND2_5)                  0.0069928169
                                                  0.4722935855 r
  U2103/X (STP_OAI21_4)                0.0173543394
                                                  0.4896479249 f
  U2211/X (STP_NR3_G_2)                0.0149322748
                                                  0.5045801997 r
  U2958/X (STP_MUXI2_MG_0P5)           0.0145326853
                                                  0.5191128850 f
  message[44] (out)                    0.0000000000
                                                  0.5191128850 f
  data arrival time                               0.5191128850

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5191128850
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1191128790


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U1854/X (STP_INV_S_5)                0.0163063407
                                                  0.2928492427 f
  U1682/X (STP_ND2_5)                  0.0104940534
                                                  0.3033432961 r
  U2049/X (STP_NR2_G_6)                0.0086721778
                                                  0.3120154738 f
  U1566/X (STP_OAOI211_6)              0.0239863098
                                                  0.3360017836 r
  U2717/X (STP_OAI211_4)               0.0226526260
                                                  0.3586544096 f
  U2716/X (STP_NR2_S_3)                0.0214142203
                                                  0.3800686300 r
  U2715/X (STP_OR4B_8)                 0.0277089775
                                                  0.4077776074 f
  U2021/X (STP_INV_S_10)               0.0242439210
                                                  0.4320215285 r
  U1491/X (STP_ND2_S_6)                0.0198467970
                                                  0.4518683255 f
  U2567/X (STP_INV_4)                  0.0141281486
                                                  0.4659964740 r
  U2233/X (STP_NR2_G_4)                0.0102796853
                                                  0.4762761593 f
  U2568/X (STP_INV_2)                  0.0073487759
                                                  0.4836249352 r
  U2487/X (STP_AOI31_2)                0.0180398226
                                                  0.5016647577 f
  U2279/X (STP_MUXI2_MG_0P75)          0.0173373818
                                                  0.5190021396 r
  message[2] (out)                     0.0000000000
                                                  0.5190021396 r
  data arrival time                               0.5190021396

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5190021396
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1190021336


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[47]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U2208/X (STP_ND2_S_16)               0.0166168213
                                                  0.4361743331 f
  U2207/X (STP_NR2_S_20)               0.0145709217
                                                  0.4507452548 r
  U1864/X (STP_INV_7P5)                0.0111292303
                                                  0.4618744850 f
  U2002/X (STP_NR2_6)                  0.0126714110
                                                  0.4745458961 r
  U1380/X (STP_NR2_1P5)                0.0102460682
                                                  0.4847919643 f
  U1814/X (STP_NR4_2)                  0.0146833658
                                                  0.4994753301 r
  U2881/X (STP_OAI22_0P5)              0.0192817748
                                                  0.5187571049 f
  message[47] (out)                    0.0000000000
                                                  0.5187571049 f
  data arrival time                               0.5187571049

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5187571049
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1187570989


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[6] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1746/X (STP_ND2_7)                  0.0101574957
                                                  0.2958237827 r
  U2324/X (STP_NR2_G_6)                0.0115877688
                                                  0.3074115515 f
  U2808/X (STP_NR3_G_4)                0.0167792737
                                                  0.3241908252 r
  U1517/X (STP_ND2_S_3)                0.0165569186
                                                  0.3407477438 f
  U1876/X (STP_AOI211_4)               0.0258277357
                                                  0.3665754795 r
  U2448/X (STP_ND2_S_6)                0.0179517269
                                                  0.3845272064 f
  U2479/X (STP_OR2_16)                 0.0343736708
                                                  0.4189008772 f
  U1941/X (STP_BUF_S_12)               0.0210082829
                                                  0.4399091601 f
  U2275/X (STP_ND2_S_24)               0.0166312456
                                                  0.4565404058 r
  U2006/X (STP_ND2_9)                  0.0156372190
                                                  0.4721776247 f
  U1438/X (STP_ND2_G_4)                0.0093177259
                                                  0.4814953506 r
  U2419/X (STP_ND2_G_4)                0.0112516284
                                                  0.4927469790 f
  U1327/X (STP_OAI21_1)                0.0120824873
                                                  0.5048294663 r
  U2139/X (STP_MUXI2_MG_0P5)           0.0136912465
                                                  0.5185207129 f
  message[6] (out)                     0.0000000000
                                                  0.5185207129 f
  data arrival time                               0.5185207129

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5185207129
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1185207069


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[62]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1770/X (STP_BUF_S_8)                0.0226105750
                                                  0.2980350256 r
  U1755/X (STP_INV_11)                 0.0109390914
                                                  0.3089741170 f
  U1588/X (STP_NR2_G_2P5)              0.0150044262
                                                  0.3239785433 r
  U1559/X (STP_AOI22_3)                0.0183376670
                                                  0.3423162103 f
  U2663/X (STP_AOI21_4)                0.0156501532
                                                  0.3579663634 r
  U1876/X (STP_AOI211_4)               0.0133935809
                                                  0.3713599443 f
  U2448/X (STP_ND2_S_6)                0.0196866095
                                                  0.3910465539 r
  U2479/X (STP_OR2_16)                 0.0285109580
                                                  0.4195575118 r
  U1941/X (STP_BUF_S_12)               0.0202662349
                                                  0.4398237467 r
  U2275/X (STP_ND2_S_24)               0.0172139704
                                                  0.4570377171 f
  U1831/X (STP_ND2_S_6)                0.0133837759
                                                  0.4704214931 r
  U2064/X (STP_ND2_S_7)                0.0120485723
                                                  0.4824700654 f
  U1813/X (STP_NR4_1)                  0.0193710029
                                                  0.5018410683 r
  U2420/X (STP_OAI22_0P5)              0.0166758299
                                                  0.5185168982 f
  message[62] (out)                    0.0000000000
                                                  0.5185168982 f
  data arrival time                               0.5185168982

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5185168982
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1185168922


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[14]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1764/X (STP_INV_15)                 0.0099235177
                                                  0.2955898046 r
  U2367/X (STP_MUXI2_MG_4)             0.0266359150
                                                  0.3222257197 r
  U2473/X (STP_AOI31_4)                0.0376641750
                                                  0.3598898947 f
  U2381/X (STP_NR3_G_8)                0.0291584134
                                                  0.3890483081 r
  U2380/X (STP_ND2_S_24)               0.0252511203
                                                  0.4142994285 f
  U1495/X (STP_INV_7P5)                0.0096963942
                                                  0.4239958227 r
  U2519/X (STP_NR2_6)                  0.0140406489
                                                  0.4380364716 f
  U2605/X (STP_ND2_S_24)               0.0205425322
                                                  0.4585790038 r
  U1347/X (STP_ND2_S_3)                0.0199746490
                                                  0.4785536528 f
  U2788/X (STP_AOI211_G_1)             0.0271961093
                                                  0.5057497621 r
  U2484/X (STP_OAI21_0P5)              0.0126740336
                                                  0.5184237957 f
  message[14] (out)                    0.0000000000
                                                  0.5184237957 f
  data arrival time                               0.5184237957

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5184237957
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1184237897


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[26]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2635/X (STP_NR2_1)                  0.0248591304
                                                  0.2945976853 r
  U1979/X (STP_ND2_S_5)                0.0215195119
                                                  0.3161171973 f
  U1663/X (STP_INV_2P5)                0.0120893717
                                                  0.3282065690 r
  U1987/X (STP_AOI22_5)                0.0142569244
                                                  0.3424634933 f
  U2488/X (STP_ND4_MM_8)               0.0198456645
                                                  0.3623091578 r
  U2893/X (STP_OR3B_4)                 0.0271950662
                                                  0.3895042241 r
  U2722/X (STP_NR2_8)                  0.0135037303
                                                  0.4030079544 f
  U1498/X (STP_INV_15)                 0.0141288340
                                                  0.4171367884 r
  U2077/X (STP_INV_15)                 0.0107991695
                                                  0.4279359579 f
  U2256/X (STP_ND2_12)                 0.0083688498
                                                  0.4363048077 r
  U2322/X (STP_NR2_S_20)               0.0176365077
                                                  0.4539413154 f
  U1865/X (STP_INV_S_10)               0.0115908384
                                                  0.4655321538 r
  U1411/X (STP_INV_S_5)                0.0087098181
                                                  0.4742419720 f
  U1338/X (STP_OAOI211_1)              0.0252637863
                                                  0.4995057583 r
  U2793/X (STP_AOI21_0P75)             0.0187159181
                                                  0.5182216763 f
  message[26] (out)                    0.0000000000
                                                  0.5182216763 f
  data arrival time                               0.5182216763

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5182216763
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1182216704


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[63]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2326/X (STP_INV_4)                  0.0113884211
                                                  0.2811269760 r
  U1982/X (STP_INV_4)                  0.0088181794
                                                  0.2899451554 f
  U2329/X (STP_ND2_G_3)                0.0112984478
                                                  0.3012436032 r
  U2388/X (STP_OAI22_5)                0.0183771551
                                                  0.3196207583 f
  U2683/X (STP_NR3_G_4)                0.0224811733
                                                  0.3421019316 r
  U2682/X (STP_OAI21_4)                0.0166435540
                                                  0.3587454855 f
  U2875/X (STP_AOI211_4)               0.0312629044
                                                  0.3900083899 r
  U1990/X (STP_ND2_S_16)               0.0246153474
                                                  0.4146237373 f
  U1478/X (STP_BUF_S_5)                0.0280104280
                                                  0.4426341653 f
  U2008/X (STP_OAI21_16)               0.0177062750
                                                  0.4603404403 r
  U1400/X (STP_ND2_G_4)                0.0169941187
                                                  0.4773345590 f
  U2154/X (STP_ND2_G_4)                0.0101435483
                                                  0.4874781072 r
  U1326/X (STP_OAI21_1)                0.0139020979
                                                  0.5013802052 f
  U2013/X (STP_MUXI2_MG_0P75)          0.0162557364
                                                  0.5176359415 r
  message[63] (out)                    0.0000000000
                                                  0.5176359415 r
  data arrival time                               0.5176359415

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5176359415
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1176359355


  Startpoint: codeword[38]
              (input port clocked by vclk)
  Endpoint: message[34]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[38] (in)                    0.0000000000
                                                  0.0000000000 r
  U2557/X (STP_EO2_6)                  0.0607064590
                                                  0.0607064590 f
  U2627/X (STP_EO3_3)                  0.0712937191
                                                  0.1320001781 f
  U2624/X (STP_EN3_3)                  0.0693153739
                                                  0.2013155520 f
  U2622/X (STP_EN2_8)                  0.0543645024
                                                  0.2556800544 r
  U2535/X (STP_INV_18)                 0.0207346678
                                                  0.2764147222 f
  U2432/X (STP_NR2_G_12)               0.0171027482
                                                  0.2935174704 r
  U1918/X (STP_INV_15)                 0.0133231580
                                                  0.3068406284 f
  U1592/X (STP_NR2_3)                  0.0129534900
                                                  0.3197941184 r
  U2175/X (STP_NR2_G_3P5)              0.0091159940
                                                  0.3289101124 f
  U2030/X (STP_ND2_G_3)                0.0080522597
                                                  0.3369623721 r
  U2164/X (STP_AOAI211_2)              0.0169522464
                                                  0.3539146185 f
  U2310/X (STP_AN3B_4)                 0.0317933261
                                                  0.3857079446 f
  U2380/X (STP_ND2_S_24)               0.0238121748
                                                  0.4095201194 r
  U1495/X (STP_INV_7P5)                0.0107733309
                                                  0.4202934504 f
  U2519/X (STP_NR2_6)                  0.0176230371
                                                  0.4379164875 r
  U2605/X (STP_ND2_S_24)               0.0236279070
                                                  0.4615443945 f
  U1995/X (STP_NR2_8)                  0.0141971409
                                                  0.4757415354 r
  U1325/X (STP_AOI22_0P75)             0.0223588347
                                                  0.4981003702 f
  U1322/X (STP_MUXI2_MG_0P5)           0.0194463432
                                                  0.5175467134 r
  message[34] (out)                    0.0000000000
                                                  0.5175467134 r
  data arrival time                               0.5175467134

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5175467134
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1175467074


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[33]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U2056/X (STP_NR2B_4)                 0.0184665620
                                                  0.3083785772 f
  U1863/X (STP_OAI21_4)                0.0118980110
                                                  0.3202765882 r
  U1862/X (STP_INV_3P5)                0.0092326403
                                                  0.3295092285 f
  U1861/X (STP_NR4_6)                  0.0171108842
                                                  0.3466201127 r
  U2104/X (STP_AOI21_6)                0.0229730010
                                                  0.3695931137 f
  U2332/X (STP_NR3_G_8)                0.0223561525
                                                  0.3919492662 r
  U2009/X (STP_ND2_S_16)               0.0209646225
                                                  0.4129138887 f
  U1886/X (STP_INV_S_12)               0.0108332634
                                                  0.4237471521 r
  U2360/X (STP_ND2_S_10)               0.0119785666
                                                  0.4357257187 f
  U2442/X (STP_NR2_8)                  0.0140382349
                                                  0.4497639537 r
  U1998/X (STP_INV_S_12)               0.0118337572
                                                  0.4615977108 f
  U1456/X (STP_INV_S_10)               0.0086634457
                                                  0.4702611566 r
  U2877/X (STP_NR2_1)                  0.0124379992
                                                  0.4826991558 f
  U2243/X (STP_AOI211_G_2)             0.0197497606
                                                  0.5024489164 r
  U2138/X (STP_MUXI2_MG_0P5)           0.0148463249
                                                  0.5172952414 f
  message[33] (out)                    0.0000000000
                                                  0.5172952414 f
  data arrival time                               0.5172952414

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5172952414
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1172952354


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[40]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1746/X (STP_ND2_7)                  0.0101574957
                                                  0.2958237827 r
  U2324/X (STP_NR2_G_6)                0.0115877688
                                                  0.3074115515 f
  U2808/X (STP_NR3_G_4)                0.0167792737
                                                  0.3241908252 r
  U1517/X (STP_ND2_S_3)                0.0165569186
                                                  0.3407477438 f
  U1876/X (STP_AOI211_4)               0.0258277357
                                                  0.3665754795 r
  U2448/X (STP_ND2_S_6)                0.0179517269
                                                  0.3845272064 f
  U2479/X (STP_OR2_16)                 0.0343736708
                                                  0.4189008772 f
  U2592/X (STP_NR2_8)                  0.0203376710
                                                  0.4392385483 r
  U1858/X (STP_ND2_S_10)               0.0168525875
                                                  0.4560911357 f
  U1357/X (STP_NR2_G_2)                0.0132477283
                                                  0.4693388641 r
  U2899/X (STP_EN2_S_2)                0.0383469760
                                                  0.5076858401 f
  U1815/X (STP_NR2_1)                  0.0095241666
                                                  0.5172100067 r
  message[40] (out)                    0.0000000000
                                                  0.5172100067 r
  data arrival time                               0.5172100067

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5172100067
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1172100008


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[31]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2326/X (STP_INV_4)                  0.0113884211
                                                  0.2811269760 r
  U1982/X (STP_INV_4)                  0.0088181794
                                                  0.2899451554 f
  U2329/X (STP_ND2_G_3)                0.0112984478
                                                  0.3012436032 r
  U2388/X (STP_OAI22_5)                0.0183771551
                                                  0.3196207583 f
  U2683/X (STP_NR3_G_4)                0.0224811733
                                                  0.3421019316 r
  U2682/X (STP_OAI21_4)                0.0166435540
                                                  0.3587454855 f
  U2875/X (STP_AOI211_4)               0.0312629044
                                                  0.3900083899 r
  U1990/X (STP_ND2_S_16)               0.0246153474
                                                  0.4146237373 f
  U1478/X (STP_BUF_S_5)                0.0280104280
                                                  0.4426341653 f
  U2008/X (STP_OAI21_16)               0.0177062750
                                                  0.4603404403 r
  U1400/X (STP_ND2_G_4)                0.0169941187
                                                  0.4773345590 f
  U2154/X (STP_ND2_G_4)                0.0101435483
                                                  0.4874781072 r
  U2794/X (STP_AOI21_1)                0.0133958161
                                                  0.5008739233 f
  U2215/X (STP_MUXI2_MG_0P5)           0.0162031054
                                                  0.5170770288 r
  message[31] (out)                    0.0000000000
                                                  0.5170770288 r
  data arrival time                               0.5170770288

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5170770288
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1170770228


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: message[61]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2159/X (STP_INV_18)                 0.0119247139
                                                  0.4231331944 f
  U2880/X (STP_NR2_G_12)               0.0150998235
                                                  0.4382330179 r
  U1924/X (STP_ND2B_16)                0.0211545229
                                                  0.4593875408 r
  U1417/X (STP_INV_7P5)                0.0151613355
                                                  0.4745488763 f
  U2427/X (STP_NR2_8)                  0.0097462237
                                                  0.4842951000 r
  U2802/X (STP_OAI21_1)                0.0180151165
                                                  0.5023102164 f
  U2430/X (STP_MUXI2_S_1)              0.0145638585
                                                  0.5168740749 r
  message[61] (out)                    0.0000000000
                                                  0.5168740749 r
  data arrival time                               0.5168740749

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5168740749
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1168740690


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[4] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U1918/X (STP_INV_15)                 0.0103062987
                                                  0.3002183139 r
  U1700/X (STP_NR2_G_6)                0.0097556114
                                                  0.3099739254 f
  U2007/X (STP_ND2_8)                  0.0096292794
                                                  0.3196032047 r
  U2044/X (STP_AOI31_8)                0.0260829329
                                                  0.3456861377 f
  U2369/X (STP_NR3_G_4)                0.0213258862
                                                  0.3670120239 r
  U1956/X (STP_ND2_S_6)                0.0121510327
                                                  0.3791630566 f
  U2597/X (STP_OR3B_8)                 0.0362185538
                                                  0.4153816104 f
  U2416/X (STP_BUF_15)                 0.0237658024
                                                  0.4391474128 f
  U1487/X (STP_NR2_8)                  0.0158075690
                                                  0.4549549818 r
  U2298/X (STP_INV_4)                  0.0145193636
                                                  0.4694743454 f
  U2098/X (STP_NR2_G_2)                0.0111449063
                                                  0.4806192517 r
  U2148/X (STP_EO2_S_0P5)              0.0353621840
                                                  0.5159814358 f
  message[4] (out)                     0.0000000000
                                                  0.5159814358 f
  data arrival time                               0.5159814358

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5159814358
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1159814298


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[28]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U2056/X (STP_NR2B_4)                 0.0184665620
                                                  0.3083785772 f
  U1863/X (STP_OAI21_4)                0.0118980110
                                                  0.3202765882 r
  U1862/X (STP_INV_3P5)                0.0092326403
                                                  0.3295092285 f
  U1861/X (STP_NR4_6)                  0.0171108842
                                                  0.3466201127 r
  U2104/X (STP_AOI21_6)                0.0229730010
                                                  0.3695931137 f
  U2332/X (STP_NR3_G_8)                0.0223561525
                                                  0.3919492662 r
  U2009/X (STP_ND2_S_16)               0.0209646225
                                                  0.4129138887 f
  U1886/X (STP_INV_S_12)               0.0108332634
                                                  0.4237471521 r
  U2360/X (STP_ND2_S_10)               0.0119785666
                                                  0.4357257187 f
  U2442/X (STP_NR2_8)                  0.0140382349
                                                  0.4497639537 r
  U1998/X (STP_INV_S_12)               0.0118337572
                                                  0.4615977108 f
  U2965/X (STP_NR2_G_0P8)              0.0154453814
                                                  0.4770430923 r
  U2152/X (STP_EO2_S_0P5)              0.0372788310
                                                  0.5143219233 f
  message[28] (out)                    0.0000000000
                                                  0.5143219233 f
  data arrival time                               0.5143219233

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5143219233
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1143219173


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: message[10]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2635/X (STP_NR2_1)                  0.0248591304
                                                  0.2945976853 r
  U1979/X (STP_ND2_S_5)                0.0215195119
                                                  0.3161171973 f
  U1663/X (STP_INV_2P5)                0.0120893717
                                                  0.3282065690 r
  U1987/X (STP_AOI22_5)                0.0142569244
                                                  0.3424634933 f
  U2488/X (STP_ND4_MM_8)               0.0198456645
                                                  0.3623091578 r
  U2893/X (STP_OR3B_4)                 0.0271950662
                                                  0.3895042241 r
  U2722/X (STP_NR2_8)                  0.0135037303
                                                  0.4030079544 f
  U1498/X (STP_INV_15)                 0.0141288340
                                                  0.4171367884 r
  U2077/X (STP_INV_15)                 0.0107991695
                                                  0.4279359579 f
  U2256/X (STP_ND2_12)                 0.0083688498
                                                  0.4363048077 r
  U2322/X (STP_NR2_S_20)               0.0176365077
                                                  0.4539413154 f
  U1454/X (STP_ND2_S_5)                0.0161384940
                                                  0.4700798094 r
  U1321/X (STP_EN2_0P5)                0.0429238975
                                                  0.5130037069 f
  message[10] (out)                    0.0000000000
                                                  0.5130037069 f
  data arrival time                               0.5130037069

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5130037069
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1130037010


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: message[16]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2535/X (STP_INV_18)                 0.0185882449
                                                  0.2765429020 r
  U2432/X (STP_NR2_G_12)               0.0133691132
                                                  0.2899120152 f
  U1926/X (STP_INV_S_5)                0.0098592341
                                                  0.2997712493 r
  U1969/X (STP_NR2_8)                  0.0115296841
                                                  0.3113009334 f
  U1942/X (STP_ND2_S_7)                0.0102450252
                                                  0.3215459585 r
  U2342/X (STP_OAI211_4)               0.0208133161
                                                  0.3423592746 f
  U2060/X (STP_OAI21_4)                0.0168884695
                                                  0.3592477441 r
  U2827/X (STP_ND4_MM_8)               0.0275348723
                                                  0.3867826164 f
  U2841/X (STP_BUF_S_12)               0.0229662657
                                                  0.4097488821 f
  U2065/X (STP_BUF_S_12)               0.0205115974
                                                  0.4302604795 f
  U2648/X (STP_OAI21_16)               0.0135617852
                                                  0.4438222647 r
  U2234/X (STP_ND2_16)                 0.0239433050
                                                  0.4677655697 f
  U2295/X (STP_INV_6)                  0.0164479613
                                                  0.4842135310 r
  U2963/X (STP_NR2_G_0P8)              0.0123096704
                                                  0.4965232015 f
  U2142/X (STP_MUXI2_MG_0P5)           0.0149000883
                                                  0.5114232898 r
  message[16] (out)                    0.0000000000
                                                  0.5114232898 r
  data arrival time                               0.5114232898

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.5114232898
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.1114232838


  Startpoint: codeword[21]
              (input port clocked by vclk)
  Endpoint: error_type_result[0]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[21] (in)                    0.0000000000
                                                  0.0000000000 r
  U2730/X (STP_EN2_8)                  0.0557148419
                                                  0.0557148419 r
  U2729/X (STP_EN3_3)                  0.0617778189
                                                  0.1174926609 r
  U2629/X (STP_EO3_3)                  0.0374473482
                                                  0.1549400091 f
  U2623/X (STP_EO3_3)                  0.0461186171
                                                  0.2010586262 r
  U2622/X (STP_EN2_8)                  0.0568960309
                                                  0.2579546571 f
  U2907/X (STP_BUF_S_20)               0.0277116299
                                                  0.2856662869 f
  U1764/X (STP_INV_15)                 0.0099235177
                                                  0.2955898046 r
  U2367/X (STP_MUXI2_MG_4)             0.0266359150
                                                  0.3222257197 r
  U2473/X (STP_AOI31_4)                0.0376641750
                                                  0.3598898947 f
  U2381/X (STP_NR3_G_8)                0.0291584134
                                                  0.3890483081 r
  U2380/X (STP_ND2_S_24)               0.0252511203
                                                  0.4142994285 f
  U2898/X (STP_BUF_1)                  0.0396009386
                                                  0.4539003670 f
  error_type_result[0] (out)           0.0000000000
                                                  0.4539003670 f
  data arrival time                               0.4539003670

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4539003670
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0539003611


  Startpoint: codeword[26]
              (input port clocked by vclk)
  Endpoint: error_type_result[2]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 f
  codeword[26] (in)                    0.0000000000
                                                  0.0000000000 f
  U1797/X (STP_INV_S_12)               0.0123495283
                                                  0.0123495283 r
  U2507/X (STP_EN2_6)                  0.0400494859
                                                  0.0523990132 f
  U1788/X (STP_INV_S_0P65)             0.0221814699
                                                  0.0745804831 r
  U2729/X (STP_EN3_3)                  0.0419222116
                                                  0.1165026948 f
  U2629/X (STP_EO3_3)                  0.0408874825
                                                  0.1573901772 r
  U2623/X (STP_EO3_3)                  0.0429454297
                                                  0.2003356069 f
  U2851/X (STP_EO3_3)                  0.0498555452
                                                  0.2501911521 r
  U2859/X (STP_INV_7P5)                0.0195474029
                                                  0.2697385550 f
  U2326/X (STP_INV_4)                  0.0113884211
                                                  0.2811269760 r
  U1982/X (STP_INV_4)                  0.0088181794
                                                  0.2899451554 f
  U2329/X (STP_ND2_G_3)                0.0112984478
                                                  0.3012436032 r
  U2388/X (STP_OAI22_5)                0.0183771551
                                                  0.3196207583 f
  U2683/X (STP_NR3_G_4)                0.0224811733
                                                  0.3421019316 r
  U2682/X (STP_OAI21_4)                0.0166435540
                                                  0.3587454855 f
  U2875/X (STP_AOI211_4)               0.0312629044
                                                  0.3900083899 r
  U1990/X (STP_ND2_S_16)               0.0246153474
                                                  0.4146237373 f
  U1478/X (STP_BUF_S_5)                0.0280104280
                                                  0.4426341653 f
  error_type_result[2] (out)           0.0000000000
                                                  0.4426341653 f
  data arrival time                               0.4426341653

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4426341653
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0426341593


  Startpoint: codeword[30]
              (input port clocked by vclk)
  Endpoint: error_type_result[1]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_8LC_decoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)               0.0000000000
                                                  0.0000000000
  clock network delay (ideal)          0.0000000000
                                                  0.0000000000
  input external delay                 0.0000000000
                                                  0.0000000000 r
  codeword[30] (in)                    0.0000000000
                                                  0.0000000000 r
  U2933/X (STP_EN2_8)                  0.0576004386
                                                  0.0576004386 r
  U2248/X (STP_EN2_6)                  0.0414397642
                                                  0.0990402028 f
  U2247/X (STP_EO3_1)                  0.0827936307
                                                  0.1818338335 r
  U2353/X (STP_EN3_3)                  0.0462619811
                                                  0.2280958146 f
  U1826/X (STP_INV_7P5)                0.0132946968
                                                  0.2413905114 r
  U2461/X (STP_INV_18)                 0.0153761357
                                                  0.2567666471 f
  U2889/X (STP_NR2_G_12)               0.0186578035
                                                  0.2754244506 r
  U1759/X (STP_ND2_S_5)                0.0177853405
                                                  0.2932097912 f
  U1671/X (STP_INV_2)                  0.0122193992
                                                  0.3054291904 r
  U2650/X (STP_OAI21_4)                0.0216507912
                                                  0.3270799816 f
  U2649/X (STP_ND4_MM_8)               0.0279980004
                                                  0.3550779819 r
  U1893/X (STP_NR3_G_4)                0.0149540603
                                                  0.3700320423 f
  U2827/X (STP_ND4_MM_8)               0.0160603523
                                                  0.3860923946 r
  U2841/X (STP_BUF_S_12)               0.0251160860
                                                  0.4112084806 r
  U2065/X (STP_BUF_S_12)               0.0200798213
                                                  0.4312883019 r
  error_type_result[1] (out)           0.0000000000
                                                  0.4312883019 r
  data arrival time                               0.4312883019

  clock vclk (rise edge)               0.4000000060
                                                  0.4000000060
  clock network delay (ideal)          0.0000000000
                                                  0.4000000060
  output external delay                0.0000000000
                                                  0.4000000060
  data required time                              0.4000000060
  -----------------------------------------------------------
  data required time                              0.4000000060
  data arrival time                               -0.4312883019
  -----------------------------------------------------------
  slack (VIOLATED)                                -0.0312882960


    Net: message[0]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[1]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[2]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[3]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[4]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[5]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[6]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[7]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[8]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[9]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[10]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[11]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[12]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[13]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[14]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[15]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[16]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[17]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[18]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[19]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[20]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[21]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[22]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[23]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[24]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[25]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[26]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[27]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[28]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[29]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[30]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[31]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[32]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[33]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[34]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[35]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[36]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[37]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[38]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[39]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[40]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[41]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[42]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[43]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[44]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[45]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[46]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[47]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[48]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[49]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[50]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[51]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[52]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[53]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[54]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[55]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[56]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[57]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[58]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[59]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[60]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[61]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[62]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Net: message[63]

    Capacitance        0.0000000000
  - min_capacitance    0.0000775500
  ------------------------------
    Slack              -0.0000775500  (VIOLATED)


    Design: SCC_8LC_decoder

    max_area           0.0000000000
  - Current Area       2704.2958984375
  ------------------------------
    Slack              -2704.2958984375  (VIOLATED)


    Design: SCC_8LC_decoder

    max_leakage_power      0.0000000000
  - Current Leakage Power  73034.8593750000
  ----------------------------------
    Slack                  -73034.8593750000  (VIOLATED)


1
