============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:06:51 am
  Module:                 mux_t_be_t_N
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5388 ps) Late External Delay Assertion at pin out[0]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_67_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_0_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_0_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[0]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (5388 ps) Late External Delay Assertion at pin out[1]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_66_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_1_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_1_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[1]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (5388 ps) Late External Delay Assertion at pin out[2]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_65_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_2_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_2_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[2]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (5388 ps) Late External Delay Assertion at pin out[3]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_64_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_3_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_3_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[3]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (5388 ps) Late External Delay Assertion at pin out[4]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_63_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_4_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_4_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[4]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (5388 ps) Late External Delay Assertion at pin out[5]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_62_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_5_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_5_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[5]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (5388 ps) Late External Delay Assertion at pin out[6]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_61_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_6_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_6_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[6]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (5388 ps) Late External Delay Assertion at pin out[7]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_60_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_7_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_7_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[7]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (5388 ps) Late External Delay Assertion at pin out[8]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[8]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_59_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_8_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_8_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[8]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (5388 ps) Late External Delay Assertion at pin out[9]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[9]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_58_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_9_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_9_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[9]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (5388 ps) Late External Delay Assertion at pin out[10]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[10]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_57_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_10_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_10_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[10]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (5388 ps) Late External Delay Assertion at pin out[11]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[11]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_56_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_11_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_11_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[11]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (5388 ps) Late External Delay Assertion at pin out[12]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[12]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_55_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_12_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_12_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[12]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (5388 ps) Late External Delay Assertion at pin out[13]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[13]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_54_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_13_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_13_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[13]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (5388 ps) Late External Delay Assertion at pin out[14]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[14]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_53_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_14_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_14_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[14]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (5388 ps) Late External Delay Assertion at pin out[15]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[15]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_52_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_15_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_15_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[15]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (5388 ps) Late External Delay Assertion at pin out[16]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[16]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_51_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_16_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_16_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[16]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (5388 ps) Late External Delay Assertion at pin out[17]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[17]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_50_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_17_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_17_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[17]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (5388 ps) Late External Delay Assertion at pin out[18]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[18]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_49_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_18_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_18_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[18]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (5388 ps) Late External Delay Assertion at pin out[19]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[19]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_48_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_19_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_19_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[19]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (5388 ps) Late External Delay Assertion at pin out[20]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[20]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_47_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_20_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_20_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[20]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (5388 ps) Late External Delay Assertion at pin out[21]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[21]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_46_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_21_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_21_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[21]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (5388 ps) Late External Delay Assertion at pin out[22]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[22]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_45_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_22_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_22_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[22]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (5388 ps) Late External Delay Assertion at pin out[23]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[23]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_44_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_23_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_23_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[23]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (5388 ps) Late External Delay Assertion at pin out[24]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[24]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_43_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_24_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_24_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[24]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (5388 ps) Late External Delay Assertion at pin out[25]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[25]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_42_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_25_.inst/sr/g24__6260/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_25_.inst/g35__5526/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[25]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (5388 ps) Late External Delay Assertion at pin out[26]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[26]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_41_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_26_.inst/sr/g24__6783/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_26_.inst/g35__2802/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[26]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (5388 ps) Late External Delay Assertion at pin out[27]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[27]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_40_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_27_.inst/sr/g24__1705/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_27_.inst/g35__7098/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[27]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (5388 ps) Late External Delay Assertion at pin out[28]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[28]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_39_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_28_.inst/sr/g24__6131/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_28_.inst/g35__7482/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[28]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (5388 ps) Late External Delay Assertion at pin out[29]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[29]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_38_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_29_.inst/sr/g24__4733/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_29_.inst/g35__9945/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[29]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (5388 ps) Late External Delay Assertion at pin out[30]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[30]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_37_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_30_.inst/sr/g24__2883/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_30_.inst/g35__7410/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[30]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (5388 ps) Late External Delay Assertion at pin out[31]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[31]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7 
  output_delay             2000            chip.sdc_line_8 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                70 14.6     0     0    2000    (-,-) 
  eq_31_.inst/sr/g24__6417/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_31_.inst/g35__5107/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[31]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (7434 ps) Setup Check with Pin temp_unary_select_reg/CLK->D
          Group: aclk
     Startpoint: (F) select[1]
          Clock: (R) aclk
       Endpoint: (R) temp_unary_select_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     170                  
             Slack:=    7434                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_36_1 

#---------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  select[1]               -       -     F     (arrival)                     3  2.6     0     0    2000    (-,-) 
  g119__8428/Y            -       C->Y  R     NOR3xp33_ASAP7_75t_R          2  2.1    63    34    2034    (-,-) 
  g118__4319/Y            -       B->Y  R     AO21x1_ASAP7_75t_R            1  0.7    11    26    2059    (-,-) 
  convertor/g260/Y        -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.6    19    14    2073    (-,-) 
  convertor/g254__4319/Y  -       A2->Y R     OAI21xp5_ASAP7_75t_R          2  1.5    35    23    2096    (-,-) 
  convertor/g253__6260/Y  -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    27    21    2117    (-,-) 
  convertor/g251__2398/Y  -       A2->Y R     AOI211xp5_ASAP7_75t_R         1  0.9    40    26    2144    (-,-) 
  convertor/g250/Y        -       A->Y  F     INVx1_ASAP7_75t_R             1  0.9    16    14    2158    (-,-) 
  g90/Y                   -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9    13    11    2169    (-,-) 
  temp_unary_select_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2170    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 34: MET (7598 ps) Setup Check with Pin temp_inputs_reg[30]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[30]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[30]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[30]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g123/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[30]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 35: MET (7598 ps) Setup Check with Pin temp_inputs_reg[29]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[29]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[29]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[29]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g153/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[29]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 36: MET (7598 ps) Setup Check with Pin temp_inputs_reg[14]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[14]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[14]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_18_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[14]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g154/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[14]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 37: MET (7598 ps) Setup Check with Pin temp_inputs_reg[28]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[28]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[28]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_4_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[28]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g149/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[28]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 38: MET (7598 ps) Setup Check with Pin temp_inputs_reg[27]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[27]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[27]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_5_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[27]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g141/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[27]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 39: MET (7598 ps) Setup Check with Pin temp_inputs_reg[13]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[13]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[13]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_19_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[13]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g151/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[13]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 40: MET (7598 ps) Setup Check with Pin temp_inputs_reg[6]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[6]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_26_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[6]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g152/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[6]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 41: MET (7598 ps) Setup Check with Pin temp_inputs_reg[26]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[26]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[26]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_6_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[26]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g127/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[26]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 42: MET (7598 ps) Setup Check with Pin temp_inputs_reg[25]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[25]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[25]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_7_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[25]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g128/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[25]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 43: MET (7598 ps) Setup Check with Pin temp_inputs_reg[12]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[12]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[12]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_20_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[12]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g145/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[12]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 44: MET (7598 ps) Setup Check with Pin temp_inputs_reg[24]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[24]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[24]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_8_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[24]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g142/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[24]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 45: MET (7598 ps) Setup Check with Pin temp_inputs_reg[23]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[23]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[23]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_9_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[23]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g129/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[23]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 46: MET (7598 ps) Setup Check with Pin temp_inputs_reg[11]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[11]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[11]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_21_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[11]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g135/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[11]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 47: MET (7598 ps) Setup Check with Pin temp_inputs_reg[5]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[5]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_27_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[5]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g147/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[5]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 48: MET (7598 ps) Setup Check with Pin temp_inputs_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[2]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_30_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[2]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g148/Y               -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 49: MET (7598 ps) Setup Check with Pin temp_inputs_reg[22]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[22]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[22]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_10_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[22]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g130/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[22]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 50: MET (7598 ps) Setup Check with Pin temp_inputs_reg[21]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[21]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[21]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_11_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[21]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g150/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[21]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------

