{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544837526848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544837526852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 14 19:32:06 2018 " "Processing started: Fri Dec 14 19:32:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544837526852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837526852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837526852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544837527760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544837527761 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544837537061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544837537062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/LFSR.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544837537104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/Mihir/Desktop/final_project/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_top " "Found entity 1: tetris_top" {  } { { "tetris_top.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colors.sv 1 1 " "Found 1 design units, including 1 entities, in source file colors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colors " "Found entity 1: colors" {  } { { "colors.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/colors.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_ram.sv 31 31 " "Found 31 design units, including 31 entities, in source file sprite_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 O_block " "Found entity 1: O_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "2 I_vert_block " "Found entity 2: I_vert_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "3 I_horiz_block " "Found entity 3: I_horiz_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "4 J_up_block " "Found entity 4: J_up_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "5 J_right_block " "Found entity 5: J_right_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "6 J_left_block " "Found entity 6: J_left_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "7 J_down_block " "Found entity 7: J_down_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "8 L_up_block " "Found entity 8: L_up_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "9 L_right_block " "Found entity 9: L_right_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "10 L_left_block " "Found entity 10: L_left_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "11 L_down_block " "Found entity 11: L_down_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "12 T_up_block " "Found entity 12: T_up_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "13 T_right_block " "Found entity 13: T_right_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "14 T_left_block " "Found entity 14: T_left_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "15 T_down_block " "Found entity 15: T_down_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "16 Z_vert_block " "Found entity 16: Z_vert_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "17 Z_horiz_block " "Found entity 17: Z_horiz_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "18 S_vert_block " "Found entity 18: S_vert_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "19 S_horiz_block " "Found entity 19: S_horiz_block" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "20 tetris_logo " "Found entity 20: tetris_logo" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "21 score " "Found entity 21: score" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "22 score_0_digit " "Found entity 22: score_0_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "23 score_1_digit " "Found entity 23: score_1_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "24 score_2_digit " "Found entity 24: score_2_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "25 score_3_digit " "Found entity 25: score_3_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "26 score_4_digit " "Found entity 26: score_4_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "27 score_5_digit " "Found entity 27: score_5_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "28 score_6_digit " "Found entity 28: score_6_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "29 score_7_digit " "Found entity 29: score_7_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "30 score_8_digit " "Found entity 30: score_8_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""} { "Info" "ISGN_ENTITY_NAME" "31 score_9_digit " "Found entity 31: score_9_digit" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_motion.sv 1 1 " "Found 1 design units, including 1 entities, in source file block_motion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_motion " "Found entity 1: block_motion" {  } { { "block_motion.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/block_motion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotate_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_block " "Found entity 1: rotate_block" {  } { { "rotate_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/rotate_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "choose_block.sv(18) " "Verilog HDL information at choose_block.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "choose_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/choose_block.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544837537219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file choose_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 choose_block " "Found entity 1: choose_block" {  } { { "choose_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/choose_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.sv 1 1 " "Found 1 design units, including 1 entities, in source file board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837537236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837537236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tetris_top " "Elaborating entity \"tetris_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544837538844 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544837538884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_inst\"" {  } { { "tetris_top.sv" "keyboard_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837538940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:keyboard_inst\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:keyboard_inst\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/Mihir/Desktop/final_project/keyboard.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837538952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:keyboard_inst\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:keyboard_inst\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/Mihir/Desktop/final_project/keyboard.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837538961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "tetris_top.sv" "vga_clk_instance" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837538979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/Users/Mihir/Desktop/final_project/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/Users/Mihir/Desktop/final_project/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837539126 ""}  } { { "vga_clk.v" "" { Text "C:/Users/Mihir/Desktop/final_project/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837539126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Mihir/Desktop/final_project/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837539269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837539269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "tetris_top.sv" "vga_controller_instance" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:LFSR_inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:LFSR_inst\"" {  } { { "tetris_top.sv" "LFSR_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_block rotate_block:rotate_block_inst " "Elaborating entity \"rotate_block\" for hierarchy \"rotate_block:rotate_block_inst\"" {  } { { "tetris_top.sv" "rotate_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539306 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rotate_block.sv(85) " "Verilog HDL Case Statement information at rotate_block.sv(85): all case item expressions in this case statement are onehot" {  } { { "rotate_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/rotate_block.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544837539315 "|tetris_top|rotate_block:rotate_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_block choose_block:choose_block_inst " "Elaborating entity \"choose_block\" for hierarchy \"choose_block:choose_block_inst\"" {  } { { "tetris_top.sv" "choose_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 choose_block.sv(23) " "Verilog HDL assignment warning at choose_block.sv(23): truncated value with size 32 to match size of target (3)" {  } { { "choose_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/choose_block.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539326 "|tetris_top|choose_block:choose_block_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "choose_block.sv(60) " "Verilog HDL Case Statement warning at choose_block.sv(60): incomplete case statement has no default case item" {  } { { "choose_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/choose_block.sv" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544837539326 "|tetris_top|choose_block:choose_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_motion block_motion:block_motion_inst " "Elaborating entity \"block_motion\" for hierarchy \"block_motion:block_motion_inst\"" {  } { { "tetris_top.sv" "block_motion_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 block_motion.sv(551) " "Verilog HDL assignment warning at block_motion.sv(551): truncated value with size 32 to match size of target (16)" {  } { { "block_motion.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/block_motion.sv" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539349 "|tetris_top|block_motion:block_motion_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 block_motion.sv(554) " "Verilog HDL assignment warning at block_motion.sv(554): truncated value with size 32 to match size of target (16)" {  } { { "block_motion.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/block_motion.sv" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539350 "|tetris_top|block_motion:block_motion_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544837539350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544837539350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:board_inst " "Elaborating entity \"board\" for hierarchy \"board:board_inst\"" {  } { { "tetris_top.sv" "board_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(185) " "Verilog HDL assignment warning at board.sv(185): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539489 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(215) " "Verilog HDL assignment warning at board.sv(215): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539489 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(245) " "Verilog HDL assignment warning at board.sv(245): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539489 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(275) " "Verilog HDL assignment warning at board.sv(275): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539489 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(305) " "Verilog HDL assignment warning at board.sv(305): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(335) " "Verilog HDL assignment warning at board.sv(335): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(365) " "Verilog HDL assignment warning at board.sv(365): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(395) " "Verilog HDL assignment warning at board.sv(395): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(425) " "Verilog HDL assignment warning at board.sv(425): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(455) " "Verilog HDL assignment warning at board.sv(455): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(485) " "Verilog HDL assignment warning at board.sv(485): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(515) " "Verilog HDL assignment warning at board.sv(515): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(545) " "Verilog HDL assignment warning at board.sv(545): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(575) " "Verilog HDL assignment warning at board.sv(575): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(605) " "Verilog HDL assignment warning at board.sv(605): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 board.sv(635) " "Verilog HDL assignment warning at board.sv(635): truncated value with size 32 to match size of target (16)" {  } { { "board.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 "|tetris_top|board:board_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544837539490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "tetris_top.sv" "color_instance" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(42) " "Verilog HDL assignment warning at Color_Mapper.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539503 "|tetris_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Color_Mapper.sv(45) " "Verilog HDL assignment warning at Color_Mapper.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539503 "|tetris_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(194) " "Verilog HDL assignment warning at Color_Mapper.sv(194): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539511 "|tetris_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(201) " "Verilog HDL assignment warning at Color_Mapper.sv(201): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539512 "|tetris_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(208) " "Verilog HDL assignment warning at Color_Mapper.sv(208): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539513 "|tetris_top|color_mapper:color_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Color_Mapper.sv(215) " "Verilog HDL assignment warning at Color_Mapper.sv(215): truncated value with size 32 to match size of target (19)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544837539513 "|tetris_top|color_mapper:color_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544837539577 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544837539578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colors color_mapper:color_instance\|colors:colors_inst " "Elaborating entity \"colors\" for hierarchy \"color_mapper:color_instance\|colors:colors_inst\"" {  } { { "Color_Mapper.sv" "colors_inst" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "O_block O_block:O_block_inst " "Elaborating entity \"O_block\" for hierarchy \"O_block:O_block_inst\"" {  } { { "tetris_top.sv" "O_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539661 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(5) " "Net \"OCM.data_a\" at sprite_ram.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539669 "|tetris_top|O_block:O_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(5) " "Net \"OCM.waddr_a\" at sprite_ram.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539669 "|tetris_top|O_block:O_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(5) " "Net \"OCM.we_a\" at sprite_ram.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539669 "|tetris_top|O_block:O_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_vert_block I_vert_block:I_vert_block_inst " "Elaborating entity \"I_vert_block\" for hierarchy \"I_vert_block:I_vert_block_inst\"" {  } { { "tetris_top.sv" "I_vert_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539695 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(20) " "Net \"OCM.data_a\" at sprite_ram.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539703 "|tetris_top|I_vert_block:I_vert_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(20) " "Net \"OCM.waddr_a\" at sprite_ram.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539703 "|tetris_top|I_vert_block:I_vert_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(20) " "Net \"OCM.we_a\" at sprite_ram.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539703 "|tetris_top|I_vert_block:I_vert_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_horiz_block I_horiz_block:I_horiz_block_inst " "Elaborating entity \"I_horiz_block\" for hierarchy \"I_horiz_block:I_horiz_block_inst\"" {  } { { "tetris_top.sv" "I_horiz_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539725 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(34) " "Net \"OCM.data_a\" at sprite_ram.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539728 "|tetris_top|I_horiz_block:I_horiz_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(34) " "Net \"OCM.waddr_a\" at sprite_ram.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539728 "|tetris_top|I_horiz_block:I_horiz_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(34) " "Net \"OCM.we_a\" at sprite_ram.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539728 "|tetris_top|I_horiz_block:I_horiz_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J_up_block J_up_block:J_up_block_inst " "Elaborating entity \"J_up_block\" for hierarchy \"J_up_block:J_up_block_inst\"" {  } { { "tetris_top.sv" "J_up_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539750 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(49) " "Net \"OCM.data_a\" at sprite_ram.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539759 "|tetris_top|J_up_block:J_up_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(49) " "Net \"OCM.waddr_a\" at sprite_ram.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539759 "|tetris_top|J_up_block:J_up_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(49) " "Net \"OCM.we_a\" at sprite_ram.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539760 "|tetris_top|J_up_block:J_up_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J_right_block J_right_block:J_right_block_inst " "Elaborating entity \"J_right_block\" for hierarchy \"J_right_block:J_right_block_inst\"" {  } { { "tetris_top.sv" "J_right_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539782 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(63) " "Net \"OCM.data_a\" at sprite_ram.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539787 "|tetris_top|J_right_block:J_right_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(63) " "Net \"OCM.waddr_a\" at sprite_ram.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539787 "|tetris_top|J_right_block:J_right_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(63) " "Net \"OCM.we_a\" at sprite_ram.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539787 "|tetris_top|J_right_block:J_right_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J_left_block J_left_block:J_left_block_inst " "Elaborating entity \"J_left_block\" for hierarchy \"J_left_block:J_left_block_inst\"" {  } { { "tetris_top.sv" "J_left_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539809 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(77) " "Net \"OCM.data_a\" at sprite_ram.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539817 "|tetris_top|J_left_block:J_left_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(77) " "Net \"OCM.waddr_a\" at sprite_ram.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539817 "|tetris_top|J_left_block:J_left_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(77) " "Net \"OCM.we_a\" at sprite_ram.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539817 "|tetris_top|J_left_block:J_left_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J_down_block J_down_block:J_down_block_inst " "Elaborating entity \"J_down_block\" for hierarchy \"J_down_block:J_down_block_inst\"" {  } { { "tetris_top.sv" "J_down_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539839 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(91) " "Net \"OCM.data_a\" at sprite_ram.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539847 "|tetris_top|J_down_block:J_down_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(91) " "Net \"OCM.waddr_a\" at sprite_ram.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539847 "|tetris_top|J_down_block:J_down_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(91) " "Net \"OCM.we_a\" at sprite_ram.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539847 "|tetris_top|J_down_block:J_down_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_up_block L_up_block:L_up_block_inst " "Elaborating entity \"L_up_block\" for hierarchy \"L_up_block:L_up_block_inst\"" {  } { { "tetris_top.sv" "L_up_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539869 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(106) " "Net \"OCM.data_a\" at sprite_ram.sv(106) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539877 "|tetris_top|L_up_block:L_up_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(106) " "Net \"OCM.waddr_a\" at sprite_ram.sv(106) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539877 "|tetris_top|L_up_block:L_up_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(106) " "Net \"OCM.we_a\" at sprite_ram.sv(106) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539877 "|tetris_top|L_up_block:L_up_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_right_block L_right_block:L_right_block_inst " "Elaborating entity \"L_right_block\" for hierarchy \"L_right_block:L_right_block_inst\"" {  } { { "tetris_top.sv" "L_right_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539899 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(120) " "Net \"OCM.data_a\" at sprite_ram.sv(120) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539904 "|tetris_top|L_right_block:L_right_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(120) " "Net \"OCM.waddr_a\" at sprite_ram.sv(120) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539904 "|tetris_top|L_right_block:L_right_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(120) " "Net \"OCM.we_a\" at sprite_ram.sv(120) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539904 "|tetris_top|L_right_block:L_right_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_left_block L_left_block:L_left_block_inst " "Elaborating entity \"L_left_block\" for hierarchy \"L_left_block:L_left_block_inst\"" {  } { { "tetris_top.sv" "L_left_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539926 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(134) " "Net \"OCM.data_a\" at sprite_ram.sv(134) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 134 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539931 "|tetris_top|L_left_block:L_left_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(134) " "Net \"OCM.waddr_a\" at sprite_ram.sv(134) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 134 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539931 "|tetris_top|L_left_block:L_left_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(134) " "Net \"OCM.we_a\" at sprite_ram.sv(134) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 134 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539931 "|tetris_top|L_left_block:L_left_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L_down_block L_down_block:L_down_block_inst " "Elaborating entity \"L_down_block\" for hierarchy \"L_down_block:L_down_block_inst\"" {  } { { "tetris_top.sv" "L_down_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539954 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(148) " "Net \"OCM.data_a\" at sprite_ram.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539963 "|tetris_top|L_down_block:L_down_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(148) " "Net \"OCM.waddr_a\" at sprite_ram.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539963 "|tetris_top|L_down_block:L_down_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(148) " "Net \"OCM.we_a\" at sprite_ram.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539963 "|tetris_top|L_down_block:L_down_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_up_block T_up_block:T_up_block_inst " "Elaborating entity \"T_up_block\" for hierarchy \"T_up_block:T_up_block_inst\"" {  } { { "tetris_top.sv" "T_up_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837539985 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(163) " "Net \"OCM.data_a\" at sprite_ram.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539990 "|tetris_top|T_up_block:T_up_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(163) " "Net \"OCM.waddr_a\" at sprite_ram.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539990 "|tetris_top|T_up_block:T_up_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(163) " "Net \"OCM.we_a\" at sprite_ram.sv(163) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837539990 "|tetris_top|T_up_block:T_up_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_right_block T_right_block:T_right_block_inst " "Elaborating entity \"T_right_block\" for hierarchy \"T_right_block:T_right_block_inst\"" {  } { { "tetris_top.sv" "T_right_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540012 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(177) " "Net \"OCM.data_a\" at sprite_ram.sv(177) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540020 "|tetris_top|T_right_block:T_right_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(177) " "Net \"OCM.waddr_a\" at sprite_ram.sv(177) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540020 "|tetris_top|T_right_block:T_right_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(177) " "Net \"OCM.we_a\" at sprite_ram.sv(177) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540020 "|tetris_top|T_right_block:T_right_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_left_block T_left_block:T_left_block_inst " "Elaborating entity \"T_left_block\" for hierarchy \"T_left_block:T_left_block_inst\"" {  } { { "tetris_top.sv" "T_left_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540042 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(191) " "Net \"OCM.data_a\" at sprite_ram.sv(191) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540050 "|tetris_top|T_left_block:T_left_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(191) " "Net \"OCM.waddr_a\" at sprite_ram.sv(191) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540050 "|tetris_top|T_left_block:T_left_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(191) " "Net \"OCM.we_a\" at sprite_ram.sv(191) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540050 "|tetris_top|T_left_block:T_left_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_down_block T_down_block:T_down_block_inst " "Elaborating entity \"T_down_block\" for hierarchy \"T_down_block:T_down_block_inst\"" {  } { { "tetris_top.sv" "T_down_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540072 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(205) " "Net \"OCM.data_a\" at sprite_ram.sv(205) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 205 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540080 "|tetris_top|T_down_block:T_down_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(205) " "Net \"OCM.waddr_a\" at sprite_ram.sv(205) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 205 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540081 "|tetris_top|T_down_block:T_down_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(205) " "Net \"OCM.we_a\" at sprite_ram.sv(205) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 205 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540081 "|tetris_top|T_down_block:T_down_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_vert_block Z_vert_block:Z_vert_block_inst " "Elaborating entity \"Z_vert_block\" for hierarchy \"Z_vert_block:Z_vert_block_inst\"" {  } { { "tetris_top.sv" "Z_vert_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540103 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(220) " "Net \"OCM.data_a\" at sprite_ram.sv(220) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 220 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540111 "|tetris_top|Z_vert_block:Z_vert_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(220) " "Net \"OCM.waddr_a\" at sprite_ram.sv(220) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 220 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540111 "|tetris_top|Z_vert_block:Z_vert_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(220) " "Net \"OCM.we_a\" at sprite_ram.sv(220) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 220 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540111 "|tetris_top|Z_vert_block:Z_vert_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_horiz_block Z_horiz_block:Z_horiz_block_inst " "Elaborating entity \"Z_horiz_block\" for hierarchy \"Z_horiz_block:Z_horiz_block_inst\"" {  } { { "tetris_top.sv" "Z_horiz_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540133 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(234) " "Net \"OCM.data_a\" at sprite_ram.sv(234) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540145 "|tetris_top|Z_horiz_block:Z_horiz_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(234) " "Net \"OCM.waddr_a\" at sprite_ram.sv(234) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540145 "|tetris_top|Z_horiz_block:Z_horiz_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(234) " "Net \"OCM.we_a\" at sprite_ram.sv(234) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540145 "|tetris_top|Z_horiz_block:Z_horiz_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_vert_block S_vert_block:S_vert_block_inst " "Elaborating entity \"S_vert_block\" for hierarchy \"S_vert_block:S_vert_block_inst\"" {  } { { "tetris_top.sv" "S_vert_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540167 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(249) " "Net \"OCM.data_a\" at sprite_ram.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540175 "|tetris_top|S_vert_block:S_vert_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(249) " "Net \"OCM.waddr_a\" at sprite_ram.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540175 "|tetris_top|S_vert_block:S_vert_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(249) " "Net \"OCM.we_a\" at sprite_ram.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540175 "|tetris_top|S_vert_block:S_vert_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_horiz_block S_horiz_block:S_horiz_block_inst " "Elaborating entity \"S_horiz_block\" for hierarchy \"S_horiz_block:S_horiz_block_inst\"" {  } { { "tetris_top.sv" "S_horiz_block_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540197 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(263) " "Net \"OCM.data_a\" at sprite_ram.sv(263) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540205 "|tetris_top|S_horiz_block:S_horiz_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(263) " "Net \"OCM.waddr_a\" at sprite_ram.sv(263) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540205 "|tetris_top|S_horiz_block:S_horiz_block_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(263) " "Net \"OCM.we_a\" at sprite_ram.sv(263) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540205 "|tetris_top|S_horiz_block:S_horiz_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris_logo tetris_logo:tetris_logo_inst " "Elaborating entity \"tetris_logo\" for hierarchy \"tetris_logo:tetris_logo_inst\"" {  } { { "tetris_top.sv" "tetris_logo_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540226 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(278) " "Net \"OCM.data_a\" at sprite_ram.sv(278) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540232 "|tetris_top|tetris_logo:tetris_logo_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(278) " "Net \"OCM.waddr_a\" at sprite_ram.sv(278) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540232 "|tetris_top|tetris_logo:tetris_logo_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(278) " "Net \"OCM.we_a\" at sprite_ram.sv(278) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540232 "|tetris_top|tetris_logo:tetris_logo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score_inst " "Elaborating entity \"score\" for hierarchy \"score:score_inst\"" {  } { { "tetris_top.sv" "score_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540254 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(292) " "Net \"OCM.data_a\" at sprite_ram.sv(292) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 292 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540267 "|tetris_top|score:score_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(292) " "Net \"OCM.waddr_a\" at sprite_ram.sv(292) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 292 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540267 "|tetris_top|score:score_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(292) " "Net \"OCM.we_a\" at sprite_ram.sv(292) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 292 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540267 "|tetris_top|score:score_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_0_digit score_0_digit:score_0_digit_inst " "Elaborating entity \"score_0_digit\" for hierarchy \"score_0_digit:score_0_digit_inst\"" {  } { { "tetris_top.sv" "score_0_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540289 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(306) " "Net \"OCM.data_a\" at sprite_ram.sv(306) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 306 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540300 "|tetris_top|score_0_digit:score_0_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(306) " "Net \"OCM.waddr_a\" at sprite_ram.sv(306) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 306 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540300 "|tetris_top|score_0_digit:score_0_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(306) " "Net \"OCM.we_a\" at sprite_ram.sv(306) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 306 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540300 "|tetris_top|score_0_digit:score_0_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_1_digit score_1_digit:score_1_digit_inst " "Elaborating entity \"score_1_digit\" for hierarchy \"score_1_digit:score_1_digit_inst\"" {  } { { "tetris_top.sv" "score_1_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540322 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(320) " "Net \"OCM.data_a\" at sprite_ram.sv(320) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 320 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540330 "|tetris_top|score_1_digit:score_1_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(320) " "Net \"OCM.waddr_a\" at sprite_ram.sv(320) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 320 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540330 "|tetris_top|score_1_digit:score_1_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(320) " "Net \"OCM.we_a\" at sprite_ram.sv(320) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 320 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540330 "|tetris_top|score_1_digit:score_1_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_2_digit score_2_digit:score_2_digit_inst " "Elaborating entity \"score_2_digit\" for hierarchy \"score_2_digit:score_2_digit_inst\"" {  } { { "tetris_top.sv" "score_2_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540352 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(334) " "Net \"OCM.data_a\" at sprite_ram.sv(334) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540360 "|tetris_top|score_2_digit:score_2_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(334) " "Net \"OCM.waddr_a\" at sprite_ram.sv(334) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540360 "|tetris_top|score_2_digit:score_2_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(334) " "Net \"OCM.we_a\" at sprite_ram.sv(334) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540360 "|tetris_top|score_2_digit:score_2_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_3_digit score_3_digit:score_3_digit_inst " "Elaborating entity \"score_3_digit\" for hierarchy \"score_3_digit:score_3_digit_inst\"" {  } { { "tetris_top.sv" "score_3_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540381 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(348) " "Net \"OCM.data_a\" at sprite_ram.sv(348) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 348 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540390 "|tetris_top|score_3_digit:score_3_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(348) " "Net \"OCM.waddr_a\" at sprite_ram.sv(348) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 348 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540391 "|tetris_top|score_3_digit:score_3_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(348) " "Net \"OCM.we_a\" at sprite_ram.sv(348) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 348 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540391 "|tetris_top|score_3_digit:score_3_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_4_digit score_4_digit:score_4_digit_inst " "Elaborating entity \"score_4_digit\" for hierarchy \"score_4_digit:score_4_digit_inst\"" {  } { { "tetris_top.sv" "score_4_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540412 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(362) " "Net \"OCM.data_a\" at sprite_ram.sv(362) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 362 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540420 "|tetris_top|score_4_digit:score_4_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(362) " "Net \"OCM.waddr_a\" at sprite_ram.sv(362) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 362 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540420 "|tetris_top|score_4_digit:score_4_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(362) " "Net \"OCM.we_a\" at sprite_ram.sv(362) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 362 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540420 "|tetris_top|score_4_digit:score_4_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_5_digit score_5_digit:score_5_digit_inst " "Elaborating entity \"score_5_digit\" for hierarchy \"score_5_digit:score_5_digit_inst\"" {  } { { "tetris_top.sv" "score_5_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540442 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(376) " "Net \"OCM.data_a\" at sprite_ram.sv(376) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 376 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540450 "|tetris_top|score_5_digit:score_5_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(376) " "Net \"OCM.waddr_a\" at sprite_ram.sv(376) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 376 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540450 "|tetris_top|score_5_digit:score_5_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(376) " "Net \"OCM.we_a\" at sprite_ram.sv(376) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 376 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540450 "|tetris_top|score_5_digit:score_5_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_6_digit score_6_digit:score_6_digit_inst " "Elaborating entity \"score_6_digit\" for hierarchy \"score_6_digit:score_6_digit_inst\"" {  } { { "tetris_top.sv" "score_6_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540472 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(390) " "Net \"OCM.data_a\" at sprite_ram.sv(390) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 390 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540477 "|tetris_top|score_6_digit:score_6_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(390) " "Net \"OCM.waddr_a\" at sprite_ram.sv(390) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 390 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540477 "|tetris_top|score_6_digit:score_6_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(390) " "Net \"OCM.we_a\" at sprite_ram.sv(390) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 390 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540477 "|tetris_top|score_6_digit:score_6_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_7_digit score_7_digit:score_7_digit_inst " "Elaborating entity \"score_7_digit\" for hierarchy \"score_7_digit:score_7_digit_inst\"" {  } { { "tetris_top.sv" "score_7_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540500 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(404) " "Net \"OCM.data_a\" at sprite_ram.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540505 "|tetris_top|score_7_digit:score_7_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(404) " "Net \"OCM.waddr_a\" at sprite_ram.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540505 "|tetris_top|score_7_digit:score_7_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(404) " "Net \"OCM.we_a\" at sprite_ram.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540505 "|tetris_top|score_7_digit:score_7_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_8_digit score_8_digit:score_8_digit_inst " "Elaborating entity \"score_8_digit\" for hierarchy \"score_8_digit:score_8_digit_inst\"" {  } { { "tetris_top.sv" "score_8_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540528 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(418) " "Net \"OCM.data_a\" at sprite_ram.sv(418) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 418 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540569 "|tetris_top|score_8_digit:score_8_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(418) " "Net \"OCM.waddr_a\" at sprite_ram.sv(418) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 418 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540569 "|tetris_top|score_8_digit:score_8_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(418) " "Net \"OCM.we_a\" at sprite_ram.sv(418) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 418 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540569 "|tetris_top|score_8_digit:score_8_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_9_digit score_9_digit:score_9_digit_inst " "Elaborating entity \"score_9_digit\" for hierarchy \"score_9_digit:score_9_digit_inst\"" {  } { { "tetris_top.sv" "score_9_digit_inst" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540591 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.data_a 0 sprite_ram.sv(432) " "Net \"OCM.data_a\" at sprite_ram.sv(432) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 432 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540599 "|tetris_top|score_9_digit:score_9_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.waddr_a 0 sprite_ram.sv(432) " "Net \"OCM.waddr_a\" at sprite_ram.sv(432) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 432 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540599 "|tetris_top|score_9_digit:score_9_digit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OCM.we_a 0 sprite_ram.sv(432) " "Net \"OCM.we_a\" at sprite_ram.sv(432) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_ram.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 432 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544837540599 "|tetris_top|score_9_digit:score_9_digit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "tetris_top.sv" "hex_inst_0" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837540620 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_0_digit:score_0_digit_inst\|OCM " "RAM logic \"score_0_digit:score_0_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 306 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_1_digit:score_1_digit_inst\|OCM " "RAM logic \"score_1_digit:score_1_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 320 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_2_digit:score_2_digit_inst\|OCM " "RAM logic \"score_2_digit:score_2_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 334 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_3_digit:score_3_digit_inst\|OCM " "RAM logic \"score_3_digit:score_3_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 348 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_4_digit:score_4_digit_inst\|OCM " "RAM logic \"score_4_digit:score_4_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 362 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_5_digit:score_5_digit_inst\|OCM " "RAM logic \"score_5_digit:score_5_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 376 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_6_digit:score_6_digit_inst\|OCM " "RAM logic \"score_6_digit:score_6_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 390 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_7_digit:score_7_digit_inst\|OCM " "RAM logic \"score_7_digit:score_7_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 404 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_8_digit:score_8_digit_inst\|OCM " "RAM logic \"score_8_digit:score_8_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 418 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "score_9_digit:score_9_digit_inst\|OCM " "RAM logic \"score_9_digit:score_9_digit_inst\|OCM\" is uninferred due to inappropriate RAM size" {  } { { "sprite_ram.sv" "OCM" { Text "C:/Users/Mihir/Desktop/final_project/sprite_ram.sv" 432 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544837612853 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1544837612853 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_0_digit_9d61d7d6.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_0_digit_9d61d7d6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612888 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_1_digit_c6faf88d.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_1_digit_c6faf88d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612890 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_2_digit_e50be521.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_2_digit_e50be521.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612892 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_3_digit_dcfb7b5f.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_3_digit_dcfb7b5f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612894 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_4_digit_5080a00e.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_4_digit_5080a00e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612899 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_5_digit_b167715d.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_5_digit_b167715d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612901 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_6_digit_7782edb6.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_6_digit_7782edb6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612905 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_7_digit_ee1bb031.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_7_digit_ee1bb031.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612907 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_8_digit_9b74c79a.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_8_digit_9b74c79a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612912 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_9_digit_71a1fb4a.hdl.mif " "Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Mihir/Desktop/final_project/db/lab8.ram0_score_9_digit_71a1fb4a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1544837612916 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "O_block:O_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"O_block:O_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 361 " "Parameter NUMWORDS_A set to 361" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_O_block_7626f5c1.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_O_block_7626f5c1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Z_horiz_block:Z_horiz_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Z_horiz_block:Z_horiz_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "S_horiz_block:S_horiz_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"S_horiz_block:S_horiz_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_S_horiz_block_19a97057.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_S_horiz_block_19a97057.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "I_horiz_block:I_horiz_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"I_horiz_block:I_horiz_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 370 " "Parameter NUMWORDS_A set to 370" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_I_horiz_block_14770736.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_I_horiz_block_14770736.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "L_right_block:L_right_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"L_right_block:L_right_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_L_right_block_6bf0f451.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_L_right_block_6bf0f451.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "J_left_block:J_left_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"J_left_block:J_left_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_J_left_block_a84668e.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_J_left_block_a84668e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T_down_block:T_down_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"T_down_block:T_down_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_T_down_block_7fac5643.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_T_down_block_7fac5643.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Z_vert_block:Z_vert_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Z_vert_block:Z_vert_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "S_vert_block:S_vert_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"S_vert_block:S_vert_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_S_vert_block_970c0940.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_S_vert_block_970c0940.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "I_vert_block:I_vert_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"I_vert_block:I_vert_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 370 " "Parameter NUMWORDS_A set to 370" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "L_down_block:L_down_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"L_down_block:L_down_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_L_down_block_592fa0e6.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_L_down_block_592fa0e6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "J_up_block:J_up_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"J_up_block:J_up_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T_left_block:T_left_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"T_left_block:T_left_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_T_left_block_b130f1e4.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_T_left_block_b130f1e4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "L_up_block:L_up_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"L_up_block:L_up_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "J_down_block:J_down_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"J_down_block:J_down_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_J_down_block_b38e96b6.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_J_down_block_b38e96b6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T_right_block:T_right_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"T_right_block:T_right_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "L_left_block:L_left_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"L_left_block:L_left_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "J_right_block:J_right_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"J_right_block:J_right_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T_up_block:T_up_block_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"T_up_block:T_up_block_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 532 " "Parameter NUMWORDS_A set to 532" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "score:score_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"score:score_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 600 " "Parameter NUMWORDS_A set to 600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_score_75a97be.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_score_75a97be.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tetris_logo:tetris_logo_inst\|OCM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tetris_logo:tetris_logo_inst\|OCM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6250 " "Parameter NUMWORDS_A set to 6250" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544837736026 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544837736026 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod2\"" {  } { { "Color_Mapper.sv" "Mod2" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 400 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 400 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:color_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:color_instance\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "choose_block:choose_block_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"choose_block:choose_block_inst\|Mod0\"" {  } { { "choose_block.sv" "Mod0" { Text "C:/Users/Mihir/Desktop/final_project/choose_block.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block_motion:block_motion_inst\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block_motion:block_motion_inst\|Div19\"" {  } { { "block_motion.sv" "Div19" { Text "C:/Users/Mihir/Desktop/final_project/block_motion.sv" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "block_motion:block_motion_inst\|Div41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"block_motion:block_motion_inst\|Div41\"" {  } { { "block_motion.sv" "Div41" { Text "C:/Users/Mihir/Desktop/final_project/block_motion.sv" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult7\"" {  } { { "Color_Mapper.sv" "Mult7" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:color_instance\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:color_instance\|Mult8\"" {  } { { "Color_Mapper.sv" "Mult8" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837736040 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544837736040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "O_block:O_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"O_block:O_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837736451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "O_block:O_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"O_block:O_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 361 " "Parameter \"NUMWORDS_A\" = \"361\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_O_block_7626f5c1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_O_block_7626f5c1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736451 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837736451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g61 " "Found entity 1: altsyncram_4g61" {  } { { "db/altsyncram_4g61.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_4g61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837736517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837736517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z_horiz_block:Z_horiz_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"Z_horiz_block:Z_horiz_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837736557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z_horiz_block:Z_horiz_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"Z_horiz_block:Z_horiz_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_Z_horiz_block_816cd92e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736557 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837736557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k771 " "Found entity 1: altsyncram_k771" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_k771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837736616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837736616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S_horiz_block:S_horiz_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"S_horiz_block:S_horiz_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837736647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S_horiz_block:S_horiz_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"S_horiz_block:S_horiz_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_S_horiz_block_19a97057.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_S_horiz_block_19a97057.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736647 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837736647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e471 " "Found entity 1: altsyncram_e471" {  } { { "db/altsyncram_e471.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_e471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837736705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837736705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I_horiz_block:I_horiz_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"I_horiz_block:I_horiz_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837736730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I_horiz_block:I_horiz_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"I_horiz_block:I_horiz_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 370 " "Parameter \"NUMWORDS_A\" = \"370\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_I_horiz_block_14770736.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_I_horiz_block_14770736.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736730 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837736730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8171.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8171.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8171 " "Found entity 1: altsyncram_8171" {  } { { "db/altsyncram_8171.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_8171.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837736789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837736789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "L_right_block:L_right_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"L_right_block:L_right_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837736821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L_right_block:L_right_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"L_right_block:L_right_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_L_right_block_6bf0f451.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_L_right_block_6bf0f451.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736821 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837736821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g671 " "Found entity 1: altsyncram_g671" {  } { { "db/altsyncram_g671.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_g671.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837736880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837736880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "J_left_block:J_left_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"J_left_block:J_left_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837736908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "J_left_block:J_left_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"J_left_block:J_left_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_J_left_block_a84668e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_J_left_block_a84668e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837736908 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837736908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3071 " "Found entity 1: altsyncram_3071" {  } { { "db/altsyncram_3071.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_3071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837736967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837736967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T_down_block:T_down_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"T_down_block:T_down_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T_down_block:T_down_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"T_down_block:T_down_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_T_down_block_7fac5643.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_T_down_block_7fac5643.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737000 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n371 " "Found entity 1: altsyncram_n371" {  } { { "db/altsyncram_n371.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_n371.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z_vert_block:Z_vert_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"Z_vert_block:Z_vert_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z_vert_block:Z_vert_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"Z_vert_block:Z_vert_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_Z_vert_block_93bd4a45.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737086 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3471 " "Found entity 1: altsyncram_3471" {  } { { "db/altsyncram_3471.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_3471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S_vert_block:S_vert_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"S_vert_block:S_vert_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S_vert_block:S_vert_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"S_vert_block:S_vert_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_S_vert_block_970c0940.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_S_vert_block_970c0940.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s071 " "Found entity 1: altsyncram_s071" {  } { { "db/altsyncram_s071.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_s071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I_vert_block:I_vert_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"I_vert_block:I_vert_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I_vert_block:I_vert_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"I_vert_block:I_vert_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 370 " "Parameter \"NUMWORDS_A\" = \"370\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_I_vert_block_9ff48d43.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737274 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m271 " "Found entity 1: altsyncram_m271" {  } { { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_m271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "L_down_block:L_down_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"L_down_block:L_down_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L_down_block:L_down_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"L_down_block:L_down_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_L_down_block_592fa0e6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_L_down_block_592fa0e6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737366 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e371 " "Found entity 1: altsyncram_e371" {  } { { "db/altsyncram_e371.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_e371.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "J_up_block:J_up_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"J_up_block:J_up_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "J_up_block:J_up_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"J_up_block:J_up_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_J_up_block_e0fad0d0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737450 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bv61 " "Found entity 1: altsyncram_bv61" {  } { { "db/altsyncram_bv61.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_bv61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T_left_block:T_left_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"T_left_block:T_left_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T_left_block:T_left_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"T_left_block:T_left_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_T_left_block_b130f1e4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_T_left_block_b130f1e4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t271 " "Found entity 1: altsyncram_t271" {  } { { "db/altsyncram_t271.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_t271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "L_up_block:L_up_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"L_up_block:L_up_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L_up_block:L_up_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"L_up_block:L_up_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_L_up_block_fdbe5b48.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737632 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tv61 " "Found entity 1: altsyncram_tv61" {  } { { "db/altsyncram_tv61.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_tv61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "J_down_block:J_down_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"J_down_block:J_down_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "J_down_block:J_down_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"J_down_block:J_down_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_J_down_block_b38e96b6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_J_down_block_b38e96b6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j371 " "Found entity 1: altsyncram_j371" {  } { { "db/altsyncram_j371.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_j371.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T_right_block:T_right_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"T_right_block:T_right_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T_right_block:T_right_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"T_right_block:T_right_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_T_right_block_fcedb0cc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737809 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kc71 " "Found entity 1: altsyncram_kc71" {  } { { "db/altsyncram_kc71.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_kc71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "L_left_block:L_left_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"L_left_block:L_left_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "L_left_block:L_left_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"L_left_block:L_left_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_L_left_block_b3b3ffb8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737901 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v571 " "Found entity 1: altsyncram_v571" {  } { { "db/altsyncram_v571.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_v571.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837737962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837737962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "J_right_block:J_right_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"J_right_block:J_right_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837737995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "J_right_block:J_right_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"J_right_block:J_right_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_J_right_block_ad1ee3dc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837737995 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837737995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qa71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qa71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qa71 " "Found entity 1: altsyncram_qa71" {  } { { "db/altsyncram_qa71.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_qa71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T_up_block:T_up_block_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"T_up_block:T_up_block_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837738156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T_up_block:T_up_block_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"T_up_block:T_up_block_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 532 " "Parameter \"NUMWORDS_A\" = \"532\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_T_up_block_f2d4ff99.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837738156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vu61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vu61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vu61 " "Found entity 1: altsyncram_vu61" {  } { { "db/altsyncram_vu61.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_vu61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score:score_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"score:score_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837738250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score:score_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"score:score_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 600 " "Parameter \"NUMWORDS_A\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_score_75a97be.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_score_75a97be.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738250 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837738250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb61 " "Found entity 1: altsyncram_bb61" {  } { { "db/altsyncram_bb61.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_bb61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris_logo:tetris_logo_inst\|altsyncram:OCM_rtl_0 " "Elaborated megafunction instantiation \"tetris_logo:tetris_logo_inst\|altsyncram:OCM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837738343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris_logo:tetris_logo_inst\|altsyncram:OCM_rtl_0 " "Instantiated megafunction \"tetris_logo:tetris_logo_inst\|altsyncram:OCM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6250 " "Parameter \"NUMWORDS_A\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_tetris_logo_74eaac8d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837738343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1671 " "Found entity 1: altsyncram_1671" {  } { { "db/altsyncram_1671.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/altsyncram_1671.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Mod1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837738490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738490 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837738490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 400 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837738880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div2 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837738880 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 400 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837738880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837738967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837738967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 400 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837739090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739090 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 400 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837739090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Mod0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837739162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739162 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837739162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_97f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_97f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_97f " "Found entity 1: alt_u_div_97f" {  } { { "db/alt_u_div_97f.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/alt_u_div_97f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837739366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739366 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837739366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "choose_block:choose_block_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"choose_block:choose_block_inst\|lpm_divide:Mod0\"" {  } { { "choose_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/choose_block.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837739485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "choose_block:choose_block_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"choose_block:choose_block_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739485 ""}  } { { "choose_block.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/choose_block.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837739485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837739612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837739612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "block_motion:block_motion_inst\|lpm_divide:Div19 " "Elaborated megafunction instantiation \"block_motion:block_motion_inst\|lpm_divide:Div19\"" {  } { { "block_motion.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/block_motion.sv" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837739666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "block_motion:block_motion_inst\|lpm_divide:Div19 " "Instantiated megafunction \"block_motion:block_motion_inst\|lpm_divide:Div19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837739667 ""}  } { { "block_motion.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/block_motion.sv" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837739667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult7\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult7 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740132 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837740132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_obt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_obt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_obt " "Found entity 1: mult_obt" {  } { { "db/mult_obt.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/mult_obt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837740194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837740194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:color_instance\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:color_instance\|lpm_mult:Mult8 " "Instantiated megafunction \"color_mapper:color_instance\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544837740235 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544837740235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core color_mapper:color_instance\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder color_mapper:color_instance\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:color_instance\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837740542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837740542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:color_instance\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:color_instance\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/Mihir/Desktop/final_project/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544837740694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837740694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:color_instance\|lpm_mult:Mult8\|altshift:external_latency_ffs color_mapper:color_instance\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:color_instance\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/Color_Mapper.sv" 194 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837740748 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544837752187 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keyboard.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/keyboard.sv" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544837752718 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544837752719 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "tetris_top.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544837798411 "|tetris_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "tetris_top.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544837798411 "|tetris_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544837798411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544837799920 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544837928633 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~8 " "Logic cell \"board:board_inst\|Add30~8\"" {  } { { "board.sv" "Add30~8" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~26 " "Logic cell \"board:board_inst\|Add30~26\"" {  } { { "board.sv" "Add30~26" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~28 " "Logic cell \"board:board_inst\|Add30~28\"" {  } { { "board.sv" "Add30~28" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~30 " "Logic cell \"board:board_inst\|Add30~30\"" {  } { { "board.sv" "Add30~30" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~32 " "Logic cell \"board:board_inst\|Add30~32\"" {  } { { "board.sv" "Add30~32" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~34 " "Logic cell \"board:board_inst\|Add30~34\"" {  } { { "board.sv" "Add30~34" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~36 " "Logic cell \"board:board_inst\|Add30~36\"" {  } { { "board.sv" "Add30~36" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~38 " "Logic cell \"board:board_inst\|Add30~38\"" {  } { { "board.sv" "Add30~38" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add30~40 " "Logic cell \"board:board_inst\|Add30~40\"" {  } { { "board.sv" "Add30~40" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 153 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~24 " "Logic cell \"board:board_inst\|Add27~24\"" {  } { { "board.sv" "Add27~24" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~26 " "Logic cell \"board:board_inst\|Add27~26\"" {  } { { "board.sv" "Add27~26" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~28 " "Logic cell \"board:board_inst\|Add27~28\"" {  } { { "board.sv" "Add27~28" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~30 " "Logic cell \"board:board_inst\|Add27~30\"" {  } { { "board.sv" "Add27~30" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~32 " "Logic cell \"board:board_inst\|Add27~32\"" {  } { { "board.sv" "Add27~32" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~34 " "Logic cell \"board:board_inst\|Add27~34\"" {  } { { "board.sv" "Add27~34" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~36 " "Logic cell \"board:board_inst\|Add27~36\"" {  } { { "board.sv" "Add27~36" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~38 " "Logic cell \"board:board_inst\|Add27~38\"" {  } { { "board.sv" "Add27~38" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add27~40 " "Logic cell \"board:board_inst\|Add27~40\"" {  } { { "board.sv" "Add27~40" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 151 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~6 " "Logic cell \"board:board_inst\|Add16~6\"" {  } { { "board.sv" "Add16~6" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~24 " "Logic cell \"board:board_inst\|Add16~24\"" {  } { { "board.sv" "Add16~24" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~26 " "Logic cell \"board:board_inst\|Add16~26\"" {  } { { "board.sv" "Add16~26" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~28 " "Logic cell \"board:board_inst\|Add16~28\"" {  } { { "board.sv" "Add16~28" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~30 " "Logic cell \"board:board_inst\|Add16~30\"" {  } { { "board.sv" "Add16~30" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~32 " "Logic cell \"board:board_inst\|Add16~32\"" {  } { { "board.sv" "Add16~32" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~34 " "Logic cell \"board:board_inst\|Add16~34\"" {  } { { "board.sv" "Add16~34" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~36 " "Logic cell \"board:board_inst\|Add16~36\"" {  } { { "board.sv" "Add16~36" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add16~38 " "Logic cell \"board:board_inst\|Add16~38\"" {  } { { "board.sv" "Add16~38" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 140 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~22 " "Logic cell \"board:board_inst\|Add28~22\"" {  } { { "board.sv" "Add28~22" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~24 " "Logic cell \"board:board_inst\|Add28~24\"" {  } { { "board.sv" "Add28~24" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~26 " "Logic cell \"board:board_inst\|Add28~26\"" {  } { { "board.sv" "Add28~26" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~28 " "Logic cell \"board:board_inst\|Add28~28\"" {  } { { "board.sv" "Add28~28" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~30 " "Logic cell \"board:board_inst\|Add28~30\"" {  } { { "board.sv" "Add28~30" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~32 " "Logic cell \"board:board_inst\|Add28~32\"" {  } { { "board.sv" "Add28~32" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~34 " "Logic cell \"board:board_inst\|Add28~34\"" {  } { { "board.sv" "Add28~34" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~36 " "Logic cell \"board:board_inst\|Add28~36\"" {  } { { "board.sv" "Add28~36" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add28~38 " "Logic cell \"board:board_inst\|Add28~38\"" {  } { { "board.sv" "Add28~38" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 152 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~8 " "Logic cell \"board:board_inst\|Add0~8\"" {  } { { "board.sv" "Add0~8" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~26 " "Logic cell \"board:board_inst\|Add0~26\"" {  } { { "board.sv" "Add0~26" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~28 " "Logic cell \"board:board_inst\|Add0~28\"" {  } { { "board.sv" "Add0~28" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~30 " "Logic cell \"board:board_inst\|Add0~30\"" {  } { { "board.sv" "Add0~30" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~32 " "Logic cell \"board:board_inst\|Add0~32\"" {  } { { "board.sv" "Add0~32" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~34 " "Logic cell \"board:board_inst\|Add0~34\"" {  } { { "board.sv" "Add0~34" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~36 " "Logic cell \"board:board_inst\|Add0~36\"" {  } { { "board.sv" "Add0~36" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~38 " "Logic cell \"board:board_inst\|Add0~38\"" {  } { { "board.sv" "Add0~38" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add0~40 " "Logic cell \"board:board_inst\|Add0~40\"" {  } { { "board.sv" "Add0~40" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~24 " "Logic cell \"board:board_inst\|Add1~24\"" {  } { { "board.sv" "Add1~24" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~26 " "Logic cell \"board:board_inst\|Add1~26\"" {  } { { "board.sv" "Add1~26" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~28 " "Logic cell \"board:board_inst\|Add1~28\"" {  } { { "board.sv" "Add1~28" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~30 " "Logic cell \"board:board_inst\|Add1~30\"" {  } { { "board.sv" "Add1~30" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~32 " "Logic cell \"board:board_inst\|Add1~32\"" {  } { { "board.sv" "Add1~32" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~34 " "Logic cell \"board:board_inst\|Add1~34\"" {  } { { "board.sv" "Add1~34" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~36 " "Logic cell \"board:board_inst\|Add1~36\"" {  } { { "board.sv" "Add1~36" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~38 " "Logic cell \"board:board_inst\|Add1~38\"" {  } { { "board.sv" "Add1~38" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""} { "Info" "ISCL_SCL_CELL_NAME" "board:board_inst\|Add1~40 " "Logic cell \"board:board_inst\|Add1~40\"" {  } { { "board.sv" "Add1~40" { Text "C:/Users/Mihir/Desktop/final_project/board.sv" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837928939 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1544837928939 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1544837929384 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1544837929384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mihir/Desktop/final_project/lab8.map.smsg " "Generated suppressed messages file C:/Users/Mihir/Desktop/final_project/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837929488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544837931634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544837931634 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "tetris_top.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837933756 "|tetris_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "tetris_top.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837933756 "|tetris_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "tetris_top.sv" "" { Text "C:/Users/Mihir/Desktop/final_project/tetris_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544837933756 "|tetris_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544837933756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45101 " "Implemented 45101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544837933757 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544837933757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44936 " "Implemented 44936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544837933757 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544837933757 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544837933757 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544837933757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544837933757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5110 " "Peak virtual memory: 5110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544837933876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 14 19:38:53 2018 " "Processing ended: Fri Dec 14 19:38:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544837933876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:47 " "Elapsed time: 00:06:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544837933876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:57 " "Total CPU time (on all processors): 00:06:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544837933876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544837933876 ""}
