<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RGB.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AutoRepeat.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AutoRepeat_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter256.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter360.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter384.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Counter384.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter384.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter384.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter384.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Duplicater.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Duplicater.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Duplicater.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Duplicater.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Duplicater.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Duplicater_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PWMEncoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PWMEncoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PWMEncoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PWMEncoder.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RGBEncoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RGBEncoder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RotaryDecoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RotaryDecoder_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Top_schematic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_schematic.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Top_schematic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_schematic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_schematic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_schematic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Top_schematic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_schematic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Top_schematic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Top_schematic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Top_schematic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_schematic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Top_schematic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_schematic.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Top_schematic.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_schematic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Top_schematic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Top_schematic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Top_schematic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Top_schematic.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Top_schematic.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Top_schematic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_schematic.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_schematic_Top_schematic_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_schematic_Top_schematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_schematic_Top_schematic_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_schematic_Top_schematic_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Top_schematic_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_schematic_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_schematic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_schematic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_schematic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_schematic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Top_schematic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_schematic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_schematic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Top_schematic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Top_schematic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_schematic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_schematic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Top_schematic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Top_schematic_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_schematic_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_schematic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_schematic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_schematic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_schematic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1366976979" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1366976979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370513463" xil_pn:in_ck="-5192853357961291925" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1370513463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AutoRepeat.vhd"/>
      <outfile xil_pn:name="Counter256.vhd"/>
      <outfile xil_pn:name="Counter360.vhd"/>
      <outfile xil_pn:name="Duplicater.vhd"/>
      <outfile xil_pn:name="PWMEncoder.vhd"/>
      <outfile xil_pn:name="RGBEncoder.vhd"/>
      <outfile xil_pn:name="RotaryDecoder.vhd"/>
      <outfile xil_pn:name="top_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1370508172" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9018485107703663411" xil_pn:start_ts="1370508172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370508174" xil_pn:in_ck="-7940494905420553265" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2238793561458549451" xil_pn:start_ts="1370508172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_schematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1366873708" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3598319284757597096" xil_pn:start_ts="1366873708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370513463" xil_pn:in_ck="-5389719573734898880" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1370513463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AutoRepeat.vhd"/>
      <outfile xil_pn:name="Counter256.vhd"/>
      <outfile xil_pn:name="Counter360.vhd"/>
      <outfile xil_pn:name="Duplicater.vhd"/>
      <outfile xil_pn:name="PWMEncoder.vhd"/>
      <outfile xil_pn:name="RGBEncoder.vhd"/>
      <outfile xil_pn:name="RotaryDecoder.vhd"/>
      <outfile xil_pn:name="Top_schematic.vhf"/>
      <outfile xil_pn:name="top_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1370513475" xil_pn:in_ck="-5389719573734898880" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="672855334387546242" xil_pn:start_ts="1370513463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_schematic_Top_schematic_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Top_schematic_Top_schematic_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1370513476" xil_pn:in_ck="743701770710348283" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4028214501920924911" xil_pn:start_ts="1370513475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_schematic_Top_schematic_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1366978264" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1366978264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370521378" xil_pn:in_ck="-7940494905420553265" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2386376346231214005" xil_pn:start_ts="1370521375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_schematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1366873414" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3598319284757597096" xil_pn:start_ts="1366873414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366873414" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1366873414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366873414" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3352016215033345801" xil_pn:start_ts="1366873414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366873565" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1366873565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366873565" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8809360442694337566" xil_pn:start_ts="1366873565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370524480" xil_pn:in_ck="8707922904755212616" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-9038925237203315422" xil_pn:start_ts="1370524459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Top_schematic.jhd"/>
      <outfile xil_pn:name="Top_schematic.lso"/>
      <outfile xil_pn:name="Top_schematic.ngc"/>
      <outfile xil_pn:name="Top_schematic.ngr"/>
      <outfile xil_pn:name="Top_schematic.prj"/>
      <outfile xil_pn:name="Top_schematic.stx"/>
      <outfile xil_pn:name="Top_schematic.syr"/>
      <outfile xil_pn:name="Top_schematic.xst"/>
      <outfile xil_pn:name="Top_schematic_Top_schematic_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Top_schematic_Top_schematic_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Top_schematic_vhdl.prj"/>
      <outfile xil_pn:name="Top_schematic_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1366980246" xil_pn:in_ck="5350574553988953" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8398106399651153221" xil_pn:start_ts="1366980246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1370524490" xil_pn:in_ck="-5377058155885793886" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4962631416040329211" xil_pn:start_ts="1370524480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_schematic.bld"/>
      <outfile xil_pn:name="Top_schematic.ngd"/>
      <outfile xil_pn:name="Top_schematic_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1370524498" xil_pn:in_ck="-5375526576900529437" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1370524490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_schematic.pcf"/>
      <outfile xil_pn:name="Top_schematic_map.map"/>
      <outfile xil_pn:name="Top_schematic_map.mrp"/>
      <outfile xil_pn:name="Top_schematic_map.ncd"/>
      <outfile xil_pn:name="Top_schematic_map.ngm"/>
      <outfile xil_pn:name="Top_schematic_map.xrpt"/>
      <outfile xil_pn:name="Top_schematic_summary.xml"/>
      <outfile xil_pn:name="Top_schematic_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1370524551" xil_pn:in_ck="8132361809080883772" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1370524498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_schematic.ncd"/>
      <outfile xil_pn:name="Top_schematic.pad"/>
      <outfile xil_pn:name="Top_schematic.par"/>
      <outfile xil_pn:name="Top_schematic.ptwx"/>
      <outfile xil_pn:name="Top_schematic.unroutes"/>
      <outfile xil_pn:name="Top_schematic.xpi"/>
      <outfile xil_pn:name="Top_schematic_pad.csv"/>
      <outfile xil_pn:name="Top_schematic_pad.txt"/>
      <outfile xil_pn:name="Top_schematic_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1370524572" xil_pn:in_ck="-7940494905420558714" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1370524551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_schematic.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_schematic.bgn"/>
      <outfile xil_pn:name="top_schematic.bit"/>
      <outfile xil_pn:name="top_schematic.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1370525685" xil_pn:in_ck="-1223817436275942288" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="820969946832651384" xil_pn:start_ts="1370525685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366980438" xil_pn:in_ck="-1223817436275942288" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="492826547926714055" xil_pn:start_ts="1366980405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1370524551" xil_pn:in_ck="-5577695002955436705" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1370524546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_schematic.twr"/>
      <outfile xil_pn:name="Top_schematic.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
