#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13602dd90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13602da80 .scope module, "systolic" "systolic" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "sys_data_in_11";
    .port_info 3 /INPUT 16 "sys_data_in_21";
    .port_info 4 /INPUT 16 "sys_data_in_31";
    .port_info 5 /INPUT 16 "sys_data_in_41";
    .port_info 6 /INPUT 1 "sys_start_1";
    .port_info 7 /INPUT 1 "sys_start_2";
    .port_info 8 /INPUT 1 "sys_start_3";
    .port_info 9 /INPUT 1 "sys_start_4";
    .port_info 10 /OUTPUT 16 "sys_data_out_41";
    .port_info 11 /OUTPUT 16 "sys_data_out_42";
    .port_info 12 /OUTPUT 16 "sys_data_out_43";
    .port_info 13 /OUTPUT 16 "sys_data_out_44";
    .port_info 14 /OUTPUT 1 "sys_valid_out_41";
    .port_info 15 /OUTPUT 1 "sys_valid_out_42";
    .port_info 16 /OUTPUT 1 "sys_valid_out_43";
    .port_info 17 /OUTPUT 1 "sys_valid_out_44";
    .port_info 18 /INPUT 16 "sys_weight_in_11";
    .port_info 19 /INPUT 16 "sys_weight_in_12";
    .port_info 20 /INPUT 16 "sys_weight_in_13";
    .port_info 21 /INPUT 16 "sys_weight_in_14";
    .port_info 22 /INPUT 1 "sys_accept_w_1";
    .port_info 23 /INPUT 1 "sys_accept_w_2";
    .port_info 24 /INPUT 1 "sys_accept_w_3";
    .port_info 25 /INPUT 1 "sys_accept_w_4";
    .port_info 26 /INPUT 1 "sys_switch_in";
    .port_info 27 /INPUT 16 "ub_rd_col_size_in";
    .port_info 28 /INPUT 1 "ub_rd_col_size_valid_in";
P_0x13602e790 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
L_0x1360b8220 .functor BUFZ 16, v0x136093c80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1360b82f0 .functor BUFZ 16, v0x13609a970_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1360b83a0 .functor BUFZ 16, v0x1360a1640_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1360b8450 .functor BUFZ 16, v0x1360a8310_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1360b8520 .functor BUFZ 1, v0x136093f80_0, C4<0>, C4<0>, C4<0>;
L_0x1360b85c0 .functor BUFZ 1, v0x13609ac50_0, C4<0>, C4<0>, C4<0>;
L_0x1360b8630 .functor BUFZ 1, v0x1360a1920_0, C4<0>, C4<0>, C4<0>;
L_0x1360b8700 .functor BUFZ 1, v0x1360a85f0_0, C4<0>, C4<0>, C4<0>;
o0x128008a00 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360a8b80_0 .net "clk", 0 0, o0x128008a00;  0 drivers
L_0x128040010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1360782f0_0 .net "pe_enabled", 3 0, L_0x128040010;  1 drivers
v0x1360a8e20_0 .net "pe_input_out_11", 15 0, v0x136041de0_0;  1 drivers
v0x1360a8eb0_0 .net "pe_input_out_12", 15 0, v0x136048b20_0;  1 drivers
v0x1360a8f40_0 .net "pe_input_out_13", 15 0, v0x13604f850_0;  1 drivers
v0x1360a8fd0_0 .net "pe_input_out_21", 15 0, v0x13605d280_0;  1 drivers
v0x1360a9060_0 .net "pe_input_out_22", 15 0, v0x136063fe0_0;  1 drivers
v0x1360a90f0_0 .net "pe_input_out_23", 15 0, v0x13606acd0_0;  1 drivers
v0x1360a9180_0 .net "pe_input_out_31", 15 0, v0x136078740_0;  1 drivers
v0x1360a9290_0 .net "pe_input_out_32", 15 0, v0x13607f4f0_0;  1 drivers
v0x1360a9320_0 .net "pe_input_out_33", 15 0, v0x1360861e0_0;  1 drivers
v0x1360a93b0_0 .net "pe_input_out_41", 15 0, v0x136093b40_0;  1 drivers
v0x1360a9450_0 .net "pe_input_out_42", 15 0, v0x13609a840_0;  1 drivers
v0x1360a94f0_0 .net "pe_input_out_43", 15 0, v0x1360a1510_0;  1 drivers
v0x1360a9590_0 .net "pe_psum_out_11", 15 0, v0x136041f60_0;  1 drivers
v0x1360a96b0_0 .net "pe_psum_out_12", 15 0, v0x136048c90_0;  1 drivers
v0x1360a97c0_0 .net "pe_psum_out_13", 15 0, v0x13604f9c0_0;  1 drivers
v0x1360a9950_0 .net "pe_psum_out_14", 15 0, v0x1360566d0_0;  1 drivers
v0x1360a9a60_0 .net "pe_psum_out_21", 15 0, v0x13605d3c0_0;  1 drivers
v0x1360a9b70_0 .net "pe_psum_out_22", 15 0, v0x136064110_0;  1 drivers
v0x1360a9c80_0 .net "pe_psum_out_23", 15 0, v0x13606ae00_0;  1 drivers
v0x1360a9d90_0 .net "pe_psum_out_24", 15 0, v0x136071af0_0;  1 drivers
v0x1360a9ea0_0 .net "pe_psum_out_31", 15 0, v0x136078870_0;  1 drivers
v0x1360a9fb0_0 .net "pe_psum_out_32", 15 0, v0x13607f610_0;  1 drivers
v0x1360aa0c0_0 .net "pe_psum_out_33", 15 0, v0x136086300_0;  1 drivers
v0x1360aa1d0_0 .net "pe_psum_out_34", 15 0, v0x13608cff0_0;  1 drivers
v0x1360aa2e0_0 .net "pe_psum_out_41", 15 0, v0x136093c80_0;  1 drivers
v0x1360aa370_0 .net "pe_psum_out_42", 15 0, v0x13609a970_0;  1 drivers
v0x1360aa400_0 .net "pe_psum_out_43", 15 0, v0x1360a1640_0;  1 drivers
v0x1360aa490_0 .net "pe_psum_out_44", 15 0, v0x1360a8310_0;  1 drivers
v0x1360aa520_0 .net "pe_switch_out_11", 0 0, v0x136042110_0;  1 drivers
v0x1360aa5b0_0 .net "pe_switch_out_12", 0 0, v0x136048e30_0;  1 drivers
v0x1360aa640_0 .net "pe_switch_out_13", 0 0, v0x13604fb60_0;  1 drivers
v0x1360a9850_0 .net "pe_switch_out_14", 0 0, v0x136056870_0;  1 drivers
v0x1360aa8d0_0 .net "pe_switch_out_21", 0 0, v0x13605d580_0;  1 drivers
v0x1360aa960_0 .net "pe_switch_out_22", 0 0, v0x1360642b0_0;  1 drivers
v0x1360aa9f0_0 .net "pe_switch_out_23", 0 0, v0x13606afa0_0;  1 drivers
v0x1360aaa80_0 .net "pe_switch_out_24", 0 0, v0x136071cb0_0;  1 drivers
v0x1360aab10_0 .net "pe_switch_out_31", 0 0, v0x136078a50_0;  1 drivers
v0x1360aaba0_0 .net "pe_switch_out_32", 0 0, v0x13607f7d0_0;  1 drivers
v0x1360aac30_0 .net "pe_switch_out_33", 0 0, v0x1360864c0_0;  1 drivers
v0x1360aacc0_0 .net "pe_switch_out_34", 0 0, v0x13608d1b0_0;  1 drivers
v0x1360aad50_0 .net "pe_switch_out_41", 0 0, v0x136093e60_0;  1 drivers
v0x1360aade0_0 .net "pe_switch_out_42", 0 0, v0x13609ab30_0;  1 drivers
v0x1360aae70_0 .net "pe_switch_out_43", 0 0, v0x1360a1800_0;  1 drivers
v0x1360aaf00_0 .net "pe_switch_out_44", 0 0, v0x1360a84d0_0;  1 drivers
v0x1360aaf90_0 .net "pe_valid_out_11", 0 0, v0x136042250_0;  1 drivers
v0x1360ab060_0 .net "pe_valid_out_12", 0 0, v0x136048f50_0;  1 drivers
v0x1360ab130_0 .net "pe_valid_out_13", 0 0, v0x13604fc80_0;  1 drivers
v0x1360ab200_0 .net "pe_valid_out_14", 0 0, v0x136056990_0;  1 drivers
v0x1360ab290_0 .net "pe_valid_out_21", 0 0, v0x13605d6c0_0;  1 drivers
v0x1360ab360_0 .net "pe_valid_out_22", 0 0, v0x1360643e0_0;  1 drivers
v0x1360ab430_0 .net "pe_valid_out_23", 0 0, v0x13606b0d0_0;  1 drivers
v0x1360ab500_0 .net "pe_valid_out_24", 0 0, v0x136071dd0_0;  1 drivers
v0x1360ab590_0 .net "pe_valid_out_31", 0 0, v0x136078b70_0;  1 drivers
v0x1360ab660_0 .net "pe_valid_out_32", 0 0, v0x13607f8f0_0;  1 drivers
v0x1360ab730_0 .net "pe_valid_out_33", 0 0, v0x1360865e0_0;  1 drivers
v0x1360ab800_0 .net "pe_valid_out_34", 0 0, v0x13608d2d0_0;  1 drivers
v0x1360ab890_0 .net "pe_valid_out_41", 0 0, v0x136093f80_0;  1 drivers
v0x1360ab960_0 .net "pe_valid_out_42", 0 0, v0x13609ac50_0;  1 drivers
v0x1360aba30_0 .net "pe_valid_out_43", 0 0, v0x1360a1920_0;  1 drivers
v0x1360abb00_0 .net "pe_valid_out_44", 0 0, v0x1360a85f0_0;  1 drivers
v0x1360abb90_0 .net "pe_weight_out_11", 15 0, v0x1360423a0_0;  1 drivers
v0x1360abc60_0 .net "pe_weight_out_12", 15 0, v0x136049070_0;  1 drivers
v0x1360abd30_0 .net "pe_weight_out_13", 15 0, v0x13604fda0_0;  1 drivers
v0x1360aa710_0 .net "pe_weight_out_14", 15 0, v0x136056ab0_0;  1 drivers
v0x1360aa7e0_0 .net "pe_weight_out_21", 15 0, v0x13605d800_0;  1 drivers
v0x1360abdc0_0 .net "pe_weight_out_22", 15 0, v0x136064530_0;  1 drivers
v0x1360abe90_0 .net "pe_weight_out_23", 15 0, v0x13606b220_0;  1 drivers
v0x1360abf60_0 .net "pe_weight_out_24", 15 0, v0x136071f10_0;  1 drivers
v0x1360abff0_0 .net "pe_weight_out_31", 15 0, v0x136078cb0_0;  1 drivers
v0x1360ac080_0 .net "pe_weight_out_32", 15 0, v0x13607fa10_0;  1 drivers
v0x1360ac150_0 .net "pe_weight_out_33", 15 0, v0x136086700_0;  1 drivers
v0x1360ac220_0 .net "pe_weight_out_34", 15 0, v0x13608d3f0_0;  1 drivers
o0x128008c10 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360ac2f0_0 .net "rst", 0 0, o0x128008c10;  0 drivers
o0x128008a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x136078dd0_0 .net "sys_accept_w_1", 0 0, o0x128008a30;  0 drivers
o0x1280098d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360ac600_0 .net "sys_accept_w_2", 0 0, o0x1280098d0;  0 drivers
o0x12800a6e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360ac710_0 .net "sys_accept_w_3", 0 0, o0x12800a6e0;  0 drivers
o0x12800b4f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360ac820_0 .net "sys_accept_w_4", 0 0, o0x12800b4f0;  0 drivers
o0x1280088e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360ac930_0 .net "sys_data_in_11", 15 0, o0x1280088e0;  0 drivers
o0x12800c1e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360ac9c0_0 .net "sys_data_in_21", 15 0, o0x12800c1e0;  0 drivers
o0x12800f840 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360aca50_0 .net "sys_data_in_31", 15 0, o0x12800f840;  0 drivers
o0x128012ea0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360acae0_0 .net "sys_data_in_41", 15 0, o0x128012ea0;  0 drivers
v0x1360acb70_0 .net "sys_data_out_41", 15 0, L_0x1360b8220;  1 drivers
v0x1360acc00_0 .net "sys_data_out_42", 15 0, L_0x1360b82f0;  1 drivers
v0x1360acc90_0 .net "sys_data_out_43", 15 0, L_0x1360b83a0;  1 drivers
v0x1360acd20_0 .net "sys_data_out_44", 15 0, L_0x1360b8450;  1 drivers
o0x128008b50 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360acdb0_0 .net "sys_start_1", 0 0, o0x128008b50;  0 drivers
o0x12800c3c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360ace40_0 .net "sys_start_2", 0 0, o0x12800c3c0;  0 drivers
o0x12800fa20 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360aced0_0 .net "sys_start_3", 0 0, o0x12800fa20;  0 drivers
o0x128013080 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360acf60_0 .net "sys_start_4", 0 0, o0x128013080;  0 drivers
o0x128008af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360acff0_0 .net "sys_switch_in", 0 0, o0x128008af0;  0 drivers
v0x1360ad080_0 .net "sys_valid_out_41", 0 0, L_0x1360b8520;  1 drivers
v0x1360ad110_0 .net "sys_valid_out_42", 0 0, L_0x1360b85c0;  1 drivers
v0x1360ad1a0_0 .net "sys_valid_out_43", 0 0, L_0x1360b8630;  1 drivers
v0x1360ad230_0 .net "sys_valid_out_44", 0 0, L_0x1360b8700;  1 drivers
o0x128008bb0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360ad2c0_0 .net "sys_weight_in_11", 15 0, o0x128008bb0;  0 drivers
o0x1280099f0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360ad350_0 .net "sys_weight_in_12", 15 0, o0x1280099f0;  0 drivers
o0x12800a800 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360ad3e0_0 .net "sys_weight_in_13", 15 0, o0x12800a800;  0 drivers
o0x12800b610 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360ad470_0 .net "sys_weight_in_14", 15 0, o0x12800b610;  0 drivers
o0x128015e10 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1360ad500_0 .net "ub_rd_col_size_in", 15 0, o0x128015e10;  0 drivers
o0x128015e40 .functor BUFZ 1, C4<z>; HiZ drive
v0x1360ad590_0 .net "ub_rd_col_size_valid_in", 0 0, o0x128015e40;  0 drivers
L_0x1360ae030 .part L_0x128040010, 0, 1;
L_0x1360aeb10 .part L_0x128040010, 1, 1;
L_0x1360af5b0 .part L_0x128040010, 2, 1;
L_0x1360b00f0 .part L_0x128040010, 3, 1;
L_0x1360b0b30 .part L_0x128040010, 0, 1;
L_0x1360b15c0 .part L_0x128040010, 1, 1;
L_0x1360b2060 .part L_0x128040010, 2, 1;
L_0x1360b2ba0 .part L_0x128040010, 3, 1;
L_0x1360b35e0 .part L_0x128040010, 0, 1;
L_0x1360b4090 .part L_0x128040010, 1, 1;
L_0x1360b4b30 .part L_0x128040010, 2, 1;
L_0x1360b55f0 .part L_0x128040010, 3, 1;
L_0x1360b6050 .part L_0x128040010, 0, 1;
L_0x1360b6b00 .part L_0x128040010, 1, 1;
L_0x1360b75a0 .part L_0x128040010, 2, 1;
L_0x1360b8160 .part L_0x128040010, 3, 1;
S_0x13602d460 .scope module, "pe11" "pe" 3 153, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x13602bef0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x136041980_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x136041a30_0 .net/s "mac_out", 15 0, L_0x1360adf10;  1 drivers
v0x136041b10_0 .net/s "mult_out", 15 0, L_0x1360ad990;  1 drivers
v0x136041c20_0 .net "pe_accept_w_in", 0 0, o0x128008a30;  alias, 0 drivers
v0x136041cb0_0 .net "pe_enabled", 0 0, L_0x1360ae030;  1 drivers
v0x136041d40_0 .net/s "pe_input_in", 15 0, o0x1280088e0;  alias, 0 drivers
v0x136041de0_0 .var/s "pe_input_out", 15 0;
L_0x128040058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136041e80_0 .net/s "pe_psum_in", 15 0, L_0x128040058;  1 drivers
v0x136041f60_0 .var/s "pe_psum_out", 15 0;
v0x136042070_0 .net "pe_switch_in", 0 0, o0x128008af0;  alias, 0 drivers
v0x136042110_0 .var "pe_switch_out", 0 0;
v0x1360421b0_0 .net "pe_valid_in", 0 0, o0x128008b50;  alias, 0 drivers
v0x136042250_0 .var "pe_valid_out", 0 0;
v0x1360422f0_0 .net/s "pe_weight_in", 15 0, o0x128008bb0;  alias, 0 drivers
v0x1360423a0_0 .var/s "pe_weight_out", 15 0;
v0x136042450_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x1360424f0_0 .var/s "weight_reg_active", 15 0;
v0x136042680_0 .var/s "weight_reg_inactive", 15 0;
E_0x13602be60 .event posedge, v0x136042450_0, v0x136041980_0;
S_0x136023790 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x13602d460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13602ea90 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x13602ead0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x13602eb10 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x13602eb50 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x13602eb90 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x13602ebd0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x13602ec10 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x13602ec50 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x13602ec90 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x13602ecd0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x13602ed10 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x13603f490_0 .net/s *"_ivl_0", 16 0, L_0x1360ada30;  1 drivers
v0x13603f550_0 .net/s *"_ivl_2", 16 0, L_0x1360adb30;  1 drivers
v0x13603f5f0_0 .net "ina", 15 0, L_0x1360ad990;  alias, 1 drivers
v0x13603f6c0_0 .net "inaz", 15 0, L_0x1360add90;  1 drivers
v0x13603f770_0 .net "inb", 15 0, L_0x128040058;  alias, 1 drivers
v0x13603f840_0 .net "inbz", 15 0, L_0x1360ade30;  1 drivers
v0x13603f8f0_0 .net "out", 15 0, L_0x1360adf10;  alias, 1 drivers
v0x13603f9a0_0 .net "overflow", 0 0, v0x13603f3c0_0;  1 drivers
v0x13603fa50_0 .net/s "res", 16 0, L_0x1360adc10;  1 drivers
L_0x1360ada30 .extend/s 17, L_0x1360add90;
L_0x1360adb30 .extend/s 17, L_0x1360ade30;
L_0x1360adc10 .arith/sum 17, L_0x1360ada30, L_0x1360adb30;
S_0x136027560 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x136023790;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13602c760 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13602c7a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13602c7e0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13602c820 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13602c860 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136005800_0 .net "in", 15 0, L_0x1360ad990;  alias, 1 drivers
v0x13603d240_0 .var "ini", 7 0;
v0x13603d2f0_0 .var "inr", 15 0;
v0x13603d3b0_0 .net "out", 15 0, L_0x1360add90;  alias, 1 drivers
v0x13603d460_0 .var "outf", 7 0;
v0x13603d550_0 .var "outi", 7 0;
v0x13603d600_0 .var "overflow", 0 0;
L_0x1360add90 .concat [ 8 8 0 0], v0x13603d460_0, v0x13603d550_0;
S_0x136017650 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136027560;
 .timescale -9 -12;
E_0x13600da40 .event anyedge, v0x136005800_0;
S_0x13601b420 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136027560;
 .timescale -9 -12;
E_0x136025d00 .event anyedge, v0x13603d2f0_0, v0x13603d240_0;
S_0x13603d6d0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x136023790;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13603d8a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13603d8e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13603d920 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13603d960 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13603d9a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13603e080_0 .net "in", 15 0, L_0x128040058;  alias, 1 drivers
v0x13603e110_0 .var "ini", 7 0;
v0x13603e1c0_0 .var "inr", 15 0;
v0x13603e280_0 .net "out", 15 0, L_0x1360ade30;  alias, 1 drivers
v0x13603e330_0 .var "outf", 7 0;
v0x13603e420_0 .var "outi", 7 0;
v0x13603e4d0_0 .var "overflow", 0 0;
L_0x1360ade30 .concat [ 8 8 0 0], v0x13603e330_0, v0x13603e420_0;
S_0x13603dc90 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13603d6d0;
 .timescale -9 -12;
E_0x13603de50 .event anyedge, v0x13603e080_0;
S_0x13603deb0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13603d6d0;
 .timescale -9 -12;
E_0x13603da20 .event anyedge, v0x13603e1c0_0, v0x13603e110_0;
S_0x13603e5a0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x136023790;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13603e760 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13603e7a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13603e7e0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x13603e820 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13603e860 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13603ef70_0 .net "in", 16 0, L_0x1360adc10;  alias, 1 drivers
v0x13603f000_0 .var "ini", 8 0;
v0x13603f0b0_0 .var "inr", 16 0;
v0x13603f170_0 .net "out", 15 0, L_0x1360adf10;  alias, 1 drivers
v0x13603f220_0 .var "outf", 7 0;
v0x13603f310_0 .var "outi", 7 0;
v0x13603f3c0_0 .var "overflow", 0 0;
L_0x1360adf10 .concat [ 8 8 0 0], v0x13603f220_0, v0x13603f310_0;
S_0x13603ebb0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13603e5a0;
 .timescale -9 -12;
E_0x13603ed70 .event anyedge, v0x13603ef70_0;
S_0x13603edb0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13603e5a0;
 .timescale -9 -12;
E_0x13603eae0 .event anyedge, v0x13603f0b0_0, v0x13603f000_0;
S_0x13603fb80 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x13602d460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13603fd40 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x13603fd80 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x13603fdc0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x13603fe00 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x13603fe40 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x13603fe80 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x13603fec0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x13603ff00 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x13603ff40 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x136041450_0 .net/s *"_ivl_0", 31 0, L_0x136020380;  1 drivers
v0x136041510_0 .net/s *"_ivl_2", 31 0, L_0x1360ad750;  1 drivers
v0x1360415b0_0 .net "ina", 15 0, o0x1280088e0;  alias, 0 drivers
v0x136041660_0 .net "inb", 15 0, v0x1360424f0_0;  1 drivers
v0x136041710_0 .net "out", 15 0, L_0x1360ad990;  alias, 1 drivers
v0x1360417f0_0 .net "overflow", 0 0, v0x136041380_0;  1 drivers
v0x136041880_0 .net/s "res", 31 0, L_0x1360ad830;  1 drivers
L_0x136020380 .extend/s 32, o0x1280088e0;
L_0x1360ad750 .extend/s 32, v0x1360424f0_0;
L_0x1360ad830 .arith/mult 32, L_0x136020380, L_0x1360ad750;
S_0x136040400 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x13603fb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360405c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136040600 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x136040640 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136040680 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360406c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136040f20_0 .net "in", 31 0, L_0x1360ad830;  alias, 1 drivers
v0x136040fb0_0 .var "ini", 15 0;
v0x136041060_0 .var "inr", 23 0;
v0x136041120_0 .net "out", 15 0, L_0x1360ad990;  alias, 1 drivers
v0x136041200_0 .var "outf", 7 0;
v0x1360412d0_0 .var "outi", 7 0;
v0x136041380_0 .var "overflow", 0 0;
L_0x1360ad990 .concat [ 8 8 0 0], v0x136041200_0, v0x1360412d0_0;
S_0x136040980 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x136040400;
 .timescale -9 -12;
S_0x136040b40 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136040980;
 .timescale -9 -12;
E_0x136040d00 .event anyedge, v0x136040f20_0, v0x136041060_0;
S_0x136040d50 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136040400;
 .timescale -9 -12;
E_0x1360408b0 .event anyedge, v0x136041060_0, v0x136040fb0_0;
S_0x1360427e0 .scope module, "pe12" "pe" 3 174, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x13602bdf0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x136048680_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x136048720_0 .net/s "mac_out", 15 0, L_0x1360ae9f0;  1 drivers
v0x1360487f0_0 .net/s "mult_out", 15 0, L_0x1360ae470;  1 drivers
v0x136048900_0 .net "pe_accept_w_in", 0 0, o0x1280098d0;  alias, 0 drivers
v0x1360489a0_0 .net "pe_enabled", 0 0, L_0x1360aeb10;  1 drivers
v0x136048a40_0 .net/s "pe_input_in", 15 0, v0x136041de0_0;  alias, 1 drivers
v0x136048b20_0 .var/s "pe_input_out", 15 0;
L_0x1280400a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x136048bb0_0 .net/s "pe_psum_in", 15 0, L_0x1280400a0;  1 drivers
v0x136048c90_0 .var/s "pe_psum_out", 15 0;
v0x136048da0_0 .net "pe_switch_in", 0 0, v0x136042110_0;  alias, 1 drivers
v0x136048e30_0 .var "pe_switch_out", 0 0;
v0x136048ec0_0 .net "pe_valid_in", 0 0, v0x136042250_0;  alias, 1 drivers
v0x136048f50_0 .var "pe_valid_out", 0 0;
v0x136048fe0_0 .net/s "pe_weight_in", 15 0, o0x1280099f0;  alias, 0 drivers
v0x136049070_0 .var/s "pe_weight_out", 15 0;
v0x136049120_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x1360491d0_0 .var/s "weight_reg_active", 15 0;
v0x136049380_0 .var/s "weight_reg_inactive", 15 0;
S_0x136042c30 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x1360427e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136042df0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x136042e30 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x136042e70 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136042eb0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136042ef0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x136042f30 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x136042f70 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136042fb0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136042ff0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x136043030 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x136043070 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136046190_0 .net/s *"_ivl_0", 16 0, L_0x1360ae510;  1 drivers
v0x136046250_0 .net/s *"_ivl_2", 16 0, L_0x1360ae610;  1 drivers
v0x1360462f0_0 .net "ina", 15 0, L_0x1360ae470;  alias, 1 drivers
v0x1360463c0_0 .net "inaz", 15 0, L_0x1360ae870;  1 drivers
v0x136046470_0 .net "inb", 15 0, L_0x1280400a0;  alias, 1 drivers
v0x136046540_0 .net "inbz", 15 0, L_0x1360ae910;  1 drivers
v0x1360465f0_0 .net "out", 15 0, L_0x1360ae9f0;  alias, 1 drivers
v0x1360466a0_0 .net "overflow", 0 0, v0x1360460c0_0;  1 drivers
v0x136046750_0 .net/s "res", 16 0, L_0x1360ae6f0;  1 drivers
L_0x1360ae510 .extend/s 17, L_0x1360ae870;
L_0x1360ae610 .extend/s 17, L_0x1360ae910;
L_0x1360ae6f0 .arith/sum 17, L_0x1360ae510, L_0x1360ae610;
S_0x136043570 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x136042c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136043730 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136043770 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360437b0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x1360437f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136043830 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136043eb0_0 .net "in", 15 0, L_0x1360ae470;  alias, 1 drivers
v0x136043f40_0 .var "ini", 7 0;
v0x136043ff0_0 .var "inr", 15 0;
v0x1360440b0_0 .net "out", 15 0, L_0x1360ae870;  alias, 1 drivers
v0x136044160_0 .var "outf", 7 0;
v0x136044250_0 .var "outi", 7 0;
v0x136044300_0 .var "overflow", 0 0;
L_0x1360ae870 .concat [ 8 8 0 0], v0x136044160_0, v0x136044250_0;
S_0x136043ac0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136043570;
 .timescale -9 -12;
E_0x136043c80 .event anyedge, v0x136043eb0_0;
S_0x136043ce0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136043570;
 .timescale -9 -12;
E_0x1360438b0 .event anyedge, v0x136043ff0_0, v0x136043f40_0;
S_0x1360443d0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x136042c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360445a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x1360445e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136044620 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136044660 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360446a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136044d80_0 .net "in", 15 0, L_0x1280400a0;  alias, 1 drivers
v0x136044e10_0 .var "ini", 7 0;
v0x136044ec0_0 .var "inr", 15 0;
v0x136044f80_0 .net "out", 15 0, L_0x1360ae910;  alias, 1 drivers
v0x136045030_0 .var "outf", 7 0;
v0x136045120_0 .var "outi", 7 0;
v0x1360451d0_0 .var "overflow", 0 0;
L_0x1360ae910 .concat [ 8 8 0 0], v0x136045030_0, v0x136045120_0;
S_0x136044990 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x1360443d0;
 .timescale -9 -12;
E_0x136044b50 .event anyedge, v0x136044d80_0;
S_0x136044bb0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360443d0;
 .timescale -9 -12;
E_0x136044720 .event anyedge, v0x136044ec0_0, v0x136044e10_0;
S_0x1360452a0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x136042c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136045460 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360454a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360454e0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x136045520 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136045560 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136045c70_0 .net "in", 16 0, L_0x1360ae6f0;  alias, 1 drivers
v0x136045d00_0 .var "ini", 8 0;
v0x136045db0_0 .var "inr", 16 0;
v0x136045e70_0 .net "out", 15 0, L_0x1360ae9f0;  alias, 1 drivers
v0x136045f20_0 .var "outf", 7 0;
v0x136046010_0 .var "outi", 7 0;
v0x1360460c0_0 .var "overflow", 0 0;
L_0x1360ae9f0 .concat [ 8 8 0 0], v0x136045f20_0, v0x136046010_0;
S_0x1360458b0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x1360452a0;
 .timescale -9 -12;
E_0x136045a70 .event anyedge, v0x136045c70_0;
S_0x136045ab0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360452a0;
 .timescale -9 -12;
E_0x1360457e0 .event anyedge, v0x136045db0_0, v0x136045d00_0;
S_0x136046880 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x1360427e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136046a40 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x136046a80 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136046ac0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x136046b00 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x136046b40 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x136046b80 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136046bc0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x136046c00 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x136046c40 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x136048150_0 .net/s *"_ivl_0", 31 0, L_0x1360ae130;  1 drivers
v0x136048210_0 .net/s *"_ivl_2", 31 0, L_0x1360ae250;  1 drivers
v0x1360482b0_0 .net "ina", 15 0, v0x136041de0_0;  alias, 1 drivers
v0x136048380_0 .net "inb", 15 0, v0x1360491d0_0;  1 drivers
v0x136048410_0 .net "out", 15 0, L_0x1360ae470;  alias, 1 drivers
v0x1360484f0_0 .net "overflow", 0 0, v0x136048080_0;  1 drivers
v0x136048580_0 .net/s "res", 31 0, L_0x1360ae310;  1 drivers
L_0x1360ae130 .extend/s 32, v0x136041de0_0;
L_0x1360ae250 .extend/s 32, v0x1360491d0_0;
L_0x1360ae310 .arith/mult 32, L_0x1360ae130, L_0x1360ae250;
S_0x136047100 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x136046880;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360472c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136047300 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x136047340 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136047380 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360473c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136047c20_0 .net "in", 31 0, L_0x1360ae310;  alias, 1 drivers
v0x136047cb0_0 .var "ini", 15 0;
v0x136047d60_0 .var "inr", 23 0;
v0x136047e20_0 .net "out", 15 0, L_0x1360ae470;  alias, 1 drivers
v0x136047f00_0 .var "outf", 7 0;
v0x136047fd0_0 .var "outi", 7 0;
v0x136048080_0 .var "overflow", 0 0;
L_0x1360ae470 .concat [ 8 8 0 0], v0x136047f00_0, v0x136047fd0_0;
S_0x136047680 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x136047100;
 .timescale -9 -12;
S_0x136047840 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136047680;
 .timescale -9 -12;
E_0x136047a00 .event anyedge, v0x136047c20_0, v0x136047d60_0;
S_0x136047a50 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136047100;
 .timescale -9 -12;
E_0x1360475b0 .event anyedge, v0x136047d60_0, v0x136047cb0_0;
S_0x1360494f0 .scope module, "pe13" "pe" 3 195, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x136042a70 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x13604f3a0_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x13604f480_0 .net/s "mac_out", 15 0, L_0x1360af4b0;  1 drivers
v0x13604f550_0 .net/s "mult_out", 15 0, L_0x1360aef30;  1 drivers
v0x13604f660_0 .net "pe_accept_w_in", 0 0, o0x12800a6e0;  alias, 0 drivers
v0x13604f6f0_0 .net "pe_enabled", 0 0, L_0x1360af5b0;  1 drivers
v0x13604f780_0 .net/s "pe_input_in", 15 0, v0x136048b20_0;  alias, 1 drivers
v0x13604f850_0 .var/s "pe_input_out", 15 0;
L_0x1280400e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13604f8e0_0 .net/s "pe_psum_in", 15 0, L_0x1280400e8;  1 drivers
v0x13604f9c0_0 .var/s "pe_psum_out", 15 0;
v0x13604fad0_0 .net "pe_switch_in", 0 0, v0x136048e30_0;  alias, 1 drivers
v0x13604fb60_0 .var "pe_switch_out", 0 0;
v0x13604fbf0_0 .net "pe_valid_in", 0 0, v0x136048f50_0;  alias, 1 drivers
v0x13604fc80_0 .var "pe_valid_out", 0 0;
v0x13604fd10_0 .net/s "pe_weight_in", 15 0, o0x12800a800;  alias, 0 drivers
v0x13604fda0_0 .var/s "pe_weight_out", 15 0;
v0x13604fe50_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x13604ff20_0 .var/s "weight_reg_active", 15 0;
v0x1360500d0_0 .var/s "weight_reg_inactive", 15 0;
S_0x136049950 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x1360494f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136049b10 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x136049b50 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x136049b90 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136049bd0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136049c10 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x136049c50 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x136049c90 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136049cd0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136049d10 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x136049d50 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x136049d90 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x13604ceb0_0 .net/s *"_ivl_0", 16 0, L_0x1360aefd0;  1 drivers
v0x13604cf70_0 .net/s *"_ivl_2", 16 0, L_0x1360af0d0;  1 drivers
v0x13604d010_0 .net "ina", 15 0, L_0x1360aef30;  alias, 1 drivers
v0x13604d0e0_0 .net "inaz", 15 0, L_0x1360af330;  1 drivers
v0x13604d190_0 .net "inb", 15 0, L_0x1280400e8;  alias, 1 drivers
v0x13604d260_0 .net "inbz", 15 0, L_0x1360af3d0;  1 drivers
v0x13604d310_0 .net "out", 15 0, L_0x1360af4b0;  alias, 1 drivers
v0x13604d3c0_0 .net "overflow", 0 0, v0x13604cde0_0;  1 drivers
v0x13604d470_0 .net/s "res", 16 0, L_0x1360af1b0;  1 drivers
L_0x1360aefd0 .extend/s 17, L_0x1360af330;
L_0x1360af0d0 .extend/s 17, L_0x1360af3d0;
L_0x1360af1b0 .arith/sum 17, L_0x1360aefd0, L_0x1360af0d0;
S_0x13604a290 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x136049950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13604a450 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13604a490 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13604a4d0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13604a510 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13604a550 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13604abd0_0 .net "in", 15 0, L_0x1360aef30;  alias, 1 drivers
v0x13604ac60_0 .var "ini", 7 0;
v0x13604ad10_0 .var "inr", 15 0;
v0x13604add0_0 .net "out", 15 0, L_0x1360af330;  alias, 1 drivers
v0x13604ae80_0 .var "outf", 7 0;
v0x13604af70_0 .var "outi", 7 0;
v0x13604b020_0 .var "overflow", 0 0;
L_0x1360af330 .concat [ 8 8 0 0], v0x13604ae80_0, v0x13604af70_0;
S_0x13604a7e0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13604a290;
 .timescale -9 -12;
E_0x13604a9a0 .event anyedge, v0x13604abd0_0;
S_0x13604aa00 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13604a290;
 .timescale -9 -12;
E_0x13604a5d0 .event anyedge, v0x13604ad10_0, v0x13604ac60_0;
S_0x13604b0f0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x136049950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13604b2c0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13604b300 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13604b340 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13604b380 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13604b3c0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13604baa0_0 .net "in", 15 0, L_0x1280400e8;  alias, 1 drivers
v0x13604bb30_0 .var "ini", 7 0;
v0x13604bbe0_0 .var "inr", 15 0;
v0x13604bca0_0 .net "out", 15 0, L_0x1360af3d0;  alias, 1 drivers
v0x13604bd50_0 .var "outf", 7 0;
v0x13604be40_0 .var "outi", 7 0;
v0x13604bef0_0 .var "overflow", 0 0;
L_0x1360af3d0 .concat [ 8 8 0 0], v0x13604bd50_0, v0x13604be40_0;
S_0x13604b6b0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13604b0f0;
 .timescale -9 -12;
E_0x13604b870 .event anyedge, v0x13604baa0_0;
S_0x13604b8d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13604b0f0;
 .timescale -9 -12;
E_0x13604b440 .event anyedge, v0x13604bbe0_0, v0x13604bb30_0;
S_0x13604bfc0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x136049950;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13604c180 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13604c1c0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13604c200 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x13604c240 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13604c280 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13604c990_0 .net "in", 16 0, L_0x1360af1b0;  alias, 1 drivers
v0x13604ca20_0 .var "ini", 8 0;
v0x13604cad0_0 .var "inr", 16 0;
v0x13604cb90_0 .net "out", 15 0, L_0x1360af4b0;  alias, 1 drivers
v0x13604cc40_0 .var "outf", 7 0;
v0x13604cd30_0 .var "outi", 7 0;
v0x13604cde0_0 .var "overflow", 0 0;
L_0x1360af4b0 .concat [ 8 8 0 0], v0x13604cc40_0, v0x13604cd30_0;
S_0x13604c5d0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13604bfc0;
 .timescale -9 -12;
E_0x13604c790 .event anyedge, v0x13604c990_0;
S_0x13604c7d0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13604bfc0;
 .timescale -9 -12;
E_0x13604c500 .event anyedge, v0x13604cad0_0, v0x13604ca20_0;
S_0x13604d5a0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x1360494f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13604d760 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x13604d7a0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x13604d7e0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x13604d820 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x13604d860 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x13604d8a0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x13604d8e0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x13604d920 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x13604d960 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x13604ee70_0 .net/s *"_ivl_0", 31 0, L_0x1360aebd0;  1 drivers
v0x13604ef30_0 .net/s *"_ivl_2", 31 0, L_0x1360aed10;  1 drivers
v0x13604efd0_0 .net "ina", 15 0, v0x136048b20_0;  alias, 1 drivers
v0x13604f0a0_0 .net "inb", 15 0, v0x13604ff20_0;  1 drivers
v0x13604f130_0 .net "out", 15 0, L_0x1360aef30;  alias, 1 drivers
v0x13604f210_0 .net "overflow", 0 0, v0x13604eda0_0;  1 drivers
v0x13604f2a0_0 .net/s "res", 31 0, L_0x1360aedd0;  1 drivers
L_0x1360aebd0 .extend/s 32, v0x136048b20_0;
L_0x1360aed10 .extend/s 32, v0x13604ff20_0;
L_0x1360aedd0 .arith/mult 32, L_0x1360aebd0, L_0x1360aed10;
S_0x13604de20 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x13604d5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13604dfe0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13604e020 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x13604e060 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x13604e0a0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13604e0e0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13604e940_0 .net "in", 31 0, L_0x1360aedd0;  alias, 1 drivers
v0x13604e9d0_0 .var "ini", 15 0;
v0x13604ea80_0 .var "inr", 23 0;
v0x13604eb40_0 .net "out", 15 0, L_0x1360aef30;  alias, 1 drivers
v0x13604ec20_0 .var "outf", 7 0;
v0x13604ecf0_0 .var "outi", 7 0;
v0x13604eda0_0 .var "overflow", 0 0;
L_0x1360aef30 .concat [ 8 8 0 0], v0x13604ec20_0, v0x13604ecf0_0;
S_0x13604e3a0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x13604de20;
 .timescale -9 -12;
S_0x13604e560 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x13604e3a0;
 .timescale -9 -12;
E_0x13604e720 .event anyedge, v0x13604e940_0, v0x13604ea80_0;
S_0x13604e770 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13604de20;
 .timescale -9 -12;
E_0x13604e2d0 .event anyedge, v0x13604ea80_0, v0x13604e9d0_0;
S_0x136050230 .scope module, "pe14" "pe" 3 216, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x1360503f0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x1360560d0_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x136056170_0 .net/s "mac_out", 15 0, L_0x1360affb0;  1 drivers
v0x136056250_0 .net/s "mult_out", 15 0, L_0x1360afa30;  1 drivers
v0x136056360_0 .net "pe_accept_w_in", 0 0, o0x12800b4f0;  alias, 0 drivers
v0x1360563f0_0 .net "pe_enabled", 0 0, L_0x1360b00f0;  1 drivers
v0x136056480_0 .net/s "pe_input_in", 15 0, v0x13604f850_0;  alias, 1 drivers
v0x136056560_0 .var/s "pe_input_out", 15 0;
L_0x128040130 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1360565f0_0 .net/s "pe_psum_in", 15 0, L_0x128040130;  1 drivers
v0x1360566d0_0 .var/s "pe_psum_out", 15 0;
v0x1360567e0_0 .net "pe_switch_in", 0 0, v0x13604fb60_0;  alias, 1 drivers
v0x136056870_0 .var "pe_switch_out", 0 0;
v0x136056900_0 .net "pe_valid_in", 0 0, v0x13604fc80_0;  alias, 1 drivers
v0x136056990_0 .var "pe_valid_out", 0 0;
v0x136056a20_0 .net/s "pe_weight_in", 15 0, o0x12800b610;  alias, 0 drivers
v0x136056ab0_0 .var/s "pe_weight_out", 15 0;
v0x136056b60_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x136056bf0_0 .var/s "weight_reg_active", 15 0;
v0x136056db0_0 .var/s "weight_reg_inactive", 15 0;
S_0x136050660 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x136050230;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136050830 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x136050870 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x1360508b0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x1360508f0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136050930 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x136050970 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x1360509b0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x1360509f0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136050a30 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x136050a70 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x136050ab0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136053be0_0 .net/s *"_ivl_0", 16 0, L_0x1360afad0;  1 drivers
v0x136053ca0_0 .net/s *"_ivl_2", 16 0, L_0x1360afbd0;  1 drivers
v0x136053d40_0 .net "ina", 15 0, L_0x1360afa30;  alias, 1 drivers
v0x136053e10_0 .net "inaz", 15 0, L_0x1360afe30;  1 drivers
v0x136053ec0_0 .net "inb", 15 0, L_0x128040130;  alias, 1 drivers
v0x136053f90_0 .net "inbz", 15 0, L_0x1360afed0;  1 drivers
v0x136054040_0 .net "out", 15 0, L_0x1360affb0;  alias, 1 drivers
v0x1360540f0_0 .net "overflow", 0 0, v0x136053b10_0;  1 drivers
v0x1360541a0_0 .net/s "res", 16 0, L_0x1360afcb0;  1 drivers
L_0x1360afad0 .extend/s 17, L_0x1360afe30;
L_0x1360afbd0 .extend/s 17, L_0x1360afed0;
L_0x1360afcb0 .arith/sum 17, L_0x1360afad0, L_0x1360afbd0;
S_0x136050fb0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x136050660;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136051180 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x1360511c0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136051200 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136051240 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136051280 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136051900_0 .net "in", 15 0, L_0x1360afa30;  alias, 1 drivers
v0x136051990_0 .var "ini", 7 0;
v0x136051a40_0 .var "inr", 15 0;
v0x136051b00_0 .net "out", 15 0, L_0x1360afe30;  alias, 1 drivers
v0x136051bb0_0 .var "outf", 7 0;
v0x136051ca0_0 .var "outi", 7 0;
v0x136051d50_0 .var "overflow", 0 0;
L_0x1360afe30 .concat [ 8 8 0 0], v0x136051bb0_0, v0x136051ca0_0;
S_0x136051510 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136050fb0;
 .timescale -9 -12;
E_0x1360516d0 .event anyedge, v0x136051900_0;
S_0x136051730 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136050fb0;
 .timescale -9 -12;
E_0x136051300 .event anyedge, v0x136051a40_0, v0x136051990_0;
S_0x136051e20 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x136050660;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136051ff0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136052030 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136052070 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x1360520b0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360520f0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360527d0_0 .net "in", 15 0, L_0x128040130;  alias, 1 drivers
v0x136052860_0 .var "ini", 7 0;
v0x136052910_0 .var "inr", 15 0;
v0x1360529d0_0 .net "out", 15 0, L_0x1360afed0;  alias, 1 drivers
v0x136052a80_0 .var "outf", 7 0;
v0x136052b70_0 .var "outi", 7 0;
v0x136052c20_0 .var "overflow", 0 0;
L_0x1360afed0 .concat [ 8 8 0 0], v0x136052a80_0, v0x136052b70_0;
S_0x1360523e0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136051e20;
 .timescale -9 -12;
E_0x1360525a0 .event anyedge, v0x1360527d0_0;
S_0x136052600 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136051e20;
 .timescale -9 -12;
E_0x136052170 .event anyedge, v0x136052910_0, v0x136052860_0;
S_0x136052cf0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x136050660;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136052eb0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136052ef0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136052f30 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x136052f70 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136052fb0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360536c0_0 .net "in", 16 0, L_0x1360afcb0;  alias, 1 drivers
v0x136053750_0 .var "ini", 8 0;
v0x136053800_0 .var "inr", 16 0;
v0x1360538c0_0 .net "out", 15 0, L_0x1360affb0;  alias, 1 drivers
v0x136053970_0 .var "outf", 7 0;
v0x136053a60_0 .var "outi", 7 0;
v0x136053b10_0 .var "overflow", 0 0;
L_0x1360affb0 .concat [ 8 8 0 0], v0x136053970_0, v0x136053a60_0;
S_0x136053300 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136052cf0;
 .timescale -9 -12;
E_0x1360534c0 .event anyedge, v0x1360536c0_0;
S_0x136053500 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136052cf0;
 .timescale -9 -12;
E_0x136053230 .event anyedge, v0x136053800_0, v0x136053750_0;
S_0x1360542d0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x136050230;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136054490 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x1360544d0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136054510 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x136054550 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x136054590 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x1360545d0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136054610 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x136054650 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x136054690 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x136055ba0_0 .net/s *"_ivl_0", 31 0, L_0x1360af710;  1 drivers
v0x136055c60_0 .net/s *"_ivl_2", 31 0, L_0x1360af830;  1 drivers
v0x136055d00_0 .net "ina", 15 0, v0x13604f850_0;  alias, 1 drivers
v0x136055dd0_0 .net "inb", 15 0, v0x136056bf0_0;  1 drivers
v0x136055e60_0 .net "out", 15 0, L_0x1360afa30;  alias, 1 drivers
v0x136055f40_0 .net "overflow", 0 0, v0x136055ad0_0;  1 drivers
v0x136055fd0_0 .net/s "res", 31 0, L_0x1360af8d0;  1 drivers
L_0x1360af710 .extend/s 32, v0x13604f850_0;
L_0x1360af830 .extend/s 32, v0x136056bf0_0;
L_0x1360af8d0 .arith/mult 32, L_0x1360af710, L_0x1360af830;
S_0x136054b50 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x1360542d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136054d10 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136054d50 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x136054d90 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136054dd0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136054e10 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136055670_0 .net "in", 31 0, L_0x1360af8d0;  alias, 1 drivers
v0x136055700_0 .var "ini", 15 0;
v0x1360557b0_0 .var "inr", 23 0;
v0x136055870_0 .net "out", 15 0, L_0x1360afa30;  alias, 1 drivers
v0x136055950_0 .var "outf", 7 0;
v0x136055a20_0 .var "outi", 7 0;
v0x136055ad0_0 .var "overflow", 0 0;
L_0x1360afa30 .concat [ 8 8 0 0], v0x136055950_0, v0x136055a20_0;
S_0x1360550d0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x136054b50;
 .timescale -9 -12;
S_0x136055290 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x1360550d0;
 .timescale -9 -12;
E_0x136055450 .event anyedge, v0x136055670_0, v0x1360557b0_0;
S_0x1360554a0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136054b50;
 .timescale -9 -12;
E_0x136055000 .event anyedge, v0x1360557b0_0, v0x136055700_0;
S_0x136056f20 .scope module, "pe21" "pe" 3 239, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x136049790 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x13605cdf0_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x13605cf10_0 .net/s "mac_out", 15 0, L_0x1360b0a30;  1 drivers
v0x13605cfa0_0 .net/s "mult_out", 15 0, L_0x1360b04b0;  1 drivers
v0x13605d0b0_0 .net "pe_accept_w_in", 0 0, o0x128008a30;  alias, 0 drivers
v0x13605d160_0 .net "pe_enabled", 0 0, L_0x1360b0b30;  1 drivers
v0x13605d1f0_0 .net/s "pe_input_in", 15 0, o0x12800c1e0;  alias, 0 drivers
v0x13605d280_0 .var/s "pe_input_out", 15 0;
v0x13605d320_0 .net/s "pe_psum_in", 15 0, v0x136041f60_0;  alias, 1 drivers
v0x13605d3c0_0 .var/s "pe_psum_out", 15 0;
v0x13605d4f0_0 .net "pe_switch_in", 0 0, v0x136042110_0;  alias, 1 drivers
v0x13605d580_0 .var "pe_switch_out", 0 0;
v0x13605d620_0 .net "pe_valid_in", 0 0, o0x12800c3c0;  alias, 0 drivers
v0x13605d6c0_0 .var "pe_valid_out", 0 0;
v0x13605d760_0 .net/s "pe_weight_in", 15 0, v0x1360423a0_0;  alias, 1 drivers
v0x13605d800_0 .var/s "pe_weight_out", 15 0;
v0x13605d8a0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x13605d9b0_0 .var/s "weight_reg_active", 15 0;
v0x13605db40_0 .var/s "weight_reg_inactive", 15 0;
S_0x1360573a0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x136056f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136057560 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x1360575a0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x1360575e0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136057620 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136057660 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x1360576a0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x1360576e0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136057720 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136057760 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x1360577a0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x1360577e0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x13605a8f0_0 .net/s *"_ivl_0", 16 0, L_0x1360b0550;  1 drivers
v0x13605a9b0_0 .net/s *"_ivl_2", 16 0, L_0x1360b0650;  1 drivers
v0x13605aa50_0 .net "ina", 15 0, L_0x1360b04b0;  alias, 1 drivers
v0x13605ab20_0 .net "inaz", 15 0, L_0x1360b08b0;  1 drivers
v0x13605abd0_0 .net "inb", 15 0, v0x136041f60_0;  alias, 1 drivers
v0x13605ace0_0 .net "inbz", 15 0, L_0x1360b0950;  1 drivers
v0x13605ad70_0 .net "out", 15 0, L_0x1360b0a30;  alias, 1 drivers
v0x13605ae00_0 .net "overflow", 0 0, v0x13605a820_0;  1 drivers
v0x13605aeb0_0 .net/s "res", 16 0, L_0x1360b0730;  1 drivers
L_0x1360b0550 .extend/s 17, L_0x1360b08b0;
L_0x1360b0650 .extend/s 17, L_0x1360b0950;
L_0x1360b0730 .arith/sum 17, L_0x1360b0550, L_0x1360b0650;
S_0x136057cc0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x1360573a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136057e90 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136057ed0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136057f10 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136057f50 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136057f90 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136058610_0 .net "in", 15 0, L_0x1360b04b0;  alias, 1 drivers
v0x1360586a0_0 .var "ini", 7 0;
v0x136058750_0 .var "inr", 15 0;
v0x136058810_0 .net "out", 15 0, L_0x1360b08b0;  alias, 1 drivers
v0x1360588c0_0 .var "outf", 7 0;
v0x1360589b0_0 .var "outi", 7 0;
v0x136058a60_0 .var "overflow", 0 0;
L_0x1360b08b0 .concat [ 8 8 0 0], v0x1360588c0_0, v0x1360589b0_0;
S_0x136058220 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136057cc0;
 .timescale -9 -12;
E_0x1360583e0 .event anyedge, v0x136058610_0;
S_0x136058440 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136057cc0;
 .timescale -9 -12;
E_0x136058010 .event anyedge, v0x136058750_0, v0x1360586a0_0;
S_0x136058b30 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x1360573a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136058d00 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136058d40 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136058d80 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136058dc0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136058e00 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360594e0_0 .net "in", 15 0, v0x136041f60_0;  alias, 1 drivers
v0x136059590_0 .var "ini", 7 0;
v0x136059620_0 .var "inr", 15 0;
v0x1360596e0_0 .net "out", 15 0, L_0x1360b0950;  alias, 1 drivers
v0x136059790_0 .var "outf", 7 0;
v0x136059880_0 .var "outi", 7 0;
v0x136059930_0 .var "overflow", 0 0;
L_0x1360b0950 .concat [ 8 8 0 0], v0x136059790_0, v0x136059880_0;
S_0x1360590f0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136058b30;
 .timescale -9 -12;
E_0x1360592b0 .event anyedge, v0x136041f60_0;
S_0x136059310 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136058b30;
 .timescale -9 -12;
E_0x136058e80 .event anyedge, v0x136059620_0, v0x136059590_0;
S_0x136059a00 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x1360573a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136059bc0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136059c00 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136059c40 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x136059c80 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136059cc0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13605a3d0_0 .net "in", 16 0, L_0x1360b0730;  alias, 1 drivers
v0x13605a460_0 .var "ini", 8 0;
v0x13605a510_0 .var "inr", 16 0;
v0x13605a5d0_0 .net "out", 15 0, L_0x1360b0a30;  alias, 1 drivers
v0x13605a680_0 .var "outf", 7 0;
v0x13605a770_0 .var "outi", 7 0;
v0x13605a820_0 .var "overflow", 0 0;
L_0x1360b0a30 .concat [ 8 8 0 0], v0x13605a680_0, v0x13605a770_0;
S_0x13605a010 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136059a00;
 .timescale -9 -12;
E_0x13605a1d0 .event anyedge, v0x13605a3d0_0;
S_0x13605a210 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136059a00;
 .timescale -9 -12;
E_0x136059f40 .event anyedge, v0x13605a510_0, v0x13605a460_0;
S_0x13605afe0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x136056f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13605b1b0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x13605b1f0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x13605b230 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x13605b270 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x13605b2b0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x13605b2f0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x13605b330 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x13605b370 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x13605b3b0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x13605c8c0_0 .net/s *"_ivl_0", 31 0, L_0x1360b0190;  1 drivers
v0x13605c980_0 .net/s *"_ivl_2", 31 0, L_0x1360b0250;  1 drivers
v0x13605ca20_0 .net "ina", 15 0, o0x12800c1e0;  alias, 0 drivers
v0x13605cad0_0 .net "inb", 15 0, v0x13605d9b0_0;  1 drivers
v0x13605cb80_0 .net "out", 15 0, L_0x1360b04b0;  alias, 1 drivers
v0x13605cc60_0 .net "overflow", 0 0, v0x13605c7f0_0;  1 drivers
v0x13605ccf0_0 .net/s "res", 31 0, L_0x1360b0350;  1 drivers
L_0x1360b0190 .extend/s 32, o0x12800c1e0;
L_0x1360b0250 .extend/s 32, v0x13605d9b0_0;
L_0x1360b0350 .arith/mult 32, L_0x1360b0190, L_0x1360b0250;
S_0x13605b870 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x13605afe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13605ba30 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13605ba70 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x13605bab0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x13605baf0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13605bb30 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13605c390_0 .net "in", 31 0, L_0x1360b0350;  alias, 1 drivers
v0x13605c420_0 .var "ini", 15 0;
v0x13605c4d0_0 .var "inr", 23 0;
v0x13605c590_0 .net "out", 15 0, L_0x1360b04b0;  alias, 1 drivers
v0x13605c670_0 .var "outf", 7 0;
v0x13605c740_0 .var "outi", 7 0;
v0x13605c7f0_0 .var "overflow", 0 0;
L_0x1360b04b0 .concat [ 8 8 0 0], v0x13605c670_0, v0x13605c740_0;
S_0x13605bdf0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x13605b870;
 .timescale -9 -12;
S_0x13605bfb0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x13605bdf0;
 .timescale -9 -12;
E_0x13605c170 .event anyedge, v0x13605c390_0, v0x13605c4d0_0;
S_0x13605c1c0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13605b870;
 .timescale -9 -12;
E_0x13605bd20 .event anyedge, v0x13605c4d0_0, v0x13605c420_0;
S_0x13605dca0 .scope module, "pe22" "pe" 3 260, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x13605de60 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x136063b50_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x136063bf0_0 .net/s "mac_out", 15 0, L_0x1360b14c0;  1 drivers
v0x136063cd0_0 .net/s "mult_out", 15 0, L_0x1360b0f40;  1 drivers
v0x136063de0_0 .net "pe_accept_w_in", 0 0, o0x1280098d0;  alias, 0 drivers
v0x136063e70_0 .net "pe_enabled", 0 0, L_0x1360b15c0;  1 drivers
v0x136063f00_0 .net/s "pe_input_in", 15 0, v0x13605d280_0;  alias, 1 drivers
v0x136063fe0_0 .var/s "pe_input_out", 15 0;
v0x136064070_0 .net/s "pe_psum_in", 15 0, v0x136048c90_0;  alias, 1 drivers
v0x136064110_0 .var/s "pe_psum_out", 15 0;
v0x136064220_0 .net "pe_switch_in", 0 0, v0x136048e30_0;  alias, 1 drivers
v0x1360642b0_0 .var "pe_switch_out", 0 0;
v0x136064350_0 .net "pe_valid_in", 0 0, v0x13605d6c0_0;  alias, 1 drivers
v0x1360643e0_0 .var "pe_valid_out", 0 0;
v0x136064470_0 .net/s "pe_weight_in", 15 0, v0x136049070_0;  alias, 1 drivers
v0x136064530_0 .var/s "pe_weight_out", 15 0;
v0x1360645d0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x136064660_0 .var/s "weight_reg_active", 15 0;
v0x136064820_0 .var/s "weight_reg_inactive", 15 0;
S_0x13605e0d0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x13605dca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13605e2a0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x13605e2e0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x13605e320 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x13605e360 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x13605e3a0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x13605e3e0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x13605e420 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x13605e460 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x13605e4a0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x13605e4e0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x13605e520 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136061650_0 .net/s *"_ivl_0", 16 0, L_0x1360b0fe0;  1 drivers
v0x136061710_0 .net/s *"_ivl_2", 16 0, L_0x1360b10e0;  1 drivers
v0x1360617b0_0 .net "ina", 15 0, L_0x1360b0f40;  alias, 1 drivers
v0x136061880_0 .net "inaz", 15 0, L_0x1360b1340;  1 drivers
v0x136061930_0 .net "inb", 15 0, v0x136048c90_0;  alias, 1 drivers
v0x136061a40_0 .net "inbz", 15 0, L_0x1360b13e0;  1 drivers
v0x136061ad0_0 .net "out", 15 0, L_0x1360b14c0;  alias, 1 drivers
v0x136061b60_0 .net "overflow", 0 0, v0x136061580_0;  1 drivers
v0x136061c10_0 .net/s "res", 16 0, L_0x1360b11c0;  1 drivers
L_0x1360b0fe0 .extend/s 17, L_0x1360b1340;
L_0x1360b10e0 .extend/s 17, L_0x1360b13e0;
L_0x1360b11c0 .arith/sum 17, L_0x1360b0fe0, L_0x1360b10e0;
S_0x13605ea20 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x13605e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13605ebf0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13605ec30 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13605ec70 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13605ecb0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13605ecf0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13605f370_0 .net "in", 15 0, L_0x1360b0f40;  alias, 1 drivers
v0x13605f400_0 .var "ini", 7 0;
v0x13605f4b0_0 .var "inr", 15 0;
v0x13605f570_0 .net "out", 15 0, L_0x1360b1340;  alias, 1 drivers
v0x13605f620_0 .var "outf", 7 0;
v0x13605f710_0 .var "outi", 7 0;
v0x13605f7c0_0 .var "overflow", 0 0;
L_0x1360b1340 .concat [ 8 8 0 0], v0x13605f620_0, v0x13605f710_0;
S_0x13605ef80 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13605ea20;
 .timescale -9 -12;
E_0x13605f140 .event anyedge, v0x13605f370_0;
S_0x13605f1a0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13605ea20;
 .timescale -9 -12;
E_0x13605ed70 .event anyedge, v0x13605f4b0_0, v0x13605f400_0;
S_0x13605f890 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x13605e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13605fa60 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13605faa0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13605fae0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13605fb20 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13605fb60 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136060240_0 .net "in", 15 0, v0x136048c90_0;  alias, 1 drivers
v0x1360602f0_0 .var "ini", 7 0;
v0x136060380_0 .var "inr", 15 0;
v0x136060440_0 .net "out", 15 0, L_0x1360b13e0;  alias, 1 drivers
v0x1360604f0_0 .var "outf", 7 0;
v0x1360605e0_0 .var "outi", 7 0;
v0x136060690_0 .var "overflow", 0 0;
L_0x1360b13e0 .concat [ 8 8 0 0], v0x1360604f0_0, v0x1360605e0_0;
S_0x13605fe50 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13605f890;
 .timescale -9 -12;
E_0x136060010 .event anyedge, v0x136048c90_0;
S_0x136060070 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13605f890;
 .timescale -9 -12;
E_0x13605fbe0 .event anyedge, v0x136060380_0, v0x1360602f0_0;
S_0x136060760 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x13605e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136060920 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136060960 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360609a0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x1360609e0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136060a20 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136061130_0 .net "in", 16 0, L_0x1360b11c0;  alias, 1 drivers
v0x1360611c0_0 .var "ini", 8 0;
v0x136061270_0 .var "inr", 16 0;
v0x136061330_0 .net "out", 15 0, L_0x1360b14c0;  alias, 1 drivers
v0x1360613e0_0 .var "outf", 7 0;
v0x1360614d0_0 .var "outi", 7 0;
v0x136061580_0 .var "overflow", 0 0;
L_0x1360b14c0 .concat [ 8 8 0 0], v0x1360613e0_0, v0x1360614d0_0;
S_0x136060d70 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136060760;
 .timescale -9 -12;
E_0x136060f30 .event anyedge, v0x136061130_0;
S_0x136060f70 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136060760;
 .timescale -9 -12;
E_0x136060ca0 .event anyedge, v0x136061270_0, v0x1360611c0_0;
S_0x136061d40 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x13605dca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136061f10 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x136061f50 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136061f90 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x136061fd0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x136062010 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x136062050 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136062090 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x1360620d0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x136062110 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x136063620_0 .net/s *"_ivl_0", 31 0, L_0x1360b0c20;  1 drivers
v0x1360636e0_0 .net/s *"_ivl_2", 31 0, L_0x1360b0d40;  1 drivers
v0x136063780_0 .net "ina", 15 0, v0x13605d280_0;  alias, 1 drivers
v0x136063850_0 .net "inb", 15 0, v0x136064660_0;  1 drivers
v0x1360638e0_0 .net "out", 15 0, L_0x1360b0f40;  alias, 1 drivers
v0x1360639c0_0 .net "overflow", 0 0, v0x136063550_0;  1 drivers
v0x136063a50_0 .net/s "res", 31 0, L_0x1360b0de0;  1 drivers
L_0x1360b0c20 .extend/s 32, v0x13605d280_0;
L_0x1360b0d40 .extend/s 32, v0x136064660_0;
L_0x1360b0de0 .arith/mult 32, L_0x1360b0c20, L_0x1360b0d40;
S_0x1360625d0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x136061d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136062790 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360627d0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x136062810 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136062850 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136062890 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360630f0_0 .net "in", 31 0, L_0x1360b0de0;  alias, 1 drivers
v0x136063180_0 .var "ini", 15 0;
v0x136063230_0 .var "inr", 23 0;
v0x1360632f0_0 .net "out", 15 0, L_0x1360b0f40;  alias, 1 drivers
v0x1360633d0_0 .var "outf", 7 0;
v0x1360634a0_0 .var "outi", 7 0;
v0x136063550_0 .var "overflow", 0 0;
L_0x1360b0f40 .concat [ 8 8 0 0], v0x1360633d0_0, v0x1360634a0_0;
S_0x136062b50 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x1360625d0;
 .timescale -9 -12;
S_0x136062d10 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136062b50;
 .timescale -9 -12;
E_0x136062ed0 .event anyedge, v0x1360630f0_0, v0x136063230_0;
S_0x136062f20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360625d0;
 .timescale -9 -12;
E_0x136062a80 .event anyedge, v0x136063230_0, v0x136063180_0;
S_0x136064990 .scope module, "pe23" "pe" 3 281, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x136064b50 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x13606a840_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x13606a8e0_0 .net/s "mac_out", 15 0, L_0x1360b1f60;  1 drivers
v0x13606a9c0_0 .net/s "mult_out", 15 0, L_0x1360b19e0;  1 drivers
v0x13606aad0_0 .net "pe_accept_w_in", 0 0, o0x12800a6e0;  alias, 0 drivers
v0x13606ab60_0 .net "pe_enabled", 0 0, L_0x1360b2060;  1 drivers
v0x13606abf0_0 .net/s "pe_input_in", 15 0, v0x136063fe0_0;  alias, 1 drivers
v0x13606acd0_0 .var/s "pe_input_out", 15 0;
v0x13606ad60_0 .net/s "pe_psum_in", 15 0, v0x13604f9c0_0;  alias, 1 drivers
v0x13606ae00_0 .var/s "pe_psum_out", 15 0;
v0x13606af10_0 .net "pe_switch_in", 0 0, v0x13604fb60_0;  alias, 1 drivers
v0x13606afa0_0 .var "pe_switch_out", 0 0;
v0x13606b040_0 .net "pe_valid_in", 0 0, v0x1360643e0_0;  alias, 1 drivers
v0x13606b0d0_0 .var "pe_valid_out", 0 0;
v0x13606b160_0 .net/s "pe_weight_in", 15 0, v0x13604fda0_0;  alias, 1 drivers
v0x13606b220_0 .var/s "pe_weight_out", 15 0;
v0x13606b2c0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x13606b350_0 .var/s "weight_reg_active", 15 0;
v0x13606b510_0 .var/s "weight_reg_inactive", 15 0;
S_0x136064dc0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x136064990;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136064f90 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x136064fd0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x136065010 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136065050 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136065090 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x1360650d0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x136065110 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136065150 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136065190 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x1360651d0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x136065210 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136068340_0 .net/s *"_ivl_0", 16 0, L_0x1360b1a80;  1 drivers
v0x136068400_0 .net/s *"_ivl_2", 16 0, L_0x1360b1b80;  1 drivers
v0x1360684a0_0 .net "ina", 15 0, L_0x1360b19e0;  alias, 1 drivers
v0x136068570_0 .net "inaz", 15 0, L_0x1360b1de0;  1 drivers
v0x136068620_0 .net "inb", 15 0, v0x13604f9c0_0;  alias, 1 drivers
v0x136068730_0 .net "inbz", 15 0, L_0x1360b1e80;  1 drivers
v0x1360687c0_0 .net "out", 15 0, L_0x1360b1f60;  alias, 1 drivers
v0x136068850_0 .net "overflow", 0 0, v0x136068270_0;  1 drivers
v0x136068900_0 .net/s "res", 16 0, L_0x1360b1c60;  1 drivers
L_0x1360b1a80 .extend/s 17, L_0x1360b1de0;
L_0x1360b1b80 .extend/s 17, L_0x1360b1e80;
L_0x1360b1c60 .arith/sum 17, L_0x1360b1a80, L_0x1360b1b80;
S_0x136065710 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x136064dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360658e0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136065920 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136065960 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x1360659a0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360659e0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136066060_0 .net "in", 15 0, L_0x1360b19e0;  alias, 1 drivers
v0x1360660f0_0 .var "ini", 7 0;
v0x1360661a0_0 .var "inr", 15 0;
v0x136066260_0 .net "out", 15 0, L_0x1360b1de0;  alias, 1 drivers
v0x136066310_0 .var "outf", 7 0;
v0x136066400_0 .var "outi", 7 0;
v0x1360664b0_0 .var "overflow", 0 0;
L_0x1360b1de0 .concat [ 8 8 0 0], v0x136066310_0, v0x136066400_0;
S_0x136065c70 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136065710;
 .timescale -9 -12;
E_0x136065e30 .event anyedge, v0x136066060_0;
S_0x136065e90 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136065710;
 .timescale -9 -12;
E_0x136065a60 .event anyedge, v0x1360661a0_0, v0x1360660f0_0;
S_0x136066580 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x136064dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136066750 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136066790 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360667d0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136066810 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136066850 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136066f30_0 .net "in", 15 0, v0x13604f9c0_0;  alias, 1 drivers
v0x136066fe0_0 .var "ini", 7 0;
v0x136067070_0 .var "inr", 15 0;
v0x136067130_0 .net "out", 15 0, L_0x1360b1e80;  alias, 1 drivers
v0x1360671e0_0 .var "outf", 7 0;
v0x1360672d0_0 .var "outi", 7 0;
v0x136067380_0 .var "overflow", 0 0;
L_0x1360b1e80 .concat [ 8 8 0 0], v0x1360671e0_0, v0x1360672d0_0;
S_0x136066b40 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136066580;
 .timescale -9 -12;
E_0x136066d00 .event anyedge, v0x13604f9c0_0;
S_0x136066d60 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136066580;
 .timescale -9 -12;
E_0x1360668d0 .event anyedge, v0x136067070_0, v0x136066fe0_0;
S_0x136067450 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x136064dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136067610 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136067650 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136067690 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x1360676d0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136067710 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136067e20_0 .net "in", 16 0, L_0x1360b1c60;  alias, 1 drivers
v0x136067eb0_0 .var "ini", 8 0;
v0x136067f60_0 .var "inr", 16 0;
v0x136068020_0 .net "out", 15 0, L_0x1360b1f60;  alias, 1 drivers
v0x1360680d0_0 .var "outf", 7 0;
v0x1360681c0_0 .var "outi", 7 0;
v0x136068270_0 .var "overflow", 0 0;
L_0x1360b1f60 .concat [ 8 8 0 0], v0x1360680d0_0, v0x1360681c0_0;
S_0x136067a60 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136067450;
 .timescale -9 -12;
E_0x136067c20 .event anyedge, v0x136067e20_0;
S_0x136067c60 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136067450;
 .timescale -9 -12;
E_0x136067990 .event anyedge, v0x136067f60_0, v0x136067eb0_0;
S_0x136068a30 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x136064990;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136068c00 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x136068c40 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136068c80 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x136068cc0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x136068d00 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x136068d40 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136068d80 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x136068dc0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x136068e00 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x13606a310_0 .net/s *"_ivl_0", 31 0, L_0x1360b1680;  1 drivers
v0x13606a3d0_0 .net/s *"_ivl_2", 31 0, L_0x1360b17c0;  1 drivers
v0x13606a470_0 .net "ina", 15 0, v0x136063fe0_0;  alias, 1 drivers
v0x13606a540_0 .net "inb", 15 0, v0x13606b350_0;  1 drivers
v0x13606a5d0_0 .net "out", 15 0, L_0x1360b19e0;  alias, 1 drivers
v0x13606a6b0_0 .net "overflow", 0 0, v0x13606a240_0;  1 drivers
v0x13606a740_0 .net/s "res", 31 0, L_0x1360b1880;  1 drivers
L_0x1360b1680 .extend/s 32, v0x136063fe0_0;
L_0x1360b17c0 .extend/s 32, v0x13606b350_0;
L_0x1360b1880 .arith/mult 32, L_0x1360b1680, L_0x1360b17c0;
S_0x1360692c0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x136068a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136069480 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360694c0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x136069500 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136069540 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136069580 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136069de0_0 .net "in", 31 0, L_0x1360b1880;  alias, 1 drivers
v0x136069e70_0 .var "ini", 15 0;
v0x136069f20_0 .var "inr", 23 0;
v0x136069fe0_0 .net "out", 15 0, L_0x1360b19e0;  alias, 1 drivers
v0x13606a0c0_0 .var "outf", 7 0;
v0x13606a190_0 .var "outi", 7 0;
v0x13606a240_0 .var "overflow", 0 0;
L_0x1360b19e0 .concat [ 8 8 0 0], v0x13606a0c0_0, v0x13606a190_0;
S_0x136069840 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x1360692c0;
 .timescale -9 -12;
S_0x136069a00 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136069840;
 .timescale -9 -12;
E_0x136069bc0 .event anyedge, v0x136069de0_0, v0x136069f20_0;
S_0x136069c10 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360692c0;
 .timescale -9 -12;
E_0x136069770 .event anyedge, v0x136069f20_0, v0x136069e70_0;
S_0x13606b680 .scope module, "pe24" "pe" 3 302, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x13606b840 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x136071530_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x1360715d0_0 .net/s "mac_out", 15 0, L_0x1360b2aa0;  1 drivers
v0x1360716b0_0 .net/s "mult_out", 15 0, L_0x1360b2540;  1 drivers
v0x1360717c0_0 .net "pe_accept_w_in", 0 0, o0x12800b4f0;  alias, 0 drivers
v0x136071850_0 .net "pe_enabled", 0 0, L_0x1360b2ba0;  1 drivers
v0x1360718e0_0 .net/s "pe_input_in", 15 0, v0x13606acd0_0;  alias, 1 drivers
v0x1360719c0_0 .var/s "pe_input_out", 15 0;
v0x136071a50_0 .net/s "pe_psum_in", 15 0, v0x1360566d0_0;  alias, 1 drivers
v0x136071af0_0 .var/s "pe_psum_out", 15 0;
v0x136071c00_0 .net "pe_switch_in", 0 0, v0x136056870_0;  alias, 1 drivers
v0x136071cb0_0 .var "pe_switch_out", 0 0;
v0x136071d40_0 .net "pe_valid_in", 0 0, v0x13606b0d0_0;  alias, 1 drivers
v0x136071dd0_0 .var "pe_valid_out", 0 0;
v0x136071e60_0 .net/s "pe_weight_in", 15 0, v0x136056ab0_0;  alias, 1 drivers
v0x136071f10_0 .var/s "pe_weight_out", 15 0;
v0x136071fa0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x136072030_0 .var/s "weight_reg_active", 15 0;
v0x1360721f0_0 .var/s "weight_reg_inactive", 15 0;
S_0x13606bab0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x13606b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13606bc80 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x13606bcc0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x13606bd00 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x13606bd40 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x13606bd80 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x13606bdc0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x13606be00 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x13606be40 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x13606be80 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x13606bec0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x13606bf00 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x13606f030_0 .net/s *"_ivl_0", 16 0, L_0x1360b25e0;  1 drivers
v0x13606f0f0_0 .net/s *"_ivl_2", 16 0, L_0x1360b26c0;  1 drivers
v0x13606f190_0 .net "ina", 15 0, L_0x1360b2540;  alias, 1 drivers
v0x13606f260_0 .net "inaz", 15 0, L_0x1360b2920;  1 drivers
v0x13606f310_0 .net "inb", 15 0, v0x1360566d0_0;  alias, 1 drivers
v0x13606f420_0 .net "inbz", 15 0, L_0x1360b29c0;  1 drivers
v0x13606f4b0_0 .net "out", 15 0, L_0x1360b2aa0;  alias, 1 drivers
v0x13606f540_0 .net "overflow", 0 0, v0x13606ef60_0;  1 drivers
v0x13606f5f0_0 .net/s "res", 16 0, L_0x1360b27a0;  1 drivers
L_0x1360b25e0 .extend/s 17, L_0x1360b2920;
L_0x1360b26c0 .extend/s 17, L_0x1360b29c0;
L_0x1360b27a0 .arith/sum 17, L_0x1360b25e0, L_0x1360b26c0;
S_0x13606c400 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x13606bab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13606c5d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13606c610 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13606c650 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13606c690 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13606c6d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13606cd50_0 .net "in", 15 0, L_0x1360b2540;  alias, 1 drivers
v0x13606cde0_0 .var "ini", 7 0;
v0x13606ce90_0 .var "inr", 15 0;
v0x13606cf50_0 .net "out", 15 0, L_0x1360b2920;  alias, 1 drivers
v0x13606d000_0 .var "outf", 7 0;
v0x13606d0f0_0 .var "outi", 7 0;
v0x13606d1a0_0 .var "overflow", 0 0;
L_0x1360b2920 .concat [ 8 8 0 0], v0x13606d000_0, v0x13606d0f0_0;
S_0x13606c960 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13606c400;
 .timescale -9 -12;
E_0x13606cb20 .event anyedge, v0x13606cd50_0;
S_0x13606cb80 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13606c400;
 .timescale -9 -12;
E_0x13606c750 .event anyedge, v0x13606ce90_0, v0x13606cde0_0;
S_0x13606d270 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x13606bab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13606d440 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13606d480 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13606d4c0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13606d500 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13606d540 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13606dc20_0 .net "in", 15 0, v0x1360566d0_0;  alias, 1 drivers
v0x13606dcd0_0 .var "ini", 7 0;
v0x13606dd60_0 .var "inr", 15 0;
v0x13606de20_0 .net "out", 15 0, L_0x1360b29c0;  alias, 1 drivers
v0x13606ded0_0 .var "outf", 7 0;
v0x13606dfc0_0 .var "outi", 7 0;
v0x13606e070_0 .var "overflow", 0 0;
L_0x1360b29c0 .concat [ 8 8 0 0], v0x13606ded0_0, v0x13606dfc0_0;
S_0x13606d830 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13606d270;
 .timescale -9 -12;
E_0x13606d9f0 .event anyedge, v0x1360566d0_0;
S_0x13606da50 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13606d270;
 .timescale -9 -12;
E_0x13606d5c0 .event anyedge, v0x13606dd60_0, v0x13606dcd0_0;
S_0x13606e140 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x13606bab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13606e300 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13606e340 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13606e380 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x13606e3c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13606e400 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13606eb10_0 .net "in", 16 0, L_0x1360b27a0;  alias, 1 drivers
v0x13606eba0_0 .var "ini", 8 0;
v0x13606ec50_0 .var "inr", 16 0;
v0x13606ed10_0 .net "out", 15 0, L_0x1360b2aa0;  alias, 1 drivers
v0x13606edc0_0 .var "outf", 7 0;
v0x13606eeb0_0 .var "outi", 7 0;
v0x13606ef60_0 .var "overflow", 0 0;
L_0x1360b2aa0 .concat [ 8 8 0 0], v0x13606edc0_0, v0x13606eeb0_0;
S_0x13606e750 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13606e140;
 .timescale -9 -12;
E_0x13606e910 .event anyedge, v0x13606eb10_0;
S_0x13606e950 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13606e140;
 .timescale -9 -12;
E_0x13606e680 .event anyedge, v0x13606ec50_0, v0x13606eba0_0;
S_0x13606f720 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x13606b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13606f8f0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x13606f930 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x13606f970 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x13606f9b0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x13606f9f0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x13606fa30 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x13606fa70 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x13606fab0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x13606faf0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x136071000_0 .net/s *"_ivl_0", 31 0, L_0x1360b2260;  1 drivers
v0x1360710c0_0 .net/s *"_ivl_2", 31 0, L_0x1360b2380;  1 drivers
v0x136071160_0 .net "ina", 15 0, v0x13606acd0_0;  alias, 1 drivers
v0x136071230_0 .net "inb", 15 0, v0x136072030_0;  1 drivers
v0x1360712c0_0 .net "out", 15 0, L_0x1360b2540;  alias, 1 drivers
v0x1360713a0_0 .net "overflow", 0 0, v0x136070f30_0;  1 drivers
v0x136071430_0 .net/s "res", 31 0, L_0x1360b2420;  1 drivers
L_0x1360b2260 .extend/s 32, v0x13606acd0_0;
L_0x1360b2380 .extend/s 32, v0x136072030_0;
L_0x1360b2420 .arith/mult 32, L_0x1360b2260, L_0x1360b2380;
S_0x13606ffb0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x13606f720;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136070170 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360701b0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x1360701f0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136070230 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136070270 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136070ad0_0 .net "in", 31 0, L_0x1360b2420;  alias, 1 drivers
v0x136070b60_0 .var "ini", 15 0;
v0x136070c10_0 .var "inr", 23 0;
v0x136070cd0_0 .net "out", 15 0, L_0x1360b2540;  alias, 1 drivers
v0x136070db0_0 .var "outf", 7 0;
v0x136070e80_0 .var "outi", 7 0;
v0x136070f30_0 .var "overflow", 0 0;
L_0x1360b2540 .concat [ 8 8 0 0], v0x136070db0_0, v0x136070e80_0;
S_0x136070530 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x13606ffb0;
 .timescale -9 -12;
S_0x1360706f0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136070530;
 .timescale -9 -12;
E_0x1360708b0 .event anyedge, v0x136070ad0_0, v0x136070c10_0;
S_0x136070900 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13606ffb0;
 .timescale -9 -12;
E_0x136070460 .event anyedge, v0x136070c10_0, v0x136070b60_0;
S_0x136072360 .scope module, "pe31" "pe" 3 325, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x1360570e0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x136078250_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x1360783f0_0 .net/s "mac_out", 15 0, L_0x1360b34e0;  1 drivers
v0x136078480_0 .net/s "mult_out", 15 0, L_0x1360b2f60;  1 drivers
v0x136078590_0 .net "pe_accept_w_in", 0 0, o0x128008a30;  alias, 0 drivers
v0x136078620_0 .net "pe_enabled", 0 0, L_0x1360b35e0;  1 drivers
v0x1360786b0_0 .net/s "pe_input_in", 15 0, o0x12800f840;  alias, 0 drivers
v0x136078740_0 .var/s "pe_input_out", 15 0;
v0x1360787d0_0 .net/s "pe_psum_in", 15 0, v0x13605d3c0_0;  alias, 1 drivers
v0x136078870_0 .var/s "pe_psum_out", 15 0;
v0x1360789a0_0 .net "pe_switch_in", 0 0, v0x13605d580_0;  alias, 1 drivers
v0x136078a50_0 .var "pe_switch_out", 0 0;
v0x136078ae0_0 .net "pe_valid_in", 0 0, o0x12800fa20;  alias, 0 drivers
v0x136078b70_0 .var "pe_valid_out", 0 0;
v0x136078c00_0 .net/s "pe_weight_in", 15 0, v0x13605d800_0;  alias, 1 drivers
v0x136078cb0_0 .var/s "pe_weight_out", 15 0;
v0x136078d40_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x136078ed0_0 .var/s "weight_reg_active", 15 0;
v0x136079060_0 .var/s "weight_reg_inactive", 15 0;
S_0x1360727e0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x136072360;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1360729a0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x1360729e0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x136072a20 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136072a60 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136072aa0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x136072ae0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x136072b20 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136072b60 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136072ba0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x136072be0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x136072c20 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136075d50_0 .net/s *"_ivl_0", 16 0, L_0x1360b3000;  1 drivers
v0x136075e10_0 .net/s *"_ivl_2", 16 0, L_0x1360b3100;  1 drivers
v0x136075eb0_0 .net "ina", 15 0, L_0x1360b2f60;  alias, 1 drivers
v0x136075f80_0 .net "inaz", 15 0, L_0x1360b3360;  1 drivers
v0x136076030_0 .net "inb", 15 0, v0x13605d3c0_0;  alias, 1 drivers
v0x136076140_0 .net "inbz", 15 0, L_0x1360b3400;  1 drivers
v0x1360761d0_0 .net "out", 15 0, L_0x1360b34e0;  alias, 1 drivers
v0x136076260_0 .net "overflow", 0 0, v0x136075c80_0;  1 drivers
v0x136076310_0 .net/s "res", 16 0, L_0x1360b31e0;  1 drivers
L_0x1360b3000 .extend/s 17, L_0x1360b3360;
L_0x1360b3100 .extend/s 17, L_0x1360b3400;
L_0x1360b31e0 .arith/sum 17, L_0x1360b3000, L_0x1360b3100;
S_0x136073120 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x1360727e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360732f0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136073330 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136073370 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x1360733b0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360733f0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136073a70_0 .net "in", 15 0, L_0x1360b2f60;  alias, 1 drivers
v0x136073b00_0 .var "ini", 7 0;
v0x136073bb0_0 .var "inr", 15 0;
v0x136073c70_0 .net "out", 15 0, L_0x1360b3360;  alias, 1 drivers
v0x136073d20_0 .var "outf", 7 0;
v0x136073e10_0 .var "outi", 7 0;
v0x136073ec0_0 .var "overflow", 0 0;
L_0x1360b3360 .concat [ 8 8 0 0], v0x136073d20_0, v0x136073e10_0;
S_0x136073680 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136073120;
 .timescale -9 -12;
E_0x136073840 .event anyedge, v0x136073a70_0;
S_0x1360738a0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136073120;
 .timescale -9 -12;
E_0x136073470 .event anyedge, v0x136073bb0_0, v0x136073b00_0;
S_0x136073f90 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x1360727e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136074160 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x1360741a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360741e0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136074220 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136074260 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136074940_0 .net "in", 15 0, v0x13605d3c0_0;  alias, 1 drivers
v0x1360749f0_0 .var "ini", 7 0;
v0x136074a80_0 .var "inr", 15 0;
v0x136074b40_0 .net "out", 15 0, L_0x1360b3400;  alias, 1 drivers
v0x136074bf0_0 .var "outf", 7 0;
v0x136074ce0_0 .var "outi", 7 0;
v0x136074d90_0 .var "overflow", 0 0;
L_0x1360b3400 .concat [ 8 8 0 0], v0x136074bf0_0, v0x136074ce0_0;
S_0x136074550 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136073f90;
 .timescale -9 -12;
E_0x136074710 .event anyedge, v0x13605d3c0_0;
S_0x136074770 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136073f90;
 .timescale -9 -12;
E_0x1360742e0 .event anyedge, v0x136074a80_0, v0x1360749f0_0;
S_0x136074e60 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x1360727e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136075020 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136075060 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360750a0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x1360750e0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136075120 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136075830_0 .net "in", 16 0, L_0x1360b31e0;  alias, 1 drivers
v0x1360758c0_0 .var "ini", 8 0;
v0x136075970_0 .var "inr", 16 0;
v0x136075a30_0 .net "out", 15 0, L_0x1360b34e0;  alias, 1 drivers
v0x136075ae0_0 .var "outf", 7 0;
v0x136075bd0_0 .var "outi", 7 0;
v0x136075c80_0 .var "overflow", 0 0;
L_0x1360b34e0 .concat [ 8 8 0 0], v0x136075ae0_0, v0x136075bd0_0;
S_0x136075470 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136074e60;
 .timescale -9 -12;
E_0x136075630 .event anyedge, v0x136075830_0;
S_0x136075670 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136074e60;
 .timescale -9 -12;
E_0x1360753a0 .event anyedge, v0x136075970_0, v0x1360758c0_0;
S_0x136076440 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x136072360;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136076610 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x136076650 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136076690 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x1360766d0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x136076710 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x136076750 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136076790 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x1360767d0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x136076810 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x136077d20_0 .net/s *"_ivl_0", 31 0, L_0x1360b2c60;  1 drivers
v0x136077de0_0 .net/s *"_ivl_2", 31 0, L_0x1360b2d20;  1 drivers
v0x136077e80_0 .net "ina", 15 0, o0x12800f840;  alias, 0 drivers
v0x136077f30_0 .net "inb", 15 0, v0x136078ed0_0;  1 drivers
v0x136077fe0_0 .net "out", 15 0, L_0x1360b2f60;  alias, 1 drivers
v0x1360780c0_0 .net "overflow", 0 0, v0x136077c50_0;  1 drivers
v0x136078150_0 .net/s "res", 31 0, L_0x1360b2e00;  1 drivers
L_0x1360b2c60 .extend/s 32, o0x12800f840;
L_0x1360b2d20 .extend/s 32, v0x136078ed0_0;
L_0x1360b2e00 .arith/mult 32, L_0x1360b2c60, L_0x1360b2d20;
S_0x136076cd0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x136076440;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136076e90 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136076ed0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x136076f10 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136076f50 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136076f90 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360777f0_0 .net "in", 31 0, L_0x1360b2e00;  alias, 1 drivers
v0x136077880_0 .var "ini", 15 0;
v0x136077930_0 .var "inr", 23 0;
v0x1360779f0_0 .net "out", 15 0, L_0x1360b2f60;  alias, 1 drivers
v0x136077ad0_0 .var "outf", 7 0;
v0x136077ba0_0 .var "outi", 7 0;
v0x136077c50_0 .var "overflow", 0 0;
L_0x1360b2f60 .concat [ 8 8 0 0], v0x136077ad0_0, v0x136077ba0_0;
S_0x136077250 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x136076cd0;
 .timescale -9 -12;
S_0x136077410 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136077250;
 .timescale -9 -12;
E_0x1360775d0 .event anyedge, v0x1360777f0_0, v0x136077930_0;
S_0x136077620 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136076cd0;
 .timescale -9 -12;
E_0x136077180 .event anyedge, v0x136077930_0, v0x136077880_0;
S_0x136079180 .scope module, "pe32" "pe" 3 346, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x136079340 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x13607f030_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x13607f0d0_0 .net/s "mac_out", 15 0, L_0x1360b3f90;  1 drivers
v0x13607f1b0_0 .net/s "mult_out", 15 0, L_0x1360b3a30;  1 drivers
v0x13607f2c0_0 .net "pe_accept_w_in", 0 0, o0x1280098d0;  alias, 0 drivers
v0x13607f350_0 .net "pe_enabled", 0 0, L_0x1360b4090;  1 drivers
v0x13607f420_0 .net/s "pe_input_in", 15 0, v0x136078740_0;  alias, 1 drivers
v0x13607f4f0_0 .var/s "pe_input_out", 15 0;
v0x13607f580_0 .net/s "pe_psum_in", 15 0, v0x136064110_0;  alias, 1 drivers
v0x13607f610_0 .var/s "pe_psum_out", 15 0;
v0x13607f720_0 .net "pe_switch_in", 0 0, v0x1360642b0_0;  alias, 1 drivers
v0x13607f7d0_0 .var "pe_switch_out", 0 0;
v0x13607f860_0 .net "pe_valid_in", 0 0, v0x136078b70_0;  alias, 1 drivers
v0x13607f8f0_0 .var "pe_valid_out", 0 0;
v0x13607f980_0 .net/s "pe_weight_in", 15 0, v0x136064530_0;  alias, 1 drivers
v0x13607fa10_0 .var/s "pe_weight_out", 15 0;
v0x13607fab0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x13607fb40_0 .var/s "weight_reg_active", 15 0;
v0x13607fd00_0 .var/s "weight_reg_inactive", 15 0;
S_0x1360795b0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x136079180;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136079780 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x1360797c0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x136079800 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136079840 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136079880 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x1360798c0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x136079900 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136079940 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136079980 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x1360799c0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x136079a00 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x13607cb30_0 .net/s *"_ivl_0", 16 0, L_0x1360b3ad0;  1 drivers
v0x13607cbf0_0 .net/s *"_ivl_2", 16 0, L_0x1360b3bb0;  1 drivers
v0x13607cc90_0 .net "ina", 15 0, L_0x1360b3a30;  alias, 1 drivers
v0x13607cd60_0 .net "inaz", 15 0, L_0x1360b3e10;  1 drivers
v0x13607ce10_0 .net "inb", 15 0, v0x136064110_0;  alias, 1 drivers
v0x13607cf20_0 .net "inbz", 15 0, L_0x1360b3eb0;  1 drivers
v0x13607cfb0_0 .net "out", 15 0, L_0x1360b3f90;  alias, 1 drivers
v0x13607d040_0 .net "overflow", 0 0, v0x13607ca60_0;  1 drivers
v0x13607d0f0_0 .net/s "res", 16 0, L_0x1360b3c90;  1 drivers
L_0x1360b3ad0 .extend/s 17, L_0x1360b3e10;
L_0x1360b3bb0 .extend/s 17, L_0x1360b3eb0;
L_0x1360b3c90 .arith/sum 17, L_0x1360b3ad0, L_0x1360b3bb0;
S_0x136079f00 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x1360795b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13607a0d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13607a110 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13607a150 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13607a190 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13607a1d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13607a850_0 .net "in", 15 0, L_0x1360b3a30;  alias, 1 drivers
v0x13607a8e0_0 .var "ini", 7 0;
v0x13607a990_0 .var "inr", 15 0;
v0x13607aa50_0 .net "out", 15 0, L_0x1360b3e10;  alias, 1 drivers
v0x13607ab00_0 .var "outf", 7 0;
v0x13607abf0_0 .var "outi", 7 0;
v0x13607aca0_0 .var "overflow", 0 0;
L_0x1360b3e10 .concat [ 8 8 0 0], v0x13607ab00_0, v0x13607abf0_0;
S_0x13607a460 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136079f00;
 .timescale -9 -12;
E_0x13607a620 .event anyedge, v0x13607a850_0;
S_0x13607a680 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136079f00;
 .timescale -9 -12;
E_0x13607a250 .event anyedge, v0x13607a990_0, v0x13607a8e0_0;
S_0x13607ad70 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x1360795b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13607af40 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13607af80 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13607afc0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13607b000 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13607b040 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13607b720_0 .net "in", 15 0, v0x136064110_0;  alias, 1 drivers
v0x13607b7d0_0 .var "ini", 7 0;
v0x13607b860_0 .var "inr", 15 0;
v0x13607b920_0 .net "out", 15 0, L_0x1360b3eb0;  alias, 1 drivers
v0x13607b9d0_0 .var "outf", 7 0;
v0x13607bac0_0 .var "outi", 7 0;
v0x13607bb70_0 .var "overflow", 0 0;
L_0x1360b3eb0 .concat [ 8 8 0 0], v0x13607b9d0_0, v0x13607bac0_0;
S_0x13607b330 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13607ad70;
 .timescale -9 -12;
E_0x13607b4f0 .event anyedge, v0x136064110_0;
S_0x13607b550 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13607ad70;
 .timescale -9 -12;
E_0x13607b0c0 .event anyedge, v0x13607b860_0, v0x13607b7d0_0;
S_0x13607bc40 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x1360795b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13607be00 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13607be40 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13607be80 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x13607bec0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13607bf00 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13607c610_0 .net "in", 16 0, L_0x1360b3c90;  alias, 1 drivers
v0x13607c6a0_0 .var "ini", 8 0;
v0x13607c750_0 .var "inr", 16 0;
v0x13607c810_0 .net "out", 15 0, L_0x1360b3f90;  alias, 1 drivers
v0x13607c8c0_0 .var "outf", 7 0;
v0x13607c9b0_0 .var "outi", 7 0;
v0x13607ca60_0 .var "overflow", 0 0;
L_0x1360b3f90 .concat [ 8 8 0 0], v0x13607c8c0_0, v0x13607c9b0_0;
S_0x13607c250 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13607bc40;
 .timescale -9 -12;
E_0x13607c410 .event anyedge, v0x13607c610_0;
S_0x13607c450 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13607bc40;
 .timescale -9 -12;
E_0x13607c180 .event anyedge, v0x13607c750_0, v0x13607c6a0_0;
S_0x13607d220 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x136079180;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13607d3f0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x13607d430 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x13607d470 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x13607d4b0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x13607d4f0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x13607d530 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x13607d570 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x13607d5b0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x13607d5f0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x13607eb00_0 .net/s *"_ivl_0", 31 0, L_0x1360b36f0;  1 drivers
v0x13607ebc0_0 .net/s *"_ivl_2", 31 0, L_0x1360b3830;  1 drivers
v0x13607ec60_0 .net "ina", 15 0, v0x136078740_0;  alias, 1 drivers
v0x13607ed30_0 .net "inb", 15 0, v0x13607fb40_0;  1 drivers
v0x13607edc0_0 .net "out", 15 0, L_0x1360b3a30;  alias, 1 drivers
v0x13607eea0_0 .net "overflow", 0 0, v0x13607ea30_0;  1 drivers
v0x13607ef30_0 .net/s "res", 31 0, L_0x1360b38d0;  1 drivers
L_0x1360b36f0 .extend/s 32, v0x136078740_0;
L_0x1360b3830 .extend/s 32, v0x13607fb40_0;
L_0x1360b38d0 .arith/mult 32, L_0x1360b36f0, L_0x1360b3830;
S_0x13607dab0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x13607d220;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13607dc70 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13607dcb0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x13607dcf0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x13607dd30 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13607dd70 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13607e5d0_0 .net "in", 31 0, L_0x1360b38d0;  alias, 1 drivers
v0x13607e660_0 .var "ini", 15 0;
v0x13607e710_0 .var "inr", 23 0;
v0x13607e7d0_0 .net "out", 15 0, L_0x1360b3a30;  alias, 1 drivers
v0x13607e8b0_0 .var "outf", 7 0;
v0x13607e980_0 .var "outi", 7 0;
v0x13607ea30_0 .var "overflow", 0 0;
L_0x1360b3a30 .concat [ 8 8 0 0], v0x13607e8b0_0, v0x13607e980_0;
S_0x13607e030 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x13607dab0;
 .timescale -9 -12;
S_0x13607e1f0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x13607e030;
 .timescale -9 -12;
E_0x13607e3b0 .event anyedge, v0x13607e5d0_0, v0x13607e710_0;
S_0x13607e400 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13607dab0;
 .timescale -9 -12;
E_0x13607df60 .event anyedge, v0x13607e710_0, v0x13607e660_0;
S_0x13607fe70 .scope module, "pe33" "pe" 3 367, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x136080030 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x136085d20_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x136085dc0_0 .net/s "mac_out", 15 0, L_0x1360b4a30;  1 drivers
v0x136085ea0_0 .net/s "mult_out", 15 0, L_0x1360b44b0;  1 drivers
v0x136085fb0_0 .net "pe_accept_w_in", 0 0, o0x12800a6e0;  alias, 0 drivers
v0x136086040_0 .net "pe_enabled", 0 0, L_0x1360b4b30;  1 drivers
v0x136086110_0 .net/s "pe_input_in", 15 0, v0x13607f4f0_0;  alias, 1 drivers
v0x1360861e0_0 .var/s "pe_input_out", 15 0;
v0x136086270_0 .net/s "pe_psum_in", 15 0, v0x13606ae00_0;  alias, 1 drivers
v0x136086300_0 .var/s "pe_psum_out", 15 0;
v0x136086410_0 .net "pe_switch_in", 0 0, v0x13606afa0_0;  alias, 1 drivers
v0x1360864c0_0 .var "pe_switch_out", 0 0;
v0x136086550_0 .net "pe_valid_in", 0 0, v0x13607f8f0_0;  alias, 1 drivers
v0x1360865e0_0 .var "pe_valid_out", 0 0;
v0x136086670_0 .net/s "pe_weight_in", 15 0, v0x13606b220_0;  alias, 1 drivers
v0x136086700_0 .var/s "pe_weight_out", 15 0;
v0x1360867a0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x136086830_0 .var/s "weight_reg_active", 15 0;
v0x1360869f0_0 .var/s "weight_reg_inactive", 15 0;
S_0x1360802a0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x13607fe70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136080470 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x1360804b0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x1360804f0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136080530 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136080570 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x1360805b0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x1360805f0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136080630 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136080670 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x1360806b0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x1360806f0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136083820_0 .net/s *"_ivl_0", 16 0, L_0x1360b4550;  1 drivers
v0x1360838e0_0 .net/s *"_ivl_2", 16 0, L_0x1360b4650;  1 drivers
v0x136083980_0 .net "ina", 15 0, L_0x1360b44b0;  alias, 1 drivers
v0x136083a50_0 .net "inaz", 15 0, L_0x1360b48b0;  1 drivers
v0x136083b00_0 .net "inb", 15 0, v0x13606ae00_0;  alias, 1 drivers
v0x136083c10_0 .net "inbz", 15 0, L_0x1360b4950;  1 drivers
v0x136083ca0_0 .net "out", 15 0, L_0x1360b4a30;  alias, 1 drivers
v0x136083d30_0 .net "overflow", 0 0, v0x136083750_0;  1 drivers
v0x136083de0_0 .net/s "res", 16 0, L_0x1360b4730;  1 drivers
L_0x1360b4550 .extend/s 17, L_0x1360b48b0;
L_0x1360b4650 .extend/s 17, L_0x1360b4950;
L_0x1360b4730 .arith/sum 17, L_0x1360b4550, L_0x1360b4650;
S_0x136080bf0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x1360802a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136080dc0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136080e00 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136080e40 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136080e80 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136080ec0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136081540_0 .net "in", 15 0, L_0x1360b44b0;  alias, 1 drivers
v0x1360815d0_0 .var "ini", 7 0;
v0x136081680_0 .var "inr", 15 0;
v0x136081740_0 .net "out", 15 0, L_0x1360b48b0;  alias, 1 drivers
v0x1360817f0_0 .var "outf", 7 0;
v0x1360818e0_0 .var "outi", 7 0;
v0x136081990_0 .var "overflow", 0 0;
L_0x1360b48b0 .concat [ 8 8 0 0], v0x1360817f0_0, v0x1360818e0_0;
S_0x136081150 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136080bf0;
 .timescale -9 -12;
E_0x136081310 .event anyedge, v0x136081540_0;
S_0x136081370 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136080bf0;
 .timescale -9 -12;
E_0x136080f40 .event anyedge, v0x136081680_0, v0x1360815d0_0;
S_0x136081a60 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x1360802a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136081c30 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136081c70 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136081cb0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136081cf0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136081d30 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136082410_0 .net "in", 15 0, v0x13606ae00_0;  alias, 1 drivers
v0x1360824c0_0 .var "ini", 7 0;
v0x136082550_0 .var "inr", 15 0;
v0x136082610_0 .net "out", 15 0, L_0x1360b4950;  alias, 1 drivers
v0x1360826c0_0 .var "outf", 7 0;
v0x1360827b0_0 .var "outi", 7 0;
v0x136082860_0 .var "overflow", 0 0;
L_0x1360b4950 .concat [ 8 8 0 0], v0x1360826c0_0, v0x1360827b0_0;
S_0x136082020 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136081a60;
 .timescale -9 -12;
E_0x1360821e0 .event anyedge, v0x13606ae00_0;
S_0x136082240 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136081a60;
 .timescale -9 -12;
E_0x136081db0 .event anyedge, v0x136082550_0, v0x1360824c0_0;
S_0x136082930 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x1360802a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136082af0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136082b30 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136082b70 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x136082bb0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136082bf0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136083300_0 .net "in", 16 0, L_0x1360b4730;  alias, 1 drivers
v0x136083390_0 .var "ini", 8 0;
v0x136083440_0 .var "inr", 16 0;
v0x136083500_0 .net "out", 15 0, L_0x1360b4a30;  alias, 1 drivers
v0x1360835b0_0 .var "outf", 7 0;
v0x1360836a0_0 .var "outi", 7 0;
v0x136083750_0 .var "overflow", 0 0;
L_0x1360b4a30 .concat [ 8 8 0 0], v0x1360835b0_0, v0x1360836a0_0;
S_0x136082f40 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136082930;
 .timescale -9 -12;
E_0x136083100 .event anyedge, v0x136083300_0;
S_0x136083140 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136082930;
 .timescale -9 -12;
E_0x136082e70 .event anyedge, v0x136083440_0, v0x136083390_0;
S_0x136083f10 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x13607fe70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1360840e0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x136084120 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136084160 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x1360841a0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x1360841e0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x136084220 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136084260 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x1360842a0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x1360842e0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x1360857f0_0 .net/s *"_ivl_0", 31 0, L_0x1360b4150;  1 drivers
v0x1360858b0_0 .net/s *"_ivl_2", 31 0, L_0x1360b4290;  1 drivers
v0x136085950_0 .net "ina", 15 0, v0x13607f4f0_0;  alias, 1 drivers
v0x136085a20_0 .net "inb", 15 0, v0x136086830_0;  1 drivers
v0x136085ab0_0 .net "out", 15 0, L_0x1360b44b0;  alias, 1 drivers
v0x136085b90_0 .net "overflow", 0 0, v0x136085720_0;  1 drivers
v0x136085c20_0 .net/s "res", 31 0, L_0x1360b4350;  1 drivers
L_0x1360b4150 .extend/s 32, v0x13607f4f0_0;
L_0x1360b4290 .extend/s 32, v0x136086830_0;
L_0x1360b4350 .arith/mult 32, L_0x1360b4150, L_0x1360b4290;
S_0x1360847a0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x136083f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136084960 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360849a0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x1360849e0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136084a20 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136084a60 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360852c0_0 .net "in", 31 0, L_0x1360b4350;  alias, 1 drivers
v0x136085350_0 .var "ini", 15 0;
v0x136085400_0 .var "inr", 23 0;
v0x1360854c0_0 .net "out", 15 0, L_0x1360b44b0;  alias, 1 drivers
v0x1360855a0_0 .var "outf", 7 0;
v0x136085670_0 .var "outi", 7 0;
v0x136085720_0 .var "overflow", 0 0;
L_0x1360b44b0 .concat [ 8 8 0 0], v0x1360855a0_0, v0x136085670_0;
S_0x136084d20 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x1360847a0;
 .timescale -9 -12;
S_0x136084ee0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136084d20;
 .timescale -9 -12;
E_0x1360850a0 .event anyedge, v0x1360852c0_0, v0x136085400_0;
S_0x1360850f0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360847a0;
 .timescale -9 -12;
E_0x136084c50 .event anyedge, v0x136085400_0, v0x136085350_0;
S_0x136086b60 .scope module, "pe34" "pe" 3 388, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x136086d20 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x13608ca10_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x13608cab0_0 .net/s "mac_out", 15 0, L_0x1360b54f0;  1 drivers
v0x13608cb90_0 .net/s "mult_out", 15 0, L_0x1360b4f90;  1 drivers
v0x13608cca0_0 .net "pe_accept_w_in", 0 0, o0x12800b4f0;  alias, 0 drivers
v0x13608cd30_0 .net "pe_enabled", 0 0, L_0x1360b55f0;  1 drivers
v0x13608ce00_0 .net/s "pe_input_in", 15 0, v0x1360861e0_0;  alias, 1 drivers
v0x13608ced0_0 .var/s "pe_input_out", 15 0;
v0x13608cf60_0 .net/s "pe_psum_in", 15 0, v0x136071af0_0;  alias, 1 drivers
v0x13608cff0_0 .var/s "pe_psum_out", 15 0;
v0x13608d100_0 .net "pe_switch_in", 0 0, v0x136071cb0_0;  alias, 1 drivers
v0x13608d1b0_0 .var "pe_switch_out", 0 0;
v0x13608d240_0 .net "pe_valid_in", 0 0, v0x1360865e0_0;  alias, 1 drivers
v0x13608d2d0_0 .var "pe_valid_out", 0 0;
v0x13608d360_0 .net/s "pe_weight_in", 15 0, v0x136071f10_0;  alias, 1 drivers
v0x13608d3f0_0 .var/s "pe_weight_out", 15 0;
v0x13608d490_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x13608d520_0 .var/s "weight_reg_active", 15 0;
v0x13608d6e0_0 .var/s "weight_reg_inactive", 15 0;
S_0x136086f90 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x136086b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136087160 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x1360871a0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x1360871e0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136087220 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136087260 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x1360872a0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x1360872e0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136087320 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136087360 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x1360873a0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x1360873e0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x13608a510_0 .net/s *"_ivl_0", 16 0, L_0x1360b5030;  1 drivers
v0x13608a5d0_0 .net/s *"_ivl_2", 16 0, L_0x1360b5110;  1 drivers
v0x13608a670_0 .net "ina", 15 0, L_0x1360b4f90;  alias, 1 drivers
v0x13608a740_0 .net "inaz", 15 0, L_0x1360b5370;  1 drivers
v0x13608a7f0_0 .net "inb", 15 0, v0x136071af0_0;  alias, 1 drivers
v0x13608a900_0 .net "inbz", 15 0, L_0x1360b5410;  1 drivers
v0x13608a990_0 .net "out", 15 0, L_0x1360b54f0;  alias, 1 drivers
v0x13608aa20_0 .net "overflow", 0 0, v0x13608a440_0;  1 drivers
v0x13608aad0_0 .net/s "res", 16 0, L_0x1360b51f0;  1 drivers
L_0x1360b5030 .extend/s 17, L_0x1360b5370;
L_0x1360b5110 .extend/s 17, L_0x1360b5410;
L_0x1360b51f0 .arith/sum 17, L_0x1360b5030, L_0x1360b5110;
S_0x1360878e0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x136086f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136087ab0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136087af0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136087b30 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136087b70 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136087bb0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136088230_0 .net "in", 15 0, L_0x1360b4f90;  alias, 1 drivers
v0x1360882c0_0 .var "ini", 7 0;
v0x136088370_0 .var "inr", 15 0;
v0x136088430_0 .net "out", 15 0, L_0x1360b5370;  alias, 1 drivers
v0x1360884e0_0 .var "outf", 7 0;
v0x1360885d0_0 .var "outi", 7 0;
v0x136088680_0 .var "overflow", 0 0;
L_0x1360b5370 .concat [ 8 8 0 0], v0x1360884e0_0, v0x1360885d0_0;
S_0x136087e40 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x1360878e0;
 .timescale -9 -12;
E_0x136088000 .event anyedge, v0x136088230_0;
S_0x136088060 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360878e0;
 .timescale -9 -12;
E_0x136087c30 .event anyedge, v0x136088370_0, v0x1360882c0_0;
S_0x136088750 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x136086f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136088920 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136088960 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360889a0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x1360889e0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136088a20 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136089100_0 .net "in", 15 0, v0x136071af0_0;  alias, 1 drivers
v0x1360891b0_0 .var "ini", 7 0;
v0x136089240_0 .var "inr", 15 0;
v0x136089300_0 .net "out", 15 0, L_0x1360b5410;  alias, 1 drivers
v0x1360893b0_0 .var "outf", 7 0;
v0x1360894a0_0 .var "outi", 7 0;
v0x136089550_0 .var "overflow", 0 0;
L_0x1360b5410 .concat [ 8 8 0 0], v0x1360893b0_0, v0x1360894a0_0;
S_0x136088d10 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136088750;
 .timescale -9 -12;
E_0x136088ed0 .event anyedge, v0x136071af0_0;
S_0x136088f30 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136088750;
 .timescale -9 -12;
E_0x136088aa0 .event anyedge, v0x136089240_0, v0x1360891b0_0;
S_0x136089620 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x136086f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360897e0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136089820 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136089860 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x1360898a0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360898e0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136089ff0_0 .net "in", 16 0, L_0x1360b51f0;  alias, 1 drivers
v0x13608a080_0 .var "ini", 8 0;
v0x13608a130_0 .var "inr", 16 0;
v0x13608a1f0_0 .net "out", 15 0, L_0x1360b54f0;  alias, 1 drivers
v0x13608a2a0_0 .var "outf", 7 0;
v0x13608a390_0 .var "outi", 7 0;
v0x13608a440_0 .var "overflow", 0 0;
L_0x1360b54f0 .concat [ 8 8 0 0], v0x13608a2a0_0, v0x13608a390_0;
S_0x136089c30 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136089620;
 .timescale -9 -12;
E_0x136089df0 .event anyedge, v0x136089ff0_0;
S_0x136089e30 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136089620;
 .timescale -9 -12;
E_0x136089b60 .event anyedge, v0x13608a130_0, v0x13608a080_0;
S_0x13608ac00 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x136086b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13608add0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x13608ae10 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x13608ae50 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x13608ae90 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x13608aed0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x13608af10 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x13608af50 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x13608af90 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x13608afd0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x13608c4e0_0 .net/s *"_ivl_0", 31 0, L_0x1360b4c50;  1 drivers
v0x13608c5a0_0 .net/s *"_ivl_2", 31 0, L_0x1360b4d90;  1 drivers
v0x13608c640_0 .net "ina", 15 0, v0x1360861e0_0;  alias, 1 drivers
v0x13608c710_0 .net "inb", 15 0, v0x13608d520_0;  1 drivers
v0x13608c7a0_0 .net "out", 15 0, L_0x1360b4f90;  alias, 1 drivers
v0x13608c880_0 .net "overflow", 0 0, v0x13608c410_0;  1 drivers
v0x13608c910_0 .net/s "res", 31 0, L_0x1360b4e30;  1 drivers
L_0x1360b4c50 .extend/s 32, v0x1360861e0_0;
L_0x1360b4d90 .extend/s 32, v0x13608d520_0;
L_0x1360b4e30 .arith/mult 32, L_0x1360b4c50, L_0x1360b4d90;
S_0x13608b490 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x13608ac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13608b650 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13608b690 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x13608b6d0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x13608b710 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13608b750 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13608bfb0_0 .net "in", 31 0, L_0x1360b4e30;  alias, 1 drivers
v0x13608c040_0 .var "ini", 15 0;
v0x13608c0f0_0 .var "inr", 23 0;
v0x13608c1b0_0 .net "out", 15 0, L_0x1360b4f90;  alias, 1 drivers
v0x13608c290_0 .var "outf", 7 0;
v0x13608c360_0 .var "outi", 7 0;
v0x13608c410_0 .var "overflow", 0 0;
L_0x1360b4f90 .concat [ 8 8 0 0], v0x13608c290_0, v0x13608c360_0;
S_0x13608ba10 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x13608b490;
 .timescale -9 -12;
S_0x13608bbd0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x13608ba10;
 .timescale -9 -12;
E_0x13608bd90 .event anyedge, v0x13608bfb0_0, v0x13608c0f0_0;
S_0x13608bde0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13608b490;
 .timescale -9 -12;
E_0x13608b940 .event anyedge, v0x13608c0f0_0, v0x13608c040_0;
S_0x13608d850 .scope module, "pe41" "pe" 3 411, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x13608da10 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x136093700_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x1360937a0_0 .net/s "mac_out", 15 0, L_0x1360b5f50;  1 drivers
v0x136093880_0 .net/s "mult_out", 15 0, L_0x1360b59d0;  1 drivers
v0x136093990_0 .net "pe_accept_w_in", 0 0, o0x128008a30;  alias, 0 drivers
v0x136093a20_0 .net "pe_enabled", 0 0, L_0x1360b6050;  1 drivers
v0x136093ab0_0 .net/s "pe_input_in", 15 0, o0x128012ea0;  alias, 0 drivers
v0x136093b40_0 .var/s "pe_input_out", 15 0;
v0x136093be0_0 .net/s "pe_psum_in", 15 0, v0x136078870_0;  alias, 1 drivers
v0x136093c80_0 .var/s "pe_psum_out", 15 0;
v0x136093db0_0 .net "pe_switch_in", 0 0, v0x136078a50_0;  alias, 1 drivers
v0x136093e60_0 .var "pe_switch_out", 0 0;
v0x136093ef0_0 .net "pe_valid_in", 0 0, o0x128013080;  alias, 0 drivers
v0x136093f80_0 .var "pe_valid_out", 0 0;
v0x136094010_0 .net/s "pe_weight_in", 15 0, v0x136078cb0_0;  alias, 1 drivers
v0x1360940c0_0 .var/s "pe_weight_out", 15 0;
v0x136094150_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x1360941e0_0 .var/s "weight_reg_active", 15 0;
v0x1360943a0_0 .var/s "weight_reg_inactive", 15 0;
S_0x13608dc80 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x13608d850;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13608de50 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x13608de90 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x13608ded0 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x13608df10 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x13608df50 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x13608df90 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x13608dfd0 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x13608e010 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x13608e050 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x13608e090 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x13608e0d0 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136091200_0 .net/s *"_ivl_0", 16 0, L_0x1360b5a70;  1 drivers
v0x1360912c0_0 .net/s *"_ivl_2", 16 0, L_0x1360b5b70;  1 drivers
v0x136091360_0 .net "ina", 15 0, L_0x1360b59d0;  alias, 1 drivers
v0x136091430_0 .net "inaz", 15 0, L_0x1360b5dd0;  1 drivers
v0x1360914e0_0 .net "inb", 15 0, v0x136078870_0;  alias, 1 drivers
v0x1360915f0_0 .net "inbz", 15 0, L_0x1360b5e70;  1 drivers
v0x136091680_0 .net "out", 15 0, L_0x1360b5f50;  alias, 1 drivers
v0x136091710_0 .net "overflow", 0 0, v0x136091130_0;  1 drivers
v0x1360917c0_0 .net/s "res", 16 0, L_0x1360b5c50;  1 drivers
L_0x1360b5a70 .extend/s 17, L_0x1360b5dd0;
L_0x1360b5b70 .extend/s 17, L_0x1360b5e70;
L_0x1360b5c50 .arith/sum 17, L_0x1360b5a70, L_0x1360b5b70;
S_0x13608e5d0 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x13608dc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13608e7a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13608e7e0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13608e820 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13608e860 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13608e8a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13608ef20_0 .net "in", 15 0, L_0x1360b59d0;  alias, 1 drivers
v0x13608efb0_0 .var "ini", 7 0;
v0x13608f060_0 .var "inr", 15 0;
v0x13608f120_0 .net "out", 15 0, L_0x1360b5dd0;  alias, 1 drivers
v0x13608f1d0_0 .var "outf", 7 0;
v0x13608f2c0_0 .var "outi", 7 0;
v0x13608f370_0 .var "overflow", 0 0;
L_0x1360b5dd0 .concat [ 8 8 0 0], v0x13608f1d0_0, v0x13608f2c0_0;
S_0x13608eb30 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13608e5d0;
 .timescale -9 -12;
E_0x13608ecf0 .event anyedge, v0x13608ef20_0;
S_0x13608ed50 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13608e5d0;
 .timescale -9 -12;
E_0x13608e920 .event anyedge, v0x13608f060_0, v0x13608efb0_0;
S_0x13608f440 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x13608dc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13608f610 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13608f650 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13608f690 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13608f6d0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13608f710 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13608fdf0_0 .net "in", 15 0, v0x136078870_0;  alias, 1 drivers
v0x13608fea0_0 .var "ini", 7 0;
v0x13608ff30_0 .var "inr", 15 0;
v0x13608fff0_0 .net "out", 15 0, L_0x1360b5e70;  alias, 1 drivers
v0x1360900a0_0 .var "outf", 7 0;
v0x136090190_0 .var "outi", 7 0;
v0x136090240_0 .var "overflow", 0 0;
L_0x1360b5e70 .concat [ 8 8 0 0], v0x1360900a0_0, v0x136090190_0;
S_0x13608fa00 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13608f440;
 .timescale -9 -12;
E_0x13608fbc0 .event anyedge, v0x136078870_0;
S_0x13608fc20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13608f440;
 .timescale -9 -12;
E_0x13608f790 .event anyedge, v0x13608ff30_0, v0x13608fea0_0;
S_0x136090310 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x13608dc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360904d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136090510 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136090550 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x136090590 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360905d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136090ce0_0 .net "in", 16 0, L_0x1360b5c50;  alias, 1 drivers
v0x136090d70_0 .var "ini", 8 0;
v0x136090e20_0 .var "inr", 16 0;
v0x136090ee0_0 .net "out", 15 0, L_0x1360b5f50;  alias, 1 drivers
v0x136090f90_0 .var "outf", 7 0;
v0x136091080_0 .var "outi", 7 0;
v0x136091130_0 .var "overflow", 0 0;
L_0x1360b5f50 .concat [ 8 8 0 0], v0x136090f90_0, v0x136091080_0;
S_0x136090920 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136090310;
 .timescale -9 -12;
E_0x136090ae0 .event anyedge, v0x136090ce0_0;
S_0x136090b20 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136090310;
 .timescale -9 -12;
E_0x136090850 .event anyedge, v0x136090e20_0, v0x136090d70_0;
S_0x1360918f0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x13608d850;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136091ac0 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x136091b00 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136091b40 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x136091b80 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x136091bc0 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x136091c00 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136091c40 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x136091c80 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x136091cc0 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x1360931d0_0 .net/s *"_ivl_0", 31 0, L_0x1360b56b0;  1 drivers
v0x136093290_0 .net/s *"_ivl_2", 31 0, L_0x1360b5770;  1 drivers
v0x136093330_0 .net "ina", 15 0, o0x128012ea0;  alias, 0 drivers
v0x1360933e0_0 .net "inb", 15 0, v0x1360941e0_0;  1 drivers
v0x136093490_0 .net "out", 15 0, L_0x1360b59d0;  alias, 1 drivers
v0x136093570_0 .net "overflow", 0 0, v0x136093100_0;  1 drivers
v0x136093600_0 .net/s "res", 31 0, L_0x1360b5870;  1 drivers
L_0x1360b56b0 .extend/s 32, o0x128012ea0;
L_0x1360b5770 .extend/s 32, v0x1360941e0_0;
L_0x1360b5870 .arith/mult 32, L_0x1360b56b0, L_0x1360b5770;
S_0x136092180 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x1360918f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136092340 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136092380 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x1360923c0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x136092400 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136092440 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136092ca0_0 .net "in", 31 0, L_0x1360b5870;  alias, 1 drivers
v0x136092d30_0 .var "ini", 15 0;
v0x136092de0_0 .var "inr", 23 0;
v0x136092ea0_0 .net "out", 15 0, L_0x1360b59d0;  alias, 1 drivers
v0x136092f80_0 .var "outf", 7 0;
v0x136093050_0 .var "outi", 7 0;
v0x136093100_0 .var "overflow", 0 0;
L_0x1360b59d0 .concat [ 8 8 0 0], v0x136092f80_0, v0x136093050_0;
S_0x136092700 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x136092180;
 .timescale -9 -12;
S_0x1360928c0 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x136092700;
 .timescale -9 -12;
E_0x136092a80 .event anyedge, v0x136092ca0_0, v0x136092de0_0;
S_0x136092ad0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136092180;
 .timescale -9 -12;
E_0x136092630 .event anyedge, v0x136092de0_0, v0x136092d30_0;
S_0x136094510 .scope module, "pe42" "pe" 3 432, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x1360946d0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x13609a3c0_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x13609a460_0 .net/s "mac_out", 15 0, L_0x1360b6a00;  1 drivers
v0x13609a540_0 .net/s "mult_out", 15 0, L_0x1360b6480;  1 drivers
v0x13609a650_0 .net "pe_accept_w_in", 0 0, o0x1280098d0;  alias, 0 drivers
v0x13609a6e0_0 .net "pe_enabled", 0 0, L_0x1360b6b00;  1 drivers
v0x13609a770_0 .net/s "pe_input_in", 15 0, v0x136093b40_0;  alias, 1 drivers
v0x13609a840_0 .var/s "pe_input_out", 15 0;
v0x13609a8d0_0 .net/s "pe_psum_in", 15 0, v0x13607f610_0;  alias, 1 drivers
v0x13609a970_0 .var/s "pe_psum_out", 15 0;
v0x13609aa80_0 .net "pe_switch_in", 0 0, v0x13607f7d0_0;  alias, 1 drivers
v0x13609ab30_0 .var "pe_switch_out", 0 0;
v0x13609abc0_0 .net "pe_valid_in", 0 0, v0x136093f80_0;  alias, 1 drivers
v0x13609ac50_0 .var "pe_valid_out", 0 0;
v0x13609ace0_0 .net/s "pe_weight_in", 15 0, v0x13607fa10_0;  alias, 1 drivers
v0x13609ad90_0 .var/s "pe_weight_out", 15 0;
v0x13609ae20_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x13609aeb0_0 .var/s "weight_reg_active", 15 0;
v0x13609b070_0 .var/s "weight_reg_inactive", 15 0;
S_0x136094940 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x136094510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136094b10 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x136094b50 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x136094b90 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x136094bd0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x136094c10 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x136094c50 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x136094c90 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x136094cd0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x136094d10 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x136094d50 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x136094d90 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x136097ec0_0 .net/s *"_ivl_0", 16 0, L_0x1360b6520;  1 drivers
v0x136097f80_0 .net/s *"_ivl_2", 16 0, L_0x1360b6620;  1 drivers
v0x136098020_0 .net "ina", 15 0, L_0x1360b6480;  alias, 1 drivers
v0x1360980f0_0 .net "inaz", 15 0, L_0x1360b6880;  1 drivers
v0x1360981a0_0 .net "inb", 15 0, v0x13607f610_0;  alias, 1 drivers
v0x1360982b0_0 .net "inbz", 15 0, L_0x1360b6920;  1 drivers
v0x136098340_0 .net "out", 15 0, L_0x1360b6a00;  alias, 1 drivers
v0x1360983d0_0 .net "overflow", 0 0, v0x136097df0_0;  1 drivers
v0x136098480_0 .net/s "res", 16 0, L_0x1360b6700;  1 drivers
L_0x1360b6520 .extend/s 17, L_0x1360b6880;
L_0x1360b6620 .extend/s 17, L_0x1360b6920;
L_0x1360b6700 .arith/sum 17, L_0x1360b6520, L_0x1360b6620;
S_0x136095290 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x136094940;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136095460 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x1360954a0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360954e0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136095520 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136095560 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136095be0_0 .net "in", 15 0, L_0x1360b6480;  alias, 1 drivers
v0x136095c70_0 .var "ini", 7 0;
v0x136095d20_0 .var "inr", 15 0;
v0x136095de0_0 .net "out", 15 0, L_0x1360b6880;  alias, 1 drivers
v0x136095e90_0 .var "outf", 7 0;
v0x136095f80_0 .var "outi", 7 0;
v0x136096030_0 .var "overflow", 0 0;
L_0x1360b6880 .concat [ 8 8 0 0], v0x136095e90_0, v0x136095f80_0;
S_0x1360957f0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136095290;
 .timescale -9 -12;
E_0x1360959b0 .event anyedge, v0x136095be0_0;
S_0x136095a10 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136095290;
 .timescale -9 -12;
E_0x1360955e0 .event anyedge, v0x136095d20_0, v0x136095c70_0;
S_0x136096100 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x136094940;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360962d0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x136096310 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136096350 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x136096390 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360963d0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136096ab0_0 .net "in", 15 0, v0x13607f610_0;  alias, 1 drivers
v0x136096b60_0 .var "ini", 7 0;
v0x136096bf0_0 .var "inr", 15 0;
v0x136096cb0_0 .net "out", 15 0, L_0x1360b6920;  alias, 1 drivers
v0x136096d60_0 .var "outf", 7 0;
v0x136096e50_0 .var "outi", 7 0;
v0x136096f00_0 .var "overflow", 0 0;
L_0x1360b6920 .concat [ 8 8 0 0], v0x136096d60_0, v0x136096e50_0;
S_0x1360966c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136096100;
 .timescale -9 -12;
E_0x136096880 .event anyedge, v0x13607f610_0;
S_0x1360968e0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136096100;
 .timescale -9 -12;
E_0x136096450 .event anyedge, v0x136096bf0_0, v0x136096b60_0;
S_0x136096fd0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x136094940;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136097190 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360971d0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x136097210 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x136097250 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136097290 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360979a0_0 .net "in", 16 0, L_0x1360b6700;  alias, 1 drivers
v0x136097a30_0 .var "ini", 8 0;
v0x136097ae0_0 .var "inr", 16 0;
v0x136097ba0_0 .net "out", 15 0, L_0x1360b6a00;  alias, 1 drivers
v0x136097c50_0 .var "outf", 7 0;
v0x136097d40_0 .var "outi", 7 0;
v0x136097df0_0 .var "overflow", 0 0;
L_0x1360b6a00 .concat [ 8 8 0 0], v0x136097c50_0, v0x136097d40_0;
S_0x1360975e0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x136096fd0;
 .timescale -9 -12;
E_0x1360977a0 .event anyedge, v0x1360979a0_0;
S_0x1360977e0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136096fd0;
 .timescale -9 -12;
E_0x136097510 .event anyedge, v0x136097ae0_0, v0x136097a30_0;
S_0x1360985b0 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x136094510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x136098780 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x1360987c0 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x136098800 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x136098840 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x136098880 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x1360988c0 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x136098900 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x136098940 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x136098980 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x136099e90_0 .net/s *"_ivl_0", 31 0, L_0x1360b6180;  1 drivers
v0x136099f50_0 .net/s *"_ivl_2", 31 0, L_0x1360b62c0;  1 drivers
v0x136099ff0_0 .net "ina", 15 0, v0x136093b40_0;  alias, 1 drivers
v0x13609a0c0_0 .net "inb", 15 0, v0x13609aeb0_0;  1 drivers
v0x13609a150_0 .net "out", 15 0, L_0x1360b6480;  alias, 1 drivers
v0x13609a230_0 .net "overflow", 0 0, v0x136099dc0_0;  1 drivers
v0x13609a2c0_0 .net/s "res", 31 0, L_0x1360b6360;  1 drivers
L_0x1360b6180 .extend/s 32, v0x136093b40_0;
L_0x1360b62c0 .extend/s 32, v0x13609aeb0_0;
L_0x1360b6360 .arith/mult 32, L_0x1360b6180, L_0x1360b62c0;
S_0x136098e40 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x1360985b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x136099000 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x136099040 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x136099080 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x1360990c0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x136099100 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x136099960_0 .net "in", 31 0, L_0x1360b6360;  alias, 1 drivers
v0x1360999f0_0 .var "ini", 15 0;
v0x136099aa0_0 .var "inr", 23 0;
v0x136099b60_0 .net "out", 15 0, L_0x1360b6480;  alias, 1 drivers
v0x136099c40_0 .var "outf", 7 0;
v0x136099d10_0 .var "outi", 7 0;
v0x136099dc0_0 .var "overflow", 0 0;
L_0x1360b6480 .concat [ 8 8 0 0], v0x136099c40_0, v0x136099d10_0;
S_0x1360993c0 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x136098e40;
 .timescale -9 -12;
S_0x136099580 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x1360993c0;
 .timescale -9 -12;
E_0x136099740 .event anyedge, v0x136099960_0, v0x136099aa0_0;
S_0x136099790 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x136098e40;
 .timescale -9 -12;
E_0x1360992f0 .event anyedge, v0x136099aa0_0, v0x1360999f0_0;
S_0x13609b1e0 .scope module, "pe43" "pe" 3 453, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x13609b3a0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x1360a1090_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x1360a1130_0 .net/s "mac_out", 15 0, L_0x1360b74a0;  1 drivers
v0x1360a1210_0 .net/s "mult_out", 15 0, L_0x1360b6f20;  1 drivers
v0x1360a1320_0 .net "pe_accept_w_in", 0 0, o0x12800a6e0;  alias, 0 drivers
v0x1360a13b0_0 .net "pe_enabled", 0 0, L_0x1360b75a0;  1 drivers
v0x1360a1440_0 .net/s "pe_input_in", 15 0, v0x13609a840_0;  alias, 1 drivers
v0x1360a1510_0 .var/s "pe_input_out", 15 0;
v0x1360a15a0_0 .net/s "pe_psum_in", 15 0, v0x136086300_0;  alias, 1 drivers
v0x1360a1640_0 .var/s "pe_psum_out", 15 0;
v0x1360a1750_0 .net "pe_switch_in", 0 0, v0x1360864c0_0;  alias, 1 drivers
v0x1360a1800_0 .var "pe_switch_out", 0 0;
v0x1360a1890_0 .net "pe_valid_in", 0 0, v0x13609ac50_0;  alias, 1 drivers
v0x1360a1920_0 .var "pe_valid_out", 0 0;
v0x1360a19b0_0 .net/s "pe_weight_in", 15 0, v0x136086700_0;  alias, 1 drivers
v0x1360a1a60_0 .var/s "pe_weight_out", 15 0;
v0x1360a1af0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x1360a1b80_0 .var/s "weight_reg_active", 15 0;
v0x1360a1d40_0 .var/s "weight_reg_inactive", 15 0;
S_0x13609b610 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x13609b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13609b7e0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x13609b820 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x13609b860 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x13609b8a0 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x13609b8e0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x13609b920 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x13609b960 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x13609b9a0 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x13609b9e0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x13609ba20 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x13609ba60 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x13609eb90_0 .net/s *"_ivl_0", 16 0, L_0x1360b6fc0;  1 drivers
v0x13609ec50_0 .net/s *"_ivl_2", 16 0, L_0x1360b70c0;  1 drivers
v0x13609ecf0_0 .net "ina", 15 0, L_0x1360b6f20;  alias, 1 drivers
v0x13609edc0_0 .net "inaz", 15 0, L_0x1360b7320;  1 drivers
v0x13609ee70_0 .net "inb", 15 0, v0x136086300_0;  alias, 1 drivers
v0x13609ef80_0 .net "inbz", 15 0, L_0x1360b73c0;  1 drivers
v0x13609f010_0 .net "out", 15 0, L_0x1360b74a0;  alias, 1 drivers
v0x13609f0a0_0 .net "overflow", 0 0, v0x13609eac0_0;  1 drivers
v0x13609f150_0 .net/s "res", 16 0, L_0x1360b71a0;  1 drivers
L_0x1360b6fc0 .extend/s 17, L_0x1360b7320;
L_0x1360b70c0 .extend/s 17, L_0x1360b73c0;
L_0x1360b71a0 .arith/sum 17, L_0x1360b6fc0, L_0x1360b70c0;
S_0x13609bf60 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x13609b610;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13609c130 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13609c170 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13609c1b0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13609c1f0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13609c230 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13609c8b0_0 .net "in", 15 0, L_0x1360b6f20;  alias, 1 drivers
v0x13609c940_0 .var "ini", 7 0;
v0x13609c9f0_0 .var "inr", 15 0;
v0x13609cab0_0 .net "out", 15 0, L_0x1360b7320;  alias, 1 drivers
v0x13609cb60_0 .var "outf", 7 0;
v0x13609cc50_0 .var "outi", 7 0;
v0x13609cd00_0 .var "overflow", 0 0;
L_0x1360b7320 .concat [ 8 8 0 0], v0x13609cb60_0, v0x13609cc50_0;
S_0x13609c4c0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13609bf60;
 .timescale -9 -12;
E_0x13609c680 .event anyedge, v0x13609c8b0_0;
S_0x13609c6e0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13609bf60;
 .timescale -9 -12;
E_0x13609c2b0 .event anyedge, v0x13609c9f0_0, v0x13609c940_0;
S_0x13609cdd0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x13609b610;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13609cfa0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x13609cfe0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13609d020 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x13609d060 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13609d0a0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13609d780_0 .net "in", 15 0, v0x136086300_0;  alias, 1 drivers
v0x13609d830_0 .var "ini", 7 0;
v0x13609d8c0_0 .var "inr", 15 0;
v0x13609d980_0 .net "out", 15 0, L_0x1360b73c0;  alias, 1 drivers
v0x13609da30_0 .var "outf", 7 0;
v0x13609db20_0 .var "outi", 7 0;
v0x13609dbd0_0 .var "overflow", 0 0;
L_0x1360b73c0 .concat [ 8 8 0 0], v0x13609da30_0, v0x13609db20_0;
S_0x13609d390 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13609cdd0;
 .timescale -9 -12;
E_0x13609d550 .event anyedge, v0x136086300_0;
S_0x13609d5b0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13609cdd0;
 .timescale -9 -12;
E_0x13609d120 .event anyedge, v0x13609d8c0_0, v0x13609d830_0;
S_0x13609dca0 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x13609b610;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13609de60 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13609dea0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x13609dee0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x13609df20 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13609df60 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x13609e670_0 .net "in", 16 0, L_0x1360b71a0;  alias, 1 drivers
v0x13609e700_0 .var "ini", 8 0;
v0x13609e7b0_0 .var "inr", 16 0;
v0x13609e870_0 .net "out", 15 0, L_0x1360b74a0;  alias, 1 drivers
v0x13609e920_0 .var "outf", 7 0;
v0x13609ea10_0 .var "outi", 7 0;
v0x13609eac0_0 .var "overflow", 0 0;
L_0x1360b74a0 .concat [ 8 8 0 0], v0x13609e920_0, v0x13609ea10_0;
S_0x13609e2b0 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x13609dca0;
 .timescale -9 -12;
E_0x13609e470 .event anyedge, v0x13609e670_0;
S_0x13609e4b0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13609dca0;
 .timescale -9 -12;
E_0x13609e1e0 .event anyedge, v0x13609e7b0_0, v0x13609e700_0;
S_0x13609f280 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x13609b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x13609f450 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x13609f490 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x13609f4d0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x13609f510 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x13609f550 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x13609f590 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x13609f5d0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x13609f610 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x13609f650 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x1360a0b60_0 .net/s *"_ivl_0", 31 0, L_0x1360b6bc0;  1 drivers
v0x1360a0c20_0 .net/s *"_ivl_2", 31 0, L_0x1360b6d00;  1 drivers
v0x1360a0cc0_0 .net "ina", 15 0, v0x13609a840_0;  alias, 1 drivers
v0x1360a0d90_0 .net "inb", 15 0, v0x1360a1b80_0;  1 drivers
v0x1360a0e20_0 .net "out", 15 0, L_0x1360b6f20;  alias, 1 drivers
v0x1360a0f00_0 .net "overflow", 0 0, v0x1360a0a90_0;  1 drivers
v0x1360a0f90_0 .net/s "res", 31 0, L_0x1360b6dc0;  1 drivers
L_0x1360b6bc0 .extend/s 32, v0x13609a840_0;
L_0x1360b6d00 .extend/s 32, v0x1360a1b80_0;
L_0x1360b6dc0 .arith/mult 32, L_0x1360b6bc0, L_0x1360b6d00;
S_0x13609fb10 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x13609f280;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x13609fcd0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x13609fd10 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x13609fd50 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x13609fd90 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x13609fdd0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360a0630_0 .net "in", 31 0, L_0x1360b6dc0;  alias, 1 drivers
v0x1360a06c0_0 .var "ini", 15 0;
v0x1360a0770_0 .var "inr", 23 0;
v0x1360a0830_0 .net "out", 15 0, L_0x1360b6f20;  alias, 1 drivers
v0x1360a0910_0 .var "outf", 7 0;
v0x1360a09e0_0 .var "outi", 7 0;
v0x1360a0a90_0 .var "overflow", 0 0;
L_0x1360b6f20 .concat [ 8 8 0 0], v0x1360a0910_0, v0x1360a09e0_0;
S_0x1360a0090 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x13609fb10;
 .timescale -9 -12;
S_0x1360a0250 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x1360a0090;
 .timescale -9 -12;
E_0x1360a0410 .event anyedge, v0x1360a0630_0, v0x1360a0770_0;
S_0x1360a0460 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x13609fb10;
 .timescale -9 -12;
E_0x13609ffc0 .event anyedge, v0x1360a0770_0, v0x1360a06c0_0;
S_0x1360a1eb0 .scope module, "pe44" "pe" 3 474, 4 4 0, S_0x13602da80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "pe_psum_in";
    .port_info 3 /INPUT 16 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 16 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 16 "pe_psum_out";
    .port_info 10 /OUTPUT 16 "pe_weight_out";
    .port_info 11 /OUTPUT 16 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x1360a2070 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x1360a7d60_0 .net "clk", 0 0, o0x128008a00;  alias, 0 drivers
v0x1360a7e00_0 .net/s "mac_out", 15 0, L_0x1360b8060;  1 drivers
v0x1360a7ee0_0 .net/s "mult_out", 15 0, L_0x1360b7b00;  1 drivers
v0x1360a7ff0_0 .net "pe_accept_w_in", 0 0, o0x12800b4f0;  alias, 0 drivers
v0x1360a8080_0 .net "pe_enabled", 0 0, L_0x1360b8160;  1 drivers
v0x1360a8110_0 .net/s "pe_input_in", 15 0, v0x1360a1510_0;  alias, 1 drivers
v0x1360a81e0_0 .var/s "pe_input_out", 15 0;
v0x1360a8270_0 .net/s "pe_psum_in", 15 0, v0x13608cff0_0;  alias, 1 drivers
v0x1360a8310_0 .var/s "pe_psum_out", 15 0;
v0x1360a8420_0 .net "pe_switch_in", 0 0, v0x13608d1b0_0;  alias, 1 drivers
v0x1360a84d0_0 .var "pe_switch_out", 0 0;
v0x1360a8560_0 .net "pe_valid_in", 0 0, v0x1360a1920_0;  alias, 1 drivers
v0x1360a85f0_0 .var "pe_valid_out", 0 0;
v0x1360a8680_0 .net/s "pe_weight_in", 15 0, v0x13608d3f0_0;  alias, 1 drivers
v0x1360a8730_0 .var/s "pe_weight_out", 15 0;
v0x1360a87c0_0 .net "rst", 0 0, o0x128008c10;  alias, 0 drivers
v0x1360a8850_0 .var/s "weight_reg_active", 15 0;
v0x1360a8a10_0 .var/s "weight_reg_inactive", 15 0;
S_0x1360a22e0 .scope module, "adder" "fxp_add" 4 43, 5 110 0, S_0x1360a1eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1360a24b0 .param/l "ROUND" 0 5 117, +C4<00000000000000000000000000000001>;
P_0x1360a24f0 .param/l "WIF" 1 5 126, +C4<00000000000000000000000000001000>;
P_0x1360a2530 .param/l "WIFA" 0 5 112, +C4<00000000000000000000000000001000>;
P_0x1360a2570 .param/l "WIFB" 0 5 114, +C4<00000000000000000000000000001000>;
P_0x1360a25b0 .param/l "WII" 1 5 125, +C4<00000000000000000000000000001000>;
P_0x1360a25f0 .param/l "WIIA" 0 5 111, +C4<00000000000000000000000000001000>;
P_0x1360a2630 .param/l "WIIB" 0 5 113, +C4<00000000000000000000000000001000>;
P_0x1360a2670 .param/l "WOF" 0 5 116, +C4<00000000000000000000000000001000>;
P_0x1360a26b0 .param/l "WOI" 0 5 115, +C4<00000000000000000000000000001000>;
P_0x1360a26f0 .param/l "WRF" 1 5 128, +C4<00000000000000000000000000001000>;
P_0x1360a2730 .param/l "WRI" 1 5 127, +C4<000000000000000000000000000001001>;
v0x1360a5860_0 .net/s *"_ivl_0", 16 0, L_0x1360b7ba0;  1 drivers
v0x1360a5920_0 .net/s *"_ivl_2", 16 0, L_0x1360b7c80;  1 drivers
v0x1360a59c0_0 .net "ina", 15 0, L_0x1360b7b00;  alias, 1 drivers
v0x1360a5a90_0 .net "inaz", 15 0, L_0x1360b7ee0;  1 drivers
v0x1360a5b40_0 .net "inb", 15 0, v0x13608cff0_0;  alias, 1 drivers
v0x1360a5c50_0 .net "inbz", 15 0, L_0x1360b7f80;  1 drivers
v0x1360a5ce0_0 .net "out", 15 0, L_0x1360b8060;  alias, 1 drivers
v0x1360a5d70_0 .net "overflow", 0 0, v0x1360a5790_0;  1 drivers
v0x1360a5e20_0 .net/s "res", 16 0, L_0x1360b7d60;  1 drivers
L_0x1360b7ba0 .extend/s 17, L_0x1360b7ee0;
L_0x1360b7c80 .extend/s 17, L_0x1360b7f80;
L_0x1360b7d60 .arith/sum 17, L_0x1360b7ba0, L_0x1360b7c80;
S_0x1360a2c30 .scope module, "ina_zoom" "fxp_zoom" 5 140, 5 22 0, S_0x1360a22e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360a2e00 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x1360a2e40 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360a2e80 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x1360a2ec0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360a2f00 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360a3580_0 .net "in", 15 0, L_0x1360b7b00;  alias, 1 drivers
v0x1360a3610_0 .var "ini", 7 0;
v0x1360a36c0_0 .var "inr", 15 0;
v0x1360a3780_0 .net "out", 15 0, L_0x1360b7ee0;  alias, 1 drivers
v0x1360a3830_0 .var "outf", 7 0;
v0x1360a3920_0 .var "outi", 7 0;
v0x1360a39d0_0 .var "overflow", 0 0;
L_0x1360b7ee0 .concat [ 8 8 0 0], v0x1360a3830_0, v0x1360a3920_0;
S_0x1360a3190 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x1360a2c30;
 .timescale -9 -12;
E_0x1360a3350 .event anyedge, v0x1360a3580_0;
S_0x1360a33b0 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360a2c30;
 .timescale -9 -12;
E_0x1360a2f80 .event anyedge, v0x1360a36c0_0, v0x1360a3610_0;
S_0x1360a3aa0 .scope module, "inb_zoom" "fxp_zoom" 5 152, 5 22 0, S_0x1360a22e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360a3c70 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000000>;
P_0x1360a3cb0 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360a3cf0 .param/l "WII" 0 5 23, +C4<00000000000000000000000000001000>;
P_0x1360a3d30 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360a3d70 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360a4450_0 .net "in", 15 0, v0x13608cff0_0;  alias, 1 drivers
v0x1360a4500_0 .var "ini", 7 0;
v0x1360a4590_0 .var "inr", 15 0;
v0x1360a4650_0 .net "out", 15 0, L_0x1360b7f80;  alias, 1 drivers
v0x1360a4700_0 .var "outf", 7 0;
v0x1360a47f0_0 .var "outi", 7 0;
v0x1360a48a0_0 .var "overflow", 0 0;
L_0x1360b7f80 .concat [ 8 8 0 0], v0x1360a4700_0, v0x1360a47f0_0;
S_0x1360a4060 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x1360a3aa0;
 .timescale -9 -12;
E_0x1360a4220 .event anyedge, v0x13608cff0_0;
S_0x1360a4280 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360a3aa0;
 .timescale -9 -12;
E_0x1360a3df0 .event anyedge, v0x1360a4590_0, v0x1360a4500_0;
S_0x1360a4970 .scope module, "res_zoom" "fxp_zoom" 5 164, 5 22 0, S_0x1360a22e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360a4b30 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360a4b70 .param/l "WIF" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x1360a4bb0 .param/l "WII" 0 5 23, +C4<000000000000000000000000000001001>;
P_0x1360a4bf0 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360a4c30 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360a5340_0 .net "in", 16 0, L_0x1360b7d60;  alias, 1 drivers
v0x1360a53d0_0 .var "ini", 8 0;
v0x1360a5480_0 .var "inr", 16 0;
v0x1360a5540_0 .net "out", 15 0, L_0x1360b8060;  alias, 1 drivers
v0x1360a55f0_0 .var "outf", 7 0;
v0x1360a56e0_0 .var "outi", 7 0;
v0x1360a5790_0 .var "overflow", 0 0;
L_0x1360b8060 .concat [ 8 8 0 0], v0x1360a55f0_0, v0x1360a56e0_0;
S_0x1360a4f80 .scope generate, "genblk1" "genblk1" 5 55, 5 55 0, S_0x1360a4970;
 .timescale -9 -12;
E_0x1360a5140 .event anyedge, v0x1360a5340_0;
S_0x1360a5180 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360a4970;
 .timescale -9 -12;
E_0x1360a4eb0 .event anyedge, v0x1360a5480_0, v0x1360a53d0_0;
S_0x1360a5f50 .scope module, "mult" "fxp_mul" 4 36, 5 278 0, S_0x1360a1eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x1360a6120 .param/l "ROUND" 0 5 285, +C4<00000000000000000000000000000001>;
P_0x1360a6160 .param/l "WIFA" 0 5 280, +C4<00000000000000000000000000001000>;
P_0x1360a61a0 .param/l "WIFB" 0 5 282, +C4<00000000000000000000000000001000>;
P_0x1360a61e0 .param/l "WIIA" 0 5 279, +C4<00000000000000000000000000001000>;
P_0x1360a6220 .param/l "WIIB" 0 5 281, +C4<00000000000000000000000000001000>;
P_0x1360a6260 .param/l "WOF" 0 5 284, +C4<00000000000000000000000000001000>;
P_0x1360a62a0 .param/l "WOI" 0 5 283, +C4<00000000000000000000000000001000>;
P_0x1360a62e0 .param/l "WRF" 1 5 294, +C4<000000000000000000000000000010000>;
P_0x1360a6320 .param/l "WRI" 1 5 293, +C4<000000000000000000000000000010000>;
v0x1360a7830_0 .net/s *"_ivl_0", 31 0, L_0x1360b7860;  1 drivers
v0x1360a78f0_0 .net/s *"_ivl_2", 31 0, L_0x1360b7980;  1 drivers
v0x1360a7990_0 .net "ina", 15 0, v0x1360a1510_0;  alias, 1 drivers
v0x1360a7a60_0 .net "inb", 15 0, v0x1360a8850_0;  1 drivers
v0x1360a7af0_0 .net "out", 15 0, L_0x1360b7b00;  alias, 1 drivers
v0x1360a7bd0_0 .net "overflow", 0 0, v0x1360a7760_0;  1 drivers
v0x1360a7c60_0 .net/s "res", 31 0, L_0x1360b7a20;  1 drivers
L_0x1360b7860 .extend/s 32, v0x1360a1510_0;
L_0x1360b7980 .extend/s 32, v0x1360a8850_0;
L_0x1360b7a20 .arith/mult 32, L_0x1360b7860, L_0x1360b7980;
S_0x1360a67e0 .scope module, "res_zoom" "fxp_zoom" 5 304, 5 22 0, S_0x1360a5f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x1360a69a0 .param/l "ROUND" 0 5 27, +C4<00000000000000000000000000000001>;
P_0x1360a69e0 .param/l "WIF" 0 5 24, +C4<000000000000000000000000000010000>;
P_0x1360a6a20 .param/l "WII" 0 5 23, +C4<000000000000000000000000000010000>;
P_0x1360a6a60 .param/l "WOF" 0 5 26, +C4<00000000000000000000000000001000>;
P_0x1360a6aa0 .param/l "WOI" 0 5 25, +C4<00000000000000000000000000001000>;
v0x1360a7300_0 .net "in", 31 0, L_0x1360b7a20;  alias, 1 drivers
v0x1360a7390_0 .var "ini", 15 0;
v0x1360a7440_0 .var "inr", 23 0;
v0x1360a7500_0 .net "out", 15 0, L_0x1360b7b00;  alias, 1 drivers
v0x1360a75e0_0 .var "outf", 7 0;
v0x1360a76b0_0 .var "outi", 7 0;
v0x1360a7760_0 .var "overflow", 0 0;
L_0x1360b7b00 .concat [ 8 8 0 0], v0x1360a75e0_0, v0x1360a76b0_0;
S_0x1360a6d60 .scope generate, "genblk1" "genblk1" 5 41, 5 41 0, S_0x1360a67e0;
 .timescale -9 -12;
S_0x1360a6f20 .scope generate, "genblk1" "genblk1" 5 44, 5 44 0, S_0x1360a6d60;
 .timescale -9 -12;
E_0x1360a70e0 .event anyedge, v0x1360a7300_0, v0x1360a7440_0;
S_0x1360a7130 .scope generate, "genblk2" "genblk2" 5 65, 5 65 0, S_0x1360a67e0;
 .timescale -9 -12;
E_0x1360a6c90 .event anyedge, v0x1360a7440_0, v0x1360a7390_0;
S_0x13602d770 .scope module, "dump" "dump" 6 1;
 .timescale -9 -12;
    .scope S_0x136040b40;
T_0 ;
    %wait E_0x136040d00;
    %load/vec4 v0x136040f20_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136041060_0, 0, 24;
    %load/vec4 v0x136040f20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136041060_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136041060_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x136041060_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136041060_0, 0, 24;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x136040d50;
T_1 ;
    %wait E_0x1360408b0;
    %load/vec4 v0x136041060_0;
    %split/vec4 8;
    %store/vec4 v0x136041200_0, 0, 8;
    %store/vec4 v0x136040fb0_0, 0, 16;
    %load/vec4 v0x136040fb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136040fb0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136041380_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360412d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360412d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136041200_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x136040fb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136040fb0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136041380_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360412d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360412d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136041200_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136041380_0, 0, 1;
    %load/vec4 v0x136040fb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360412d0_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x136040400;
T_2 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136041060_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136040fb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360412d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136041200_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x136040400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136041380_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x136017650;
T_4 ;
    %wait E_0x13600da40;
    %load/vec4 v0x136005800_0;
    %store/vec4 v0x13603d2f0_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13601b420;
T_5 ;
    %wait E_0x136025d00;
    %load/vec4 v0x13603d2f0_0;
    %split/vec4 8;
    %store/vec4 v0x13603d460_0, 0, 8;
    %store/vec4 v0x13603d240_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13603d600_0, 0, 1;
    %load/vec4 v0x13603d240_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x13603d550_0, 0, 8;
    %load/vec4 v0x13603d240_0;
    %store/vec4 v0x13603d550_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x136027560;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13603d2f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603d240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603d550_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603d460_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x136027560;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13603d600_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x13603dc90;
T_8 ;
    %wait E_0x13603de50;
    %load/vec4 v0x13603e080_0;
    %store/vec4 v0x13603e1c0_0, 0, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13603deb0;
T_9 ;
    %wait E_0x13603da20;
    %load/vec4 v0x13603e1c0_0;
    %split/vec4 8;
    %store/vec4 v0x13603e330_0, 0, 8;
    %store/vec4 v0x13603e110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13603e4d0_0, 0, 1;
    %load/vec4 v0x13603e110_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x13603e420_0, 0, 8;
    %load/vec4 v0x13603e110_0;
    %store/vec4 v0x13603e420_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13603d6d0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13603e1c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603e110_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603e420_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603e330_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_0x13603d6d0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13603e4d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x13603ebb0;
T_12 ;
    %wait E_0x13603ed70;
    %load/vec4 v0x13603ef70_0;
    %store/vec4 v0x13603f0b0_0, 0, 17;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13603edb0;
T_13 ;
    %wait E_0x13603eae0;
    %load/vec4 v0x13603f0b0_0;
    %split/vec4 8;
    %store/vec4 v0x13603f220_0, 0, 8;
    %store/vec4 v0x13603f000_0, 0, 9;
    %load/vec4 v0x13603f000_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x13603f000_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13603f3c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13603f310_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13603f310_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13603f220_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13603f000_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13603f000_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13603f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603f310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13603f310_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603f220_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13603f3c0_0, 0, 1;
    %load/vec4 v0x13603f000_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13603f310_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x13603e5a0;
T_14 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x13603f0b0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13603f000_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603f310_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13603f220_0, 0, 8;
    %end;
    .thread T_14, $init;
    .scope S_0x13603e5a0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13603f3c0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x13602d460;
T_16 ;
    %wait E_0x13602be60;
    %load/vec4 v0x136042450_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x136041cb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136041de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360424f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136042680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136042250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360423a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136042110_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1360421b0_0;
    %assign/vec4 v0x136042250_0, 0;
    %load/vec4 v0x136042070_0;
    %assign/vec4 v0x136042110_0, 0;
    %load/vec4 v0x136041c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %load/vec4 v0x1360422f0_0;
    %assign/vec4 v0x136042680_0, 0;
    %load/vec4 v0x1360422f0_0;
    %assign/vec4 v0x1360423a0_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360423a0_0, 0;
T_16.4 ;
    %load/vec4 v0x136042070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %load/vec4 v0x136041c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x1360422f0_0;
    %assign/vec4 v0x1360424f0_0, 0;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v0x136042680_0;
    %assign/vec4 v0x1360424f0_0, 0;
T_16.8 ;
T_16.5 ;
    %load/vec4 v0x1360421b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v0x136041d40_0;
    %assign/vec4 v0x136041de0_0, 0;
    %load/vec4 v0x136041a30_0;
    %assign/vec4 v0x136041f60_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136042250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136041f60_0, 0;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x136047840;
T_17 ;
    %wait E_0x136047a00;
    %load/vec4 v0x136047c20_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136047d60_0, 0, 24;
    %load/vec4 v0x136047c20_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136047d60_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136047d60_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x136047d60_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136047d60_0, 0, 24;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x136047a50;
T_18 ;
    %wait E_0x1360475b0;
    %load/vec4 v0x136047d60_0;
    %split/vec4 8;
    %store/vec4 v0x136047f00_0, 0, 8;
    %store/vec4 v0x136047cb0_0, 0, 16;
    %load/vec4 v0x136047cb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136047cb0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136048080_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136047fd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136047fd0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136047f00_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x136047cb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136047cb0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136048080_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136047fd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136047fd0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136047f00_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136048080_0, 0, 1;
    %load/vec4 v0x136047cb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136047fd0_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x136047100;
T_19 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136047d60_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136047cb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136047fd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136047f00_0, 0, 8;
    %end;
    .thread T_19, $init;
    .scope S_0x136047100;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136048080_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x136043ac0;
T_21 ;
    %wait E_0x136043c80;
    %load/vec4 v0x136043eb0_0;
    %store/vec4 v0x136043ff0_0, 0, 16;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x136043ce0;
T_22 ;
    %wait E_0x1360438b0;
    %load/vec4 v0x136043ff0_0;
    %split/vec4 8;
    %store/vec4 v0x136044160_0, 0, 8;
    %store/vec4 v0x136043f40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136044300_0, 0, 1;
    %load/vec4 v0x136043f40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x136044250_0, 0, 8;
    %load/vec4 v0x136043f40_0;
    %store/vec4 v0x136044250_0, 0, 8;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x136043570;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136043ff0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136043f40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136044250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136044160_0, 0, 8;
    %end;
    .thread T_23, $init;
    .scope S_0x136043570;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136044300_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x136044990;
T_25 ;
    %wait E_0x136044b50;
    %load/vec4 v0x136044d80_0;
    %store/vec4 v0x136044ec0_0, 0, 16;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x136044bb0;
T_26 ;
    %wait E_0x136044720;
    %load/vec4 v0x136044ec0_0;
    %split/vec4 8;
    %store/vec4 v0x136045030_0, 0, 8;
    %store/vec4 v0x136044e10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360451d0_0, 0, 1;
    %load/vec4 v0x136044e10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x136045120_0, 0, 8;
    %load/vec4 v0x136044e10_0;
    %store/vec4 v0x136045120_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1360443d0;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136044ec0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136044e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136045120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136045030_0, 0, 8;
    %end;
    .thread T_27, $init;
    .scope S_0x1360443d0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360451d0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x1360458b0;
T_29 ;
    %wait E_0x136045a70;
    %load/vec4 v0x136045c70_0;
    %store/vec4 v0x136045db0_0, 0, 17;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x136045ab0;
T_30 ;
    %wait E_0x1360457e0;
    %load/vec4 v0x136045db0_0;
    %split/vec4 8;
    %store/vec4 v0x136045f20_0, 0, 8;
    %store/vec4 v0x136045d00_0, 0, 9;
    %load/vec4 v0x136045d00_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x136045d00_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360460c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136046010_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136046010_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136045f20_0, 0, 8;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x136045d00_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x136045d00_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360460c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136046010_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136046010_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136045f20_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360460c0_0, 0, 1;
    %load/vec4 v0x136045d00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136046010_0, 0, 8;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1360452a0;
T_31 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136045db0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x136045d00_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136046010_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136045f20_0, 0, 8;
    %end;
    .thread T_31, $init;
    .scope S_0x1360452a0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360460c0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x1360427e0;
T_33 ;
    %wait E_0x13602be60;
    %load/vec4 v0x136049120_0;
    %flag_set/vec4 8;
    %jmp/1 T_33.2, 8;
    %load/vec4 v0x1360489a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_33.2;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136048b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360491d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136049380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136048f50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136049070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136048e30_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x136048ec0_0;
    %assign/vec4 v0x136048f50_0, 0;
    %load/vec4 v0x136048da0_0;
    %assign/vec4 v0x136048e30_0, 0;
    %load/vec4 v0x136048900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.3, 8;
    %load/vec4 v0x136048fe0_0;
    %assign/vec4 v0x136049380_0, 0;
    %load/vec4 v0x136048fe0_0;
    %assign/vec4 v0x136049070_0, 0;
    %jmp T_33.4;
T_33.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136049070_0, 0;
T_33.4 ;
    %load/vec4 v0x136048da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %load/vec4 v0x136048900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %load/vec4 v0x136048fe0_0;
    %assign/vec4 v0x1360491d0_0, 0;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x136049380_0;
    %assign/vec4 v0x1360491d0_0, 0;
T_33.8 ;
T_33.5 ;
    %load/vec4 v0x136048ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.9, 8;
    %load/vec4 v0x136048a40_0;
    %assign/vec4 v0x136048b20_0, 0;
    %load/vec4 v0x136048720_0;
    %assign/vec4 v0x136048c90_0, 0;
    %jmp T_33.10;
T_33.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136048f50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136048c90_0, 0;
T_33.10 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x13604e560;
T_34 ;
    %wait E_0x13604e720;
    %load/vec4 v0x13604e940_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x13604ea80_0, 0, 24;
    %load/vec4 v0x13604e940_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x13604ea80_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x13604ea80_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x13604ea80_0;
    %addi 1, 0, 24;
    %store/vec4 v0x13604ea80_0, 0, 24;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13604e770;
T_35 ;
    %wait E_0x13604e2d0;
    %load/vec4 v0x13604ea80_0;
    %split/vec4 8;
    %store/vec4 v0x13604ec20_0, 0, 8;
    %store/vec4 v0x13604e9d0_0, 0, 16;
    %load/vec4 v0x13604e9d0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x13604e9d0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13604eda0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13604ecf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13604ecf0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13604ec20_0, 0, 8;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x13604e9d0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x13604e9d0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13604eda0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604ecf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13604ecf0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604ec20_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604eda0_0, 0, 1;
    %load/vec4 v0x13604e9d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13604ecf0_0, 0, 8;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13604de20;
T_36 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x13604ea80_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13604e9d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604ecf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604ec20_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_0x13604de20;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604eda0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x13604a7e0;
T_38 ;
    %wait E_0x13604a9a0;
    %load/vec4 v0x13604abd0_0;
    %store/vec4 v0x13604ad10_0, 0, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13604aa00;
T_39 ;
    %wait E_0x13604a5d0;
    %load/vec4 v0x13604ad10_0;
    %split/vec4 8;
    %store/vec4 v0x13604ae80_0, 0, 8;
    %store/vec4 v0x13604ac60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604b020_0, 0, 1;
    %load/vec4 v0x13604ac60_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x13604af70_0, 0, 8;
    %load/vec4 v0x13604ac60_0;
    %store/vec4 v0x13604af70_0, 0, 8;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13604a290;
T_40 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13604ad10_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604ac60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604af70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604ae80_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_0x13604a290;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604b020_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x13604b6b0;
T_42 ;
    %wait E_0x13604b870;
    %load/vec4 v0x13604baa0_0;
    %store/vec4 v0x13604bbe0_0, 0, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13604b8d0;
T_43 ;
    %wait E_0x13604b440;
    %load/vec4 v0x13604bbe0_0;
    %split/vec4 8;
    %store/vec4 v0x13604bd50_0, 0, 8;
    %store/vec4 v0x13604bb30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604bef0_0, 0, 1;
    %load/vec4 v0x13604bb30_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x13604be40_0, 0, 8;
    %load/vec4 v0x13604bb30_0;
    %store/vec4 v0x13604be40_0, 0, 8;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13604b0f0;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13604bbe0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604bb30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604be40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604bd50_0, 0, 8;
    %end;
    .thread T_44, $init;
    .scope S_0x13604b0f0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604bef0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x13604c5d0;
T_46 ;
    %wait E_0x13604c790;
    %load/vec4 v0x13604c990_0;
    %store/vec4 v0x13604cad0_0, 0, 17;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13604c7d0;
T_47 ;
    %wait E_0x13604c500;
    %load/vec4 v0x13604cad0_0;
    %split/vec4 8;
    %store/vec4 v0x13604cc40_0, 0, 8;
    %store/vec4 v0x13604ca20_0, 0, 9;
    %load/vec4 v0x13604ca20_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x13604ca20_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13604cde0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13604cd30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13604cd30_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13604cc40_0, 0, 8;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x13604ca20_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13604ca20_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13604cde0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604cd30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13604cd30_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604cc40_0, 0, 8;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604cde0_0, 0, 1;
    %load/vec4 v0x13604ca20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13604cd30_0, 0, 8;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13604bfc0;
T_48 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x13604cad0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13604ca20_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604cd30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13604cc40_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_0x13604bfc0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13604cde0_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x1360494f0;
T_50 ;
    %wait E_0x13602be60;
    %load/vec4 v0x13604fe50_0;
    %flag_set/vec4 8;
    %jmp/1 T_50.2, 8;
    %load/vec4 v0x13604f6f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.2;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13604f850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13604ff20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360500d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13604fc80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13604fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13604fb60_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x13604fbf0_0;
    %assign/vec4 v0x13604fc80_0, 0;
    %load/vec4 v0x13604fad0_0;
    %assign/vec4 v0x13604fb60_0, 0;
    %load/vec4 v0x13604f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.3, 8;
    %load/vec4 v0x13604fd10_0;
    %assign/vec4 v0x1360500d0_0, 0;
    %load/vec4 v0x13604fd10_0;
    %assign/vec4 v0x13604fda0_0, 0;
    %jmp T_50.4;
T_50.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13604fda0_0, 0;
T_50.4 ;
    %load/vec4 v0x13604fad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %load/vec4 v0x13604f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %load/vec4 v0x13604fd10_0;
    %assign/vec4 v0x13604ff20_0, 0;
    %jmp T_50.8;
T_50.7 ;
    %load/vec4 v0x1360500d0_0;
    %assign/vec4 v0x13604ff20_0, 0;
T_50.8 ;
T_50.5 ;
    %load/vec4 v0x13604fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %load/vec4 v0x13604f780_0;
    %assign/vec4 v0x13604f850_0, 0;
    %load/vec4 v0x13604f480_0;
    %assign/vec4 v0x13604f9c0_0, 0;
    %jmp T_50.10;
T_50.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13604fc80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13604f9c0_0, 0;
T_50.10 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x136055290;
T_51 ;
    %wait E_0x136055450;
    %load/vec4 v0x136055670_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1360557b0_0, 0, 24;
    %load/vec4 v0x136055670_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1360557b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1360557b0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x1360557b0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1360557b0_0, 0, 24;
T_51.0 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1360554a0;
T_52 ;
    %wait E_0x136055000;
    %load/vec4 v0x1360557b0_0;
    %split/vec4 8;
    %store/vec4 v0x136055950_0, 0, 8;
    %store/vec4 v0x136055700_0, 0, 16;
    %load/vec4 v0x136055700_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136055700_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136055ad0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136055a20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136055a20_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136055950_0, 0, 8;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x136055700_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136055700_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136055ad0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136055a20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136055a20_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136055950_0, 0, 8;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136055ad0_0, 0, 1;
    %load/vec4 v0x136055700_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136055a20_0, 0, 8;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x136054b50;
T_53 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1360557b0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136055700_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136055a20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136055950_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_0x136054b50;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136055ad0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x136051510;
T_55 ;
    %wait E_0x1360516d0;
    %load/vec4 v0x136051900_0;
    %store/vec4 v0x136051a40_0, 0, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x136051730;
T_56 ;
    %wait E_0x136051300;
    %load/vec4 v0x136051a40_0;
    %split/vec4 8;
    %store/vec4 v0x136051bb0_0, 0, 8;
    %store/vec4 v0x136051990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136051d50_0, 0, 1;
    %load/vec4 v0x136051990_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x136051ca0_0, 0, 8;
    %load/vec4 v0x136051990_0;
    %store/vec4 v0x136051ca0_0, 0, 8;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x136050fb0;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136051a40_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136051990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136051ca0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136051bb0_0, 0, 8;
    %end;
    .thread T_57, $init;
    .scope S_0x136050fb0;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136051d50_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x1360523e0;
T_59 ;
    %wait E_0x1360525a0;
    %load/vec4 v0x1360527d0_0;
    %store/vec4 v0x136052910_0, 0, 16;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x136052600;
T_60 ;
    %wait E_0x136052170;
    %load/vec4 v0x136052910_0;
    %split/vec4 8;
    %store/vec4 v0x136052a80_0, 0, 8;
    %store/vec4 v0x136052860_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136052c20_0, 0, 1;
    %load/vec4 v0x136052860_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0x136052b70_0, 0, 8;
    %load/vec4 v0x136052860_0;
    %store/vec4 v0x136052b70_0, 0, 8;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x136051e20;
T_61 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136052910_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136052860_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136052b70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136052a80_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_0x136051e20;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136052c20_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x136053300;
T_63 ;
    %wait E_0x1360534c0;
    %load/vec4 v0x1360536c0_0;
    %store/vec4 v0x136053800_0, 0, 17;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x136053500;
T_64 ;
    %wait E_0x136053230;
    %load/vec4 v0x136053800_0;
    %split/vec4 8;
    %store/vec4 v0x136053970_0, 0, 8;
    %store/vec4 v0x136053750_0, 0, 9;
    %load/vec4 v0x136053750_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x136053750_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136053b10_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136053a60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136053a60_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136053970_0, 0, 8;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x136053750_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x136053750_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136053b10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136053a60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136053a60_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136053970_0, 0, 8;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136053b10_0, 0, 1;
    %load/vec4 v0x136053750_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136053a60_0, 0, 8;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x136052cf0;
T_65 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136053800_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x136053750_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136053a60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136053970_0, 0, 8;
    %end;
    .thread T_65, $init;
    .scope S_0x136052cf0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136053b10_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x136050230;
T_67 ;
    %wait E_0x13602be60;
    %load/vec4 v0x136056b60_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.2, 8;
    %load/vec4 v0x1360563f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.2;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136056560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136056bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136056db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136056990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136056ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136056870_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x136056900_0;
    %assign/vec4 v0x136056990_0, 0;
    %load/vec4 v0x1360567e0_0;
    %assign/vec4 v0x136056870_0, 0;
    %load/vec4 v0x136056360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.3, 8;
    %load/vec4 v0x136056a20_0;
    %assign/vec4 v0x136056db0_0, 0;
    %load/vec4 v0x136056a20_0;
    %assign/vec4 v0x136056ab0_0, 0;
    %jmp T_67.4;
T_67.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136056ab0_0, 0;
T_67.4 ;
    %load/vec4 v0x1360567e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.5, 8;
    %load/vec4 v0x136056360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.7, 8;
    %load/vec4 v0x136056a20_0;
    %assign/vec4 v0x136056bf0_0, 0;
    %jmp T_67.8;
T_67.7 ;
    %load/vec4 v0x136056db0_0;
    %assign/vec4 v0x136056bf0_0, 0;
T_67.8 ;
T_67.5 ;
    %load/vec4 v0x136056900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.9, 8;
    %load/vec4 v0x136056480_0;
    %assign/vec4 v0x136056560_0, 0;
    %load/vec4 v0x136056170_0;
    %assign/vec4 v0x1360566d0_0, 0;
    %jmp T_67.10;
T_67.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136056990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360566d0_0, 0;
T_67.10 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x13605bfb0;
T_68 ;
    %wait E_0x13605c170;
    %load/vec4 v0x13605c390_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x13605c4d0_0, 0, 24;
    %load/vec4 v0x13605c390_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x13605c4d0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x13605c4d0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x13605c4d0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x13605c4d0_0, 0, 24;
T_68.0 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x13605c1c0;
T_69 ;
    %wait E_0x13605bd20;
    %load/vec4 v0x13605c4d0_0;
    %split/vec4 8;
    %store/vec4 v0x13605c670_0, 0, 8;
    %store/vec4 v0x13605c420_0, 0, 16;
    %load/vec4 v0x13605c420_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x13605c420_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13605c7f0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13605c740_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13605c740_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13605c670_0, 0, 8;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x13605c420_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x13605c420_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13605c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605c740_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13605c740_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605c670_0, 0, 8;
    %jmp T_69.3;
T_69.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13605c7f0_0, 0, 1;
    %load/vec4 v0x13605c420_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13605c740_0, 0, 8;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x13605b870;
T_70 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x13605c4d0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13605c420_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605c740_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605c670_0, 0, 8;
    %end;
    .thread T_70, $init;
    .scope S_0x13605b870;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13605c7f0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x136058220;
T_72 ;
    %wait E_0x1360583e0;
    %load/vec4 v0x136058610_0;
    %store/vec4 v0x136058750_0, 0, 16;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x136058440;
T_73 ;
    %wait E_0x136058010;
    %load/vec4 v0x136058750_0;
    %split/vec4 8;
    %store/vec4 v0x1360588c0_0, 0, 8;
    %store/vec4 v0x1360586a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136058a60_0, 0, 1;
    %load/vec4 v0x1360586a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x1360589b0_0, 0, 8;
    %load/vec4 v0x1360586a0_0;
    %store/vec4 v0x1360589b0_0, 0, 8;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x136057cc0;
T_74 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136058750_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360586a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360589b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360588c0_0, 0, 8;
    %end;
    .thread T_74, $init;
    .scope S_0x136057cc0;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136058a60_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x1360590f0;
T_76 ;
    %wait E_0x1360592b0;
    %load/vec4 v0x1360594e0_0;
    %store/vec4 v0x136059620_0, 0, 16;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x136059310;
T_77 ;
    %wait E_0x136058e80;
    %load/vec4 v0x136059620_0;
    %split/vec4 8;
    %store/vec4 v0x136059790_0, 0, 8;
    %store/vec4 v0x136059590_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136059930_0, 0, 1;
    %load/vec4 v0x136059590_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x136059880_0, 0, 8;
    %load/vec4 v0x136059590_0;
    %store/vec4 v0x136059880_0, 0, 8;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x136058b30;
T_78 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136059620_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136059590_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136059880_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136059790_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_0x136058b30;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136059930_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x13605a010;
T_80 ;
    %wait E_0x13605a1d0;
    %load/vec4 v0x13605a3d0_0;
    %store/vec4 v0x13605a510_0, 0, 17;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x13605a210;
T_81 ;
    %wait E_0x136059f40;
    %load/vec4 v0x13605a510_0;
    %split/vec4 8;
    %store/vec4 v0x13605a680_0, 0, 8;
    %store/vec4 v0x13605a460_0, 0, 9;
    %load/vec4 v0x13605a460_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x13605a460_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13605a820_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13605a770_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13605a770_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13605a680_0, 0, 8;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x13605a460_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13605a460_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13605a820_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605a770_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13605a770_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605a680_0, 0, 8;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13605a820_0, 0, 1;
    %load/vec4 v0x13605a460_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13605a770_0, 0, 8;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x136059a00;
T_82 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x13605a510_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13605a460_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605a770_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605a680_0, 0, 8;
    %end;
    .thread T_82, $init;
    .scope S_0x136059a00;
T_83 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13605a820_0, 0, 1;
    %end;
    .thread T_83;
    .scope S_0x136056f20;
T_84 ;
    %wait E_0x13602be60;
    %load/vec4 v0x13605d8a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_84.2, 8;
    %load/vec4 v0x13605d160_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_84.2;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13605d280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13605d9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13605db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13605d6c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13605d800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13605d580_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x13605d620_0;
    %assign/vec4 v0x13605d6c0_0, 0;
    %load/vec4 v0x13605d4f0_0;
    %assign/vec4 v0x13605d580_0, 0;
    %load/vec4 v0x13605d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.3, 8;
    %load/vec4 v0x13605d760_0;
    %assign/vec4 v0x13605db40_0, 0;
    %load/vec4 v0x13605d760_0;
    %assign/vec4 v0x13605d800_0, 0;
    %jmp T_84.4;
T_84.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13605d800_0, 0;
T_84.4 ;
    %load/vec4 v0x13605d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.5, 8;
    %load/vec4 v0x13605d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.7, 8;
    %load/vec4 v0x13605d760_0;
    %assign/vec4 v0x13605d9b0_0, 0;
    %jmp T_84.8;
T_84.7 ;
    %load/vec4 v0x13605db40_0;
    %assign/vec4 v0x13605d9b0_0, 0;
T_84.8 ;
T_84.5 ;
    %load/vec4 v0x13605d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.9, 8;
    %load/vec4 v0x13605d1f0_0;
    %assign/vec4 v0x13605d280_0, 0;
    %load/vec4 v0x13605cf10_0;
    %assign/vec4 v0x13605d3c0_0, 0;
    %jmp T_84.10;
T_84.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13605d6c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13605d3c0_0, 0;
T_84.10 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x136062d10;
T_85 ;
    %wait E_0x136062ed0;
    %load/vec4 v0x1360630f0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136063230_0, 0, 24;
    %load/vec4 v0x1360630f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136063230_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136063230_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x136063230_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136063230_0, 0, 24;
T_85.0 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x136062f20;
T_86 ;
    %wait E_0x136062a80;
    %load/vec4 v0x136063230_0;
    %split/vec4 8;
    %store/vec4 v0x1360633d0_0, 0, 8;
    %store/vec4 v0x136063180_0, 0, 16;
    %load/vec4 v0x136063180_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136063180_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136063550_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360634a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360634a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360633d0_0, 0, 8;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x136063180_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136063180_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136063550_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360634a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360634a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360633d0_0, 0, 8;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136063550_0, 0, 1;
    %load/vec4 v0x136063180_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360634a0_0, 0, 8;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x1360625d0;
T_87 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136063230_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136063180_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360634a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360633d0_0, 0, 8;
    %end;
    .thread T_87, $init;
    .scope S_0x1360625d0;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136063550_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_0x13605ef80;
T_89 ;
    %wait E_0x13605f140;
    %load/vec4 v0x13605f370_0;
    %store/vec4 v0x13605f4b0_0, 0, 16;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x13605f1a0;
T_90 ;
    %wait E_0x13605ed70;
    %load/vec4 v0x13605f4b0_0;
    %split/vec4 8;
    %store/vec4 v0x13605f620_0, 0, 8;
    %store/vec4 v0x13605f400_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13605f7c0_0, 0, 1;
    %load/vec4 v0x13605f400_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0x13605f710_0, 0, 8;
    %load/vec4 v0x13605f400_0;
    %store/vec4 v0x13605f710_0, 0, 8;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x13605ea20;
T_91 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13605f4b0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605f400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605f710_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13605f620_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_0x13605ea20;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13605f7c0_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_0x13605fe50;
T_93 ;
    %wait E_0x136060010;
    %load/vec4 v0x136060240_0;
    %store/vec4 v0x136060380_0, 0, 16;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x136060070;
T_94 ;
    %wait E_0x13605fbe0;
    %load/vec4 v0x136060380_0;
    %split/vec4 8;
    %store/vec4 v0x1360604f0_0, 0, 8;
    %store/vec4 v0x1360602f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136060690_0, 0, 1;
    %load/vec4 v0x1360602f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0x1360605e0_0, 0, 8;
    %load/vec4 v0x1360602f0_0;
    %store/vec4 v0x1360605e0_0, 0, 8;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x13605f890;
T_95 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136060380_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360602f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360605e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360604f0_0, 0, 8;
    %end;
    .thread T_95, $init;
    .scope S_0x13605f890;
T_96 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136060690_0, 0, 1;
    %end;
    .thread T_96;
    .scope S_0x136060d70;
T_97 ;
    %wait E_0x136060f30;
    %load/vec4 v0x136061130_0;
    %store/vec4 v0x136061270_0, 0, 17;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x136060f70;
T_98 ;
    %wait E_0x136060ca0;
    %load/vec4 v0x136061270_0;
    %split/vec4 8;
    %store/vec4 v0x1360613e0_0, 0, 8;
    %store/vec4 v0x1360611c0_0, 0, 9;
    %load/vec4 v0x1360611c0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x1360611c0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136061580_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360614d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360614d0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360613e0_0, 0, 8;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x1360611c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1360611c0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136061580_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360614d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360614d0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360613e0_0, 0, 8;
    %jmp T_98.3;
T_98.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136061580_0, 0, 1;
    %load/vec4 v0x1360611c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360614d0_0, 0, 8;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x136060760;
T_99 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136061270_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1360611c0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360614d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360613e0_0, 0, 8;
    %end;
    .thread T_99, $init;
    .scope S_0x136060760;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136061580_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x13605dca0;
T_101 ;
    %wait E_0x13602be60;
    %load/vec4 v0x1360645d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_101.2, 8;
    %load/vec4 v0x136063e70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_101.2;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136063fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136064660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136064820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360643e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136064530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360642b0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x136064350_0;
    %assign/vec4 v0x1360643e0_0, 0;
    %load/vec4 v0x136064220_0;
    %assign/vec4 v0x1360642b0_0, 0;
    %load/vec4 v0x136063de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.3, 8;
    %load/vec4 v0x136064470_0;
    %assign/vec4 v0x136064820_0, 0;
    %load/vec4 v0x136064470_0;
    %assign/vec4 v0x136064530_0, 0;
    %jmp T_101.4;
T_101.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136064530_0, 0;
T_101.4 ;
    %load/vec4 v0x136064220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.5, 8;
    %load/vec4 v0x136063de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.7, 8;
    %load/vec4 v0x136064470_0;
    %assign/vec4 v0x136064660_0, 0;
    %jmp T_101.8;
T_101.7 ;
    %load/vec4 v0x136064820_0;
    %assign/vec4 v0x136064660_0, 0;
T_101.8 ;
T_101.5 ;
    %load/vec4 v0x136064350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.9, 8;
    %load/vec4 v0x136063f00_0;
    %assign/vec4 v0x136063fe0_0, 0;
    %load/vec4 v0x136063bf0_0;
    %assign/vec4 v0x136064110_0, 0;
    %jmp T_101.10;
T_101.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360643e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136064110_0, 0;
T_101.10 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x136069a00;
T_102 ;
    %wait E_0x136069bc0;
    %load/vec4 v0x136069de0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136069f20_0, 0, 24;
    %load/vec4 v0x136069de0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136069f20_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136069f20_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x136069f20_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136069f20_0, 0, 24;
T_102.0 ;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x136069c10;
T_103 ;
    %wait E_0x136069770;
    %load/vec4 v0x136069f20_0;
    %split/vec4 8;
    %store/vec4 v0x13606a0c0_0, 0, 8;
    %store/vec4 v0x136069e70_0, 0, 16;
    %load/vec4 v0x136069e70_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136069e70_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13606a240_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13606a190_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13606a190_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13606a0c0_0, 0, 8;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x136069e70_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136069e70_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13606a240_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606a190_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13606a190_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606a0c0_0, 0, 8;
    %jmp T_103.3;
T_103.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606a240_0, 0, 1;
    %load/vec4 v0x136069e70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13606a190_0, 0, 8;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x1360692c0;
T_104 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136069f20_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136069e70_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606a190_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606a0c0_0, 0, 8;
    %end;
    .thread T_104, $init;
    .scope S_0x1360692c0;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606a240_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x136065c70;
T_106 ;
    %wait E_0x136065e30;
    %load/vec4 v0x136066060_0;
    %store/vec4 v0x1360661a0_0, 0, 16;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x136065e90;
T_107 ;
    %wait E_0x136065a60;
    %load/vec4 v0x1360661a0_0;
    %split/vec4 8;
    %store/vec4 v0x136066310_0, 0, 8;
    %store/vec4 v0x1360660f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360664b0_0, 0, 1;
    %load/vec4 v0x1360660f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x136066400_0, 0, 8;
    %load/vec4 v0x1360660f0_0;
    %store/vec4 v0x136066400_0, 0, 8;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x136065710;
T_108 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1360661a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360660f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136066400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136066310_0, 0, 8;
    %end;
    .thread T_108, $init;
    .scope S_0x136065710;
T_109 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360664b0_0, 0, 1;
    %end;
    .thread T_109;
    .scope S_0x136066b40;
T_110 ;
    %wait E_0x136066d00;
    %load/vec4 v0x136066f30_0;
    %store/vec4 v0x136067070_0, 0, 16;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x136066d60;
T_111 ;
    %wait E_0x1360668d0;
    %load/vec4 v0x136067070_0;
    %split/vec4 8;
    %store/vec4 v0x1360671e0_0, 0, 8;
    %store/vec4 v0x136066fe0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136067380_0, 0, 1;
    %load/vec4 v0x136066fe0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x1360672d0_0, 0, 8;
    %load/vec4 v0x136066fe0_0;
    %store/vec4 v0x1360672d0_0, 0, 8;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x136066580;
T_112 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136067070_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136066fe0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360672d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360671e0_0, 0, 8;
    %end;
    .thread T_112, $init;
    .scope S_0x136066580;
T_113 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136067380_0, 0, 1;
    %end;
    .thread T_113;
    .scope S_0x136067a60;
T_114 ;
    %wait E_0x136067c20;
    %load/vec4 v0x136067e20_0;
    %store/vec4 v0x136067f60_0, 0, 17;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x136067c60;
T_115 ;
    %wait E_0x136067990;
    %load/vec4 v0x136067f60_0;
    %split/vec4 8;
    %store/vec4 v0x1360680d0_0, 0, 8;
    %store/vec4 v0x136067eb0_0, 0, 9;
    %load/vec4 v0x136067eb0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x136067eb0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136068270_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360681c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360681c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360680d0_0, 0, 8;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x136067eb0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x136067eb0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136068270_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360681c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360681c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360680d0_0, 0, 8;
    %jmp T_115.3;
T_115.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136068270_0, 0, 1;
    %load/vec4 v0x136067eb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360681c0_0, 0, 8;
T_115.3 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x136067450;
T_116 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136067f60_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x136067eb0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360681c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360680d0_0, 0, 8;
    %end;
    .thread T_116, $init;
    .scope S_0x136067450;
T_117 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136068270_0, 0, 1;
    %end;
    .thread T_117;
    .scope S_0x136064990;
T_118 ;
    %wait E_0x13602be60;
    %load/vec4 v0x13606b2c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_118.2, 8;
    %load/vec4 v0x13606ab60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_118.2;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13606acd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13606b350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13606b510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13606b0d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13606b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13606afa0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x13606b040_0;
    %assign/vec4 v0x13606b0d0_0, 0;
    %load/vec4 v0x13606af10_0;
    %assign/vec4 v0x13606afa0_0, 0;
    %load/vec4 v0x13606aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.3, 8;
    %load/vec4 v0x13606b160_0;
    %assign/vec4 v0x13606b510_0, 0;
    %load/vec4 v0x13606b160_0;
    %assign/vec4 v0x13606b220_0, 0;
    %jmp T_118.4;
T_118.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13606b220_0, 0;
T_118.4 ;
    %load/vec4 v0x13606af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.5, 8;
    %load/vec4 v0x13606aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.7, 8;
    %load/vec4 v0x13606b160_0;
    %assign/vec4 v0x13606b350_0, 0;
    %jmp T_118.8;
T_118.7 ;
    %load/vec4 v0x13606b510_0;
    %assign/vec4 v0x13606b350_0, 0;
T_118.8 ;
T_118.5 ;
    %load/vec4 v0x13606b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.9, 8;
    %load/vec4 v0x13606abf0_0;
    %assign/vec4 v0x13606acd0_0, 0;
    %load/vec4 v0x13606a8e0_0;
    %assign/vec4 v0x13606ae00_0, 0;
    %jmp T_118.10;
T_118.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13606b0d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13606ae00_0, 0;
T_118.10 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x1360706f0;
T_119 ;
    %wait E_0x1360708b0;
    %load/vec4 v0x136070ad0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136070c10_0, 0, 24;
    %load/vec4 v0x136070ad0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136070c10_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136070c10_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x136070c10_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136070c10_0, 0, 24;
T_119.0 ;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x136070900;
T_120 ;
    %wait E_0x136070460;
    %load/vec4 v0x136070c10_0;
    %split/vec4 8;
    %store/vec4 v0x136070db0_0, 0, 8;
    %store/vec4 v0x136070b60_0, 0, 16;
    %load/vec4 v0x136070b60_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136070b60_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136070f30_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136070e80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136070e80_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136070db0_0, 0, 8;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x136070b60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136070b60_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136070f30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136070e80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136070e80_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136070db0_0, 0, 8;
    %jmp T_120.3;
T_120.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136070f30_0, 0, 1;
    %load/vec4 v0x136070b60_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136070e80_0, 0, 8;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x13606ffb0;
T_121 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136070c10_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136070b60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136070e80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136070db0_0, 0, 8;
    %end;
    .thread T_121, $init;
    .scope S_0x13606ffb0;
T_122 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136070f30_0, 0, 1;
    %end;
    .thread T_122;
    .scope S_0x13606c960;
T_123 ;
    %wait E_0x13606cb20;
    %load/vec4 v0x13606cd50_0;
    %store/vec4 v0x13606ce90_0, 0, 16;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x13606cb80;
T_124 ;
    %wait E_0x13606c750;
    %load/vec4 v0x13606ce90_0;
    %split/vec4 8;
    %store/vec4 v0x13606d000_0, 0, 8;
    %store/vec4 v0x13606cde0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606d1a0_0, 0, 1;
    %load/vec4 v0x13606cde0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0x13606d0f0_0, 0, 8;
    %load/vec4 v0x13606cde0_0;
    %store/vec4 v0x13606d0f0_0, 0, 8;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x13606c400;
T_125 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13606ce90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606cde0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606d0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606d000_0, 0, 8;
    %end;
    .thread T_125, $init;
    .scope S_0x13606c400;
T_126 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606d1a0_0, 0, 1;
    %end;
    .thread T_126;
    .scope S_0x13606d830;
T_127 ;
    %wait E_0x13606d9f0;
    %load/vec4 v0x13606dc20_0;
    %store/vec4 v0x13606dd60_0, 0, 16;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x13606da50;
T_128 ;
    %wait E_0x13606d5c0;
    %load/vec4 v0x13606dd60_0;
    %split/vec4 8;
    %store/vec4 v0x13606ded0_0, 0, 8;
    %store/vec4 v0x13606dcd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606e070_0, 0, 1;
    %load/vec4 v0x13606dcd0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0x13606dfc0_0, 0, 8;
    %load/vec4 v0x13606dcd0_0;
    %store/vec4 v0x13606dfc0_0, 0, 8;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x13606d270;
T_129 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13606dd60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606dcd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606dfc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606ded0_0, 0, 8;
    %end;
    .thread T_129, $init;
    .scope S_0x13606d270;
T_130 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606e070_0, 0, 1;
    %end;
    .thread T_130;
    .scope S_0x13606e750;
T_131 ;
    %wait E_0x13606e910;
    %load/vec4 v0x13606eb10_0;
    %store/vec4 v0x13606ec50_0, 0, 17;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x13606e950;
T_132 ;
    %wait E_0x13606e680;
    %load/vec4 v0x13606ec50_0;
    %split/vec4 8;
    %store/vec4 v0x13606edc0_0, 0, 8;
    %store/vec4 v0x13606eba0_0, 0, 9;
    %load/vec4 v0x13606eba0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x13606eba0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13606ef60_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13606eeb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13606eeb0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13606edc0_0, 0, 8;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x13606eba0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13606eba0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13606ef60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606eeb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13606eeb0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606edc0_0, 0, 8;
    %jmp T_132.3;
T_132.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606ef60_0, 0, 1;
    %load/vec4 v0x13606eba0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13606eeb0_0, 0, 8;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x13606e140;
T_133 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x13606ec50_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13606eba0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606eeb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13606edc0_0, 0, 8;
    %end;
    .thread T_133, $init;
    .scope S_0x13606e140;
T_134 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13606ef60_0, 0, 1;
    %end;
    .thread T_134;
    .scope S_0x13606b680;
T_135 ;
    %wait E_0x13602be60;
    %load/vec4 v0x136071fa0_0;
    %flag_set/vec4 8;
    %jmp/1 T_135.2, 8;
    %load/vec4 v0x136071850_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_135.2;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360719c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136072030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360721f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136071dd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136071f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136071cb0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x136071d40_0;
    %assign/vec4 v0x136071dd0_0, 0;
    %load/vec4 v0x136071c00_0;
    %assign/vec4 v0x136071cb0_0, 0;
    %load/vec4 v0x1360717c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.3, 8;
    %load/vec4 v0x136071e60_0;
    %assign/vec4 v0x1360721f0_0, 0;
    %load/vec4 v0x136071e60_0;
    %assign/vec4 v0x136071f10_0, 0;
    %jmp T_135.4;
T_135.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136071f10_0, 0;
T_135.4 ;
    %load/vec4 v0x136071c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.5, 8;
    %load/vec4 v0x1360717c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.7, 8;
    %load/vec4 v0x136071e60_0;
    %assign/vec4 v0x136072030_0, 0;
    %jmp T_135.8;
T_135.7 ;
    %load/vec4 v0x1360721f0_0;
    %assign/vec4 v0x136072030_0, 0;
T_135.8 ;
T_135.5 ;
    %load/vec4 v0x136071d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.9, 8;
    %load/vec4 v0x1360718e0_0;
    %assign/vec4 v0x1360719c0_0, 0;
    %load/vec4 v0x1360715d0_0;
    %assign/vec4 v0x136071af0_0, 0;
    %jmp T_135.10;
T_135.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136071dd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136071af0_0, 0;
T_135.10 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x136077410;
T_136 ;
    %wait E_0x1360775d0;
    %load/vec4 v0x1360777f0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136077930_0, 0, 24;
    %load/vec4 v0x1360777f0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136077930_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136077930_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x136077930_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136077930_0, 0, 24;
T_136.0 ;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x136077620;
T_137 ;
    %wait E_0x136077180;
    %load/vec4 v0x136077930_0;
    %split/vec4 8;
    %store/vec4 v0x136077ad0_0, 0, 8;
    %store/vec4 v0x136077880_0, 0, 16;
    %load/vec4 v0x136077880_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136077880_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136077c50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136077ba0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136077ba0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136077ad0_0, 0, 8;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x136077880_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136077880_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136077c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136077ba0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136077ba0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136077ad0_0, 0, 8;
    %jmp T_137.3;
T_137.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136077c50_0, 0, 1;
    %load/vec4 v0x136077880_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136077ba0_0, 0, 8;
T_137.3 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x136076cd0;
T_138 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136077930_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136077880_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136077ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136077ad0_0, 0, 8;
    %end;
    .thread T_138, $init;
    .scope S_0x136076cd0;
T_139 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136077c50_0, 0, 1;
    %end;
    .thread T_139;
    .scope S_0x136073680;
T_140 ;
    %wait E_0x136073840;
    %load/vec4 v0x136073a70_0;
    %store/vec4 v0x136073bb0_0, 0, 16;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x1360738a0;
T_141 ;
    %wait E_0x136073470;
    %load/vec4 v0x136073bb0_0;
    %split/vec4 8;
    %store/vec4 v0x136073d20_0, 0, 8;
    %store/vec4 v0x136073b00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136073ec0_0, 0, 1;
    %load/vec4 v0x136073b00_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x136073e10_0, 0, 8;
    %load/vec4 v0x136073b00_0;
    %store/vec4 v0x136073e10_0, 0, 8;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x136073120;
T_142 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136073bb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136073b00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136073e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136073d20_0, 0, 8;
    %end;
    .thread T_142, $init;
    .scope S_0x136073120;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136073ec0_0, 0, 1;
    %end;
    .thread T_143;
    .scope S_0x136074550;
T_144 ;
    %wait E_0x136074710;
    %load/vec4 v0x136074940_0;
    %store/vec4 v0x136074a80_0, 0, 16;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x136074770;
T_145 ;
    %wait E_0x1360742e0;
    %load/vec4 v0x136074a80_0;
    %split/vec4 8;
    %store/vec4 v0x136074bf0_0, 0, 8;
    %store/vec4 v0x1360749f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136074d90_0, 0, 1;
    %load/vec4 v0x1360749f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x136074ce0_0, 0, 8;
    %load/vec4 v0x1360749f0_0;
    %store/vec4 v0x136074ce0_0, 0, 8;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x136073f90;
T_146 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136074a80_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360749f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136074ce0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136074bf0_0, 0, 8;
    %end;
    .thread T_146, $init;
    .scope S_0x136073f90;
T_147 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136074d90_0, 0, 1;
    %end;
    .thread T_147;
    .scope S_0x136075470;
T_148 ;
    %wait E_0x136075630;
    %load/vec4 v0x136075830_0;
    %store/vec4 v0x136075970_0, 0, 17;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x136075670;
T_149 ;
    %wait E_0x1360753a0;
    %load/vec4 v0x136075970_0;
    %split/vec4 8;
    %store/vec4 v0x136075ae0_0, 0, 8;
    %store/vec4 v0x1360758c0_0, 0, 9;
    %load/vec4 v0x1360758c0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x1360758c0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136075c80_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136075bd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136075bd0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136075ae0_0, 0, 8;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x1360758c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1360758c0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136075c80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136075bd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136075bd0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136075ae0_0, 0, 8;
    %jmp T_149.3;
T_149.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136075c80_0, 0, 1;
    %load/vec4 v0x1360758c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136075bd0_0, 0, 8;
T_149.3 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x136074e60;
T_150 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136075970_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1360758c0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136075bd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136075ae0_0, 0, 8;
    %end;
    .thread T_150, $init;
    .scope S_0x136074e60;
T_151 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136075c80_0, 0, 1;
    %end;
    .thread T_151;
    .scope S_0x136072360;
T_152 ;
    %wait E_0x13602be60;
    %load/vec4 v0x136078d40_0;
    %flag_set/vec4 8;
    %jmp/1 T_152.2, 8;
    %load/vec4 v0x136078620_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_152.2;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136078740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136078ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136079060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136078b70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136078cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136078a50_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x136078ae0_0;
    %assign/vec4 v0x136078b70_0, 0;
    %load/vec4 v0x1360789a0_0;
    %assign/vec4 v0x136078a50_0, 0;
    %load/vec4 v0x136078590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.3, 8;
    %load/vec4 v0x136078c00_0;
    %assign/vec4 v0x136079060_0, 0;
    %load/vec4 v0x136078c00_0;
    %assign/vec4 v0x136078cb0_0, 0;
    %jmp T_152.4;
T_152.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136078cb0_0, 0;
T_152.4 ;
    %load/vec4 v0x1360789a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.5, 8;
    %load/vec4 v0x136078590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.7, 8;
    %load/vec4 v0x136078c00_0;
    %assign/vec4 v0x136078ed0_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x136079060_0;
    %assign/vec4 v0x136078ed0_0, 0;
T_152.8 ;
T_152.5 ;
    %load/vec4 v0x136078ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.9, 8;
    %load/vec4 v0x1360786b0_0;
    %assign/vec4 v0x136078740_0, 0;
    %load/vec4 v0x1360783f0_0;
    %assign/vec4 v0x136078870_0, 0;
    %jmp T_152.10;
T_152.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136078b70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136078870_0, 0;
T_152.10 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x13607e1f0;
T_153 ;
    %wait E_0x13607e3b0;
    %load/vec4 v0x13607e5d0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x13607e710_0, 0, 24;
    %load/vec4 v0x13607e5d0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x13607e710_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x13607e710_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x13607e710_0;
    %addi 1, 0, 24;
    %store/vec4 v0x13607e710_0, 0, 24;
T_153.0 ;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x13607e400;
T_154 ;
    %wait E_0x13607df60;
    %load/vec4 v0x13607e710_0;
    %split/vec4 8;
    %store/vec4 v0x13607e8b0_0, 0, 8;
    %store/vec4 v0x13607e660_0, 0, 16;
    %load/vec4 v0x13607e660_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x13607e660_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13607ea30_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13607e980_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607e980_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13607e8b0_0, 0, 8;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x13607e660_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x13607e660_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13607ea30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607e980_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607e980_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607e8b0_0, 0, 8;
    %jmp T_154.3;
T_154.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607ea30_0, 0, 1;
    %load/vec4 v0x13607e660_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13607e980_0, 0, 8;
T_154.3 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x13607dab0;
T_155 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x13607e710_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13607e660_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607e980_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607e8b0_0, 0, 8;
    %end;
    .thread T_155, $init;
    .scope S_0x13607dab0;
T_156 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607ea30_0, 0, 1;
    %end;
    .thread T_156;
    .scope S_0x13607a460;
T_157 ;
    %wait E_0x13607a620;
    %load/vec4 v0x13607a850_0;
    %store/vec4 v0x13607a990_0, 0, 16;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x13607a680;
T_158 ;
    %wait E_0x13607a250;
    %load/vec4 v0x13607a990_0;
    %split/vec4 8;
    %store/vec4 v0x13607ab00_0, 0, 8;
    %store/vec4 v0x13607a8e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607aca0_0, 0, 1;
    %load/vec4 v0x13607a8e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0x13607abf0_0, 0, 8;
    %load/vec4 v0x13607a8e0_0;
    %store/vec4 v0x13607abf0_0, 0, 8;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x136079f00;
T_159 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13607a990_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607a8e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607abf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607ab00_0, 0, 8;
    %end;
    .thread T_159, $init;
    .scope S_0x136079f00;
T_160 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607aca0_0, 0, 1;
    %end;
    .thread T_160;
    .scope S_0x13607b330;
T_161 ;
    %wait E_0x13607b4f0;
    %load/vec4 v0x13607b720_0;
    %store/vec4 v0x13607b860_0, 0, 16;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x13607b550;
T_162 ;
    %wait E_0x13607b0c0;
    %load/vec4 v0x13607b860_0;
    %split/vec4 8;
    %store/vec4 v0x13607b9d0_0, 0, 8;
    %store/vec4 v0x13607b7d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607bb70_0, 0, 1;
    %load/vec4 v0x13607b7d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0x13607bac0_0, 0, 8;
    %load/vec4 v0x13607b7d0_0;
    %store/vec4 v0x13607bac0_0, 0, 8;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x13607ad70;
T_163 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13607b860_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607b7d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607bac0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607b9d0_0, 0, 8;
    %end;
    .thread T_163, $init;
    .scope S_0x13607ad70;
T_164 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607bb70_0, 0, 1;
    %end;
    .thread T_164;
    .scope S_0x13607c250;
T_165 ;
    %wait E_0x13607c410;
    %load/vec4 v0x13607c610_0;
    %store/vec4 v0x13607c750_0, 0, 17;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x13607c450;
T_166 ;
    %wait E_0x13607c180;
    %load/vec4 v0x13607c750_0;
    %split/vec4 8;
    %store/vec4 v0x13607c8c0_0, 0, 8;
    %store/vec4 v0x13607c6a0_0, 0, 9;
    %load/vec4 v0x13607c6a0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x13607c6a0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13607ca60_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13607c9b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607c9b0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13607c8c0_0, 0, 8;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x13607c6a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13607c6a0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13607ca60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607c9b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13607c9b0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607c8c0_0, 0, 8;
    %jmp T_166.3;
T_166.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607ca60_0, 0, 1;
    %load/vec4 v0x13607c6a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13607c9b0_0, 0, 8;
T_166.3 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x13607bc40;
T_167 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x13607c750_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13607c6a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607c9b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13607c8c0_0, 0, 8;
    %end;
    .thread T_167, $init;
    .scope S_0x13607bc40;
T_168 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13607ca60_0, 0, 1;
    %end;
    .thread T_168;
    .scope S_0x136079180;
T_169 ;
    %wait E_0x13602be60;
    %load/vec4 v0x13607fab0_0;
    %flag_set/vec4 8;
    %jmp/1 T_169.2, 8;
    %load/vec4 v0x13607f350_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_169.2;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13607f4f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13607fb40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13607fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13607f8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13607fa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13607f7d0_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x13607f860_0;
    %assign/vec4 v0x13607f8f0_0, 0;
    %load/vec4 v0x13607f720_0;
    %assign/vec4 v0x13607f7d0_0, 0;
    %load/vec4 v0x13607f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.3, 8;
    %load/vec4 v0x13607f980_0;
    %assign/vec4 v0x13607fd00_0, 0;
    %load/vec4 v0x13607f980_0;
    %assign/vec4 v0x13607fa10_0, 0;
    %jmp T_169.4;
T_169.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13607fa10_0, 0;
T_169.4 ;
    %load/vec4 v0x13607f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.5, 8;
    %load/vec4 v0x13607f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %load/vec4 v0x13607f980_0;
    %assign/vec4 v0x13607fb40_0, 0;
    %jmp T_169.8;
T_169.7 ;
    %load/vec4 v0x13607fd00_0;
    %assign/vec4 v0x13607fb40_0, 0;
T_169.8 ;
T_169.5 ;
    %load/vec4 v0x13607f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.9, 8;
    %load/vec4 v0x13607f420_0;
    %assign/vec4 v0x13607f4f0_0, 0;
    %load/vec4 v0x13607f0d0_0;
    %assign/vec4 v0x13607f610_0, 0;
    %jmp T_169.10;
T_169.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13607f8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13607f610_0, 0;
T_169.10 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x136084ee0;
T_170 ;
    %wait E_0x1360850a0;
    %load/vec4 v0x1360852c0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136085400_0, 0, 24;
    %load/vec4 v0x1360852c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136085400_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136085400_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %load/vec4 v0x136085400_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136085400_0, 0, 24;
T_170.0 ;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x1360850f0;
T_171 ;
    %wait E_0x136084c50;
    %load/vec4 v0x136085400_0;
    %split/vec4 8;
    %store/vec4 v0x1360855a0_0, 0, 8;
    %store/vec4 v0x136085350_0, 0, 16;
    %load/vec4 v0x136085350_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136085350_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136085720_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136085670_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136085670_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360855a0_0, 0, 8;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x136085350_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136085350_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136085720_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136085670_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136085670_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360855a0_0, 0, 8;
    %jmp T_171.3;
T_171.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136085720_0, 0, 1;
    %load/vec4 v0x136085350_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136085670_0, 0, 8;
T_171.3 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x1360847a0;
T_172 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136085400_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136085350_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136085670_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360855a0_0, 0, 8;
    %end;
    .thread T_172, $init;
    .scope S_0x1360847a0;
T_173 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136085720_0, 0, 1;
    %end;
    .thread T_173;
    .scope S_0x136081150;
T_174 ;
    %wait E_0x136081310;
    %load/vec4 v0x136081540_0;
    %store/vec4 v0x136081680_0, 0, 16;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x136081370;
T_175 ;
    %wait E_0x136080f40;
    %load/vec4 v0x136081680_0;
    %split/vec4 8;
    %store/vec4 v0x1360817f0_0, 0, 8;
    %store/vec4 v0x1360815d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136081990_0, 0, 1;
    %load/vec4 v0x1360815d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x1360818e0_0, 0, 8;
    %load/vec4 v0x1360815d0_0;
    %store/vec4 v0x1360818e0_0, 0, 8;
    %jmp T_175;
    .thread T_175, $push;
    .scope S_0x136080bf0;
T_176 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136081680_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360815d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360818e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360817f0_0, 0, 8;
    %end;
    .thread T_176, $init;
    .scope S_0x136080bf0;
T_177 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136081990_0, 0, 1;
    %end;
    .thread T_177;
    .scope S_0x136082020;
T_178 ;
    %wait E_0x1360821e0;
    %load/vec4 v0x136082410_0;
    %store/vec4 v0x136082550_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x136082240;
T_179 ;
    %wait E_0x136081db0;
    %load/vec4 v0x136082550_0;
    %split/vec4 8;
    %store/vec4 v0x1360826c0_0, 0, 8;
    %store/vec4 v0x1360824c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136082860_0, 0, 1;
    %load/vec4 v0x1360824c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x1360827b0_0, 0, 8;
    %load/vec4 v0x1360824c0_0;
    %store/vec4 v0x1360827b0_0, 0, 8;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x136081a60;
T_180 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136082550_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360824c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360827b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360826c0_0, 0, 8;
    %end;
    .thread T_180, $init;
    .scope S_0x136081a60;
T_181 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136082860_0, 0, 1;
    %end;
    .thread T_181;
    .scope S_0x136082f40;
T_182 ;
    %wait E_0x136083100;
    %load/vec4 v0x136083300_0;
    %store/vec4 v0x136083440_0, 0, 17;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x136083140;
T_183 ;
    %wait E_0x136082e70;
    %load/vec4 v0x136083440_0;
    %split/vec4 8;
    %store/vec4 v0x1360835b0_0, 0, 8;
    %store/vec4 v0x136083390_0, 0, 9;
    %load/vec4 v0x136083390_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x136083390_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136083750_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360836a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360836a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360835b0_0, 0, 8;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x136083390_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x136083390_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136083750_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360836a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360836a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360835b0_0, 0, 8;
    %jmp T_183.3;
T_183.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136083750_0, 0, 1;
    %load/vec4 v0x136083390_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360836a0_0, 0, 8;
T_183.3 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x136082930;
T_184 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136083440_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x136083390_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360836a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360835b0_0, 0, 8;
    %end;
    .thread T_184, $init;
    .scope S_0x136082930;
T_185 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136083750_0, 0, 1;
    %end;
    .thread T_185;
    .scope S_0x13607fe70;
T_186 ;
    %wait E_0x13602be60;
    %load/vec4 v0x1360867a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_186.2, 8;
    %load/vec4 v0x136086040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_186.2;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360861e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136086830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360869f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360865e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136086700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360864c0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x136086550_0;
    %assign/vec4 v0x1360865e0_0, 0;
    %load/vec4 v0x136086410_0;
    %assign/vec4 v0x1360864c0_0, 0;
    %load/vec4 v0x136085fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.3, 8;
    %load/vec4 v0x136086670_0;
    %assign/vec4 v0x1360869f0_0, 0;
    %load/vec4 v0x136086670_0;
    %assign/vec4 v0x136086700_0, 0;
    %jmp T_186.4;
T_186.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136086700_0, 0;
T_186.4 ;
    %load/vec4 v0x136086410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.5, 8;
    %load/vec4 v0x136085fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.7, 8;
    %load/vec4 v0x136086670_0;
    %assign/vec4 v0x136086830_0, 0;
    %jmp T_186.8;
T_186.7 ;
    %load/vec4 v0x1360869f0_0;
    %assign/vec4 v0x136086830_0, 0;
T_186.8 ;
T_186.5 ;
    %load/vec4 v0x136086550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.9, 8;
    %load/vec4 v0x136086110_0;
    %assign/vec4 v0x1360861e0_0, 0;
    %load/vec4 v0x136085dc0_0;
    %assign/vec4 v0x136086300_0, 0;
    %jmp T_186.10;
T_186.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360865e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136086300_0, 0;
T_186.10 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x13608bbd0;
T_187 ;
    %wait E_0x13608bd90;
    %load/vec4 v0x13608bfb0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x13608c0f0_0, 0, 24;
    %load/vec4 v0x13608bfb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x13608c0f0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x13608c0f0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v0x13608c0f0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x13608c0f0_0, 0, 24;
T_187.0 ;
    %jmp T_187;
    .thread T_187, $push;
    .scope S_0x13608bde0;
T_188 ;
    %wait E_0x13608b940;
    %load/vec4 v0x13608c0f0_0;
    %split/vec4 8;
    %store/vec4 v0x13608c290_0, 0, 8;
    %store/vec4 v0x13608c040_0, 0, 16;
    %load/vec4 v0x13608c040_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x13608c040_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13608c410_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13608c360_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13608c360_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13608c290_0, 0, 8;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x13608c040_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x13608c040_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13608c410_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608c360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13608c360_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608c290_0, 0, 8;
    %jmp T_188.3;
T_188.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13608c410_0, 0, 1;
    %load/vec4 v0x13608c040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13608c360_0, 0, 8;
T_188.3 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x13608b490;
T_189 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x13608c0f0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13608c040_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608c360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608c290_0, 0, 8;
    %end;
    .thread T_189, $init;
    .scope S_0x13608b490;
T_190 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13608c410_0, 0, 1;
    %end;
    .thread T_190;
    .scope S_0x136087e40;
T_191 ;
    %wait E_0x136088000;
    %load/vec4 v0x136088230_0;
    %store/vec4 v0x136088370_0, 0, 16;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x136088060;
T_192 ;
    %wait E_0x136087c30;
    %load/vec4 v0x136088370_0;
    %split/vec4 8;
    %store/vec4 v0x1360884e0_0, 0, 8;
    %store/vec4 v0x1360882c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136088680_0, 0, 1;
    %load/vec4 v0x1360882c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0x1360885d0_0, 0, 8;
    %load/vec4 v0x1360882c0_0;
    %store/vec4 v0x1360885d0_0, 0, 8;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0x1360878e0;
T_193 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136088370_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360882c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360885d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360884e0_0, 0, 8;
    %end;
    .thread T_193, $init;
    .scope S_0x1360878e0;
T_194 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136088680_0, 0, 1;
    %end;
    .thread T_194;
    .scope S_0x136088d10;
T_195 ;
    %wait E_0x136088ed0;
    %load/vec4 v0x136089100_0;
    %store/vec4 v0x136089240_0, 0, 16;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_0x136088f30;
T_196 ;
    %wait E_0x136088aa0;
    %load/vec4 v0x136089240_0;
    %split/vec4 8;
    %store/vec4 v0x1360893b0_0, 0, 8;
    %store/vec4 v0x1360891b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136089550_0, 0, 1;
    %load/vec4 v0x1360891b0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0x1360894a0_0, 0, 8;
    %load/vec4 v0x1360891b0_0;
    %store/vec4 v0x1360894a0_0, 0, 8;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x136088750;
T_197 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136089240_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360891b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360894a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360893b0_0, 0, 8;
    %end;
    .thread T_197, $init;
    .scope S_0x136088750;
T_198 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136089550_0, 0, 1;
    %end;
    .thread T_198;
    .scope S_0x136089c30;
T_199 ;
    %wait E_0x136089df0;
    %load/vec4 v0x136089ff0_0;
    %store/vec4 v0x13608a130_0, 0, 17;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x136089e30;
T_200 ;
    %wait E_0x136089b60;
    %load/vec4 v0x13608a130_0;
    %split/vec4 8;
    %store/vec4 v0x13608a2a0_0, 0, 8;
    %store/vec4 v0x13608a080_0, 0, 9;
    %load/vec4 v0x13608a080_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x13608a080_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13608a440_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13608a390_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13608a390_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13608a2a0_0, 0, 8;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x13608a080_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13608a080_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13608a440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608a390_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13608a390_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608a2a0_0, 0, 8;
    %jmp T_200.3;
T_200.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13608a440_0, 0, 1;
    %load/vec4 v0x13608a080_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13608a390_0, 0, 8;
T_200.3 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x136089620;
T_201 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x13608a130_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13608a080_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608a390_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608a2a0_0, 0, 8;
    %end;
    .thread T_201, $init;
    .scope S_0x136089620;
T_202 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13608a440_0, 0, 1;
    %end;
    .thread T_202;
    .scope S_0x136086b60;
T_203 ;
    %wait E_0x13602be60;
    %load/vec4 v0x13608d490_0;
    %flag_set/vec4 8;
    %jmp/1 T_203.2, 8;
    %load/vec4 v0x13608cd30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_203.2;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13608ced0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13608d520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13608d6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13608d2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13608d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13608d1b0_0, 0;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x13608d240_0;
    %assign/vec4 v0x13608d2d0_0, 0;
    %load/vec4 v0x13608d100_0;
    %assign/vec4 v0x13608d1b0_0, 0;
    %load/vec4 v0x13608cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.3, 8;
    %load/vec4 v0x13608d360_0;
    %assign/vec4 v0x13608d6e0_0, 0;
    %load/vec4 v0x13608d360_0;
    %assign/vec4 v0x13608d3f0_0, 0;
    %jmp T_203.4;
T_203.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13608d3f0_0, 0;
T_203.4 ;
    %load/vec4 v0x13608d100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.5, 8;
    %load/vec4 v0x13608cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.7, 8;
    %load/vec4 v0x13608d360_0;
    %assign/vec4 v0x13608d520_0, 0;
    %jmp T_203.8;
T_203.7 ;
    %load/vec4 v0x13608d6e0_0;
    %assign/vec4 v0x13608d520_0, 0;
T_203.8 ;
T_203.5 ;
    %load/vec4 v0x13608d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.9, 8;
    %load/vec4 v0x13608ce00_0;
    %assign/vec4 v0x13608ced0_0, 0;
    %load/vec4 v0x13608cab0_0;
    %assign/vec4 v0x13608cff0_0, 0;
    %jmp T_203.10;
T_203.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13608d2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13608cff0_0, 0;
T_203.10 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x1360928c0;
T_204 ;
    %wait E_0x136092a80;
    %load/vec4 v0x136092ca0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136092de0_0, 0, 24;
    %load/vec4 v0x136092ca0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136092de0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136092de0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %load/vec4 v0x136092de0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136092de0_0, 0, 24;
T_204.0 ;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x136092ad0;
T_205 ;
    %wait E_0x136092630;
    %load/vec4 v0x136092de0_0;
    %split/vec4 8;
    %store/vec4 v0x136092f80_0, 0, 8;
    %store/vec4 v0x136092d30_0, 0, 16;
    %load/vec4 v0x136092d30_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x136092d30_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136093100_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136093050_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136093050_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136092f80_0, 0, 8;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x136092d30_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x136092d30_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136093100_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136093050_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136093050_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136092f80_0, 0, 8;
    %jmp T_205.3;
T_205.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136093100_0, 0, 1;
    %load/vec4 v0x136092d30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136093050_0, 0, 8;
T_205.3 ;
T_205.1 ;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x136092180;
T_206 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136092de0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136092d30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136093050_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136092f80_0, 0, 8;
    %end;
    .thread T_206, $init;
    .scope S_0x136092180;
T_207 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136093100_0, 0, 1;
    %end;
    .thread T_207;
    .scope S_0x13608eb30;
T_208 ;
    %wait E_0x13608ecf0;
    %load/vec4 v0x13608ef20_0;
    %store/vec4 v0x13608f060_0, 0, 16;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x13608ed50;
T_209 ;
    %wait E_0x13608e920;
    %load/vec4 v0x13608f060_0;
    %split/vec4 8;
    %store/vec4 v0x13608f1d0_0, 0, 8;
    %store/vec4 v0x13608efb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13608f370_0, 0, 1;
    %load/vec4 v0x13608efb0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0x13608f2c0_0, 0, 8;
    %load/vec4 v0x13608efb0_0;
    %store/vec4 v0x13608f2c0_0, 0, 8;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x13608e5d0;
T_210 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13608f060_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608efb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608f2c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608f1d0_0, 0, 8;
    %end;
    .thread T_210, $init;
    .scope S_0x13608e5d0;
T_211 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13608f370_0, 0, 1;
    %end;
    .thread T_211;
    .scope S_0x13608fa00;
T_212 ;
    %wait E_0x13608fbc0;
    %load/vec4 v0x13608fdf0_0;
    %store/vec4 v0x13608ff30_0, 0, 16;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x13608fc20;
T_213 ;
    %wait E_0x13608f790;
    %load/vec4 v0x13608ff30_0;
    %split/vec4 8;
    %store/vec4 v0x1360900a0_0, 0, 8;
    %store/vec4 v0x13608fea0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136090240_0, 0, 1;
    %load/vec4 v0x13608fea0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0x136090190_0, 0, 8;
    %load/vec4 v0x13608fea0_0;
    %store/vec4 v0x136090190_0, 0, 8;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x13608f440;
T_214 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13608ff30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13608fea0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136090190_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360900a0_0, 0, 8;
    %end;
    .thread T_214, $init;
    .scope S_0x13608f440;
T_215 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136090240_0, 0, 1;
    %end;
    .thread T_215;
    .scope S_0x136090920;
T_216 ;
    %wait E_0x136090ae0;
    %load/vec4 v0x136090ce0_0;
    %store/vec4 v0x136090e20_0, 0, 17;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x136090b20;
T_217 ;
    %wait E_0x136090850;
    %load/vec4 v0x136090e20_0;
    %split/vec4 8;
    %store/vec4 v0x136090f90_0, 0, 8;
    %store/vec4 v0x136090d70_0, 0, 9;
    %load/vec4 v0x136090d70_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x136090d70_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136091130_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136091080_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136091080_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136090f90_0, 0, 8;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x136090d70_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x136090d70_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136091130_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136091080_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136091080_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136090f90_0, 0, 8;
    %jmp T_217.3;
T_217.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136091130_0, 0, 1;
    %load/vec4 v0x136090d70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136091080_0, 0, 8;
T_217.3 ;
T_217.1 ;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x136090310;
T_218 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136090e20_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x136090d70_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136091080_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136090f90_0, 0, 8;
    %end;
    .thread T_218, $init;
    .scope S_0x136090310;
T_219 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136091130_0, 0, 1;
    %end;
    .thread T_219;
    .scope S_0x13608d850;
T_220 ;
    %wait E_0x13602be60;
    %load/vec4 v0x136094150_0;
    %flag_set/vec4 8;
    %jmp/1 T_220.2, 8;
    %load/vec4 v0x136093a20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_220.2;
    %jmp/0xz  T_220.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136093b40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360941e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360943a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136093f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360940c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136093e60_0, 0;
    %jmp T_220.1;
T_220.0 ;
    %load/vec4 v0x136093ef0_0;
    %assign/vec4 v0x136093f80_0, 0;
    %load/vec4 v0x136093db0_0;
    %assign/vec4 v0x136093e60_0, 0;
    %load/vec4 v0x136093990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.3, 8;
    %load/vec4 v0x136094010_0;
    %assign/vec4 v0x1360943a0_0, 0;
    %load/vec4 v0x136094010_0;
    %assign/vec4 v0x1360940c0_0, 0;
    %jmp T_220.4;
T_220.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360940c0_0, 0;
T_220.4 ;
    %load/vec4 v0x136093db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.5, 8;
    %load/vec4 v0x136093990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.7, 8;
    %load/vec4 v0x136094010_0;
    %assign/vec4 v0x1360941e0_0, 0;
    %jmp T_220.8;
T_220.7 ;
    %load/vec4 v0x1360943a0_0;
    %assign/vec4 v0x1360941e0_0, 0;
T_220.8 ;
T_220.5 ;
    %load/vec4 v0x136093ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.9, 8;
    %load/vec4 v0x136093ab0_0;
    %assign/vec4 v0x136093b40_0, 0;
    %load/vec4 v0x1360937a0_0;
    %assign/vec4 v0x136093c80_0, 0;
    %jmp T_220.10;
T_220.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136093f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x136093c80_0, 0;
T_220.10 ;
T_220.1 ;
    %jmp T_220;
    .thread T_220;
    .scope S_0x136099580;
T_221 ;
    %wait E_0x136099740;
    %load/vec4 v0x136099960_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x136099aa0_0, 0, 24;
    %load/vec4 v0x136099960_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x136099aa0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x136099aa0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.0, 8;
    %load/vec4 v0x136099aa0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x136099aa0_0, 0, 24;
T_221.0 ;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x136099790;
T_222 ;
    %wait E_0x1360992f0;
    %load/vec4 v0x136099aa0_0;
    %split/vec4 8;
    %store/vec4 v0x136099c40_0, 0, 8;
    %store/vec4 v0x1360999f0_0, 0, 16;
    %load/vec4 v0x1360999f0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1360999f0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136099dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136099d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136099d10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136099c40_0, 0, 8;
    %jmp T_222.1;
T_222.0 ;
    %load/vec4 v0x1360999f0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1360999f0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136099dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136099d10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136099d10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136099c40_0, 0, 8;
    %jmp T_222.3;
T_222.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136099dc0_0, 0, 1;
    %load/vec4 v0x1360999f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136099d10_0, 0, 8;
T_222.3 ;
T_222.1 ;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x136098e40;
T_223 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x136099aa0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1360999f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136099d10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136099c40_0, 0, 8;
    %end;
    .thread T_223, $init;
    .scope S_0x136098e40;
T_224 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136099dc0_0, 0, 1;
    %end;
    .thread T_224;
    .scope S_0x1360957f0;
T_225 ;
    %wait E_0x1360959b0;
    %load/vec4 v0x136095be0_0;
    %store/vec4 v0x136095d20_0, 0, 16;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x136095a10;
T_226 ;
    %wait E_0x1360955e0;
    %load/vec4 v0x136095d20_0;
    %split/vec4 8;
    %store/vec4 v0x136095e90_0, 0, 8;
    %store/vec4 v0x136095c70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136096030_0, 0, 1;
    %load/vec4 v0x136095c70_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0x136095f80_0, 0, 8;
    %load/vec4 v0x136095c70_0;
    %store/vec4 v0x136095f80_0, 0, 8;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x136095290;
T_227 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136095d20_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136095c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136095f80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136095e90_0, 0, 8;
    %end;
    .thread T_227, $init;
    .scope S_0x136095290;
T_228 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136096030_0, 0, 1;
    %end;
    .thread T_228;
    .scope S_0x1360966c0;
T_229 ;
    %wait E_0x136096880;
    %load/vec4 v0x136096ab0_0;
    %store/vec4 v0x136096bf0_0, 0, 16;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_0x1360968e0;
T_230 ;
    %wait E_0x136096450;
    %load/vec4 v0x136096bf0_0;
    %split/vec4 8;
    %store/vec4 v0x136096d60_0, 0, 8;
    %store/vec4 v0x136096b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136096f00_0, 0, 1;
    %load/vec4 v0x136096b60_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0x136096e50_0, 0, 8;
    %load/vec4 v0x136096b60_0;
    %store/vec4 v0x136096e50_0, 0, 8;
    %jmp T_230;
    .thread T_230, $push;
    .scope S_0x136096100;
T_231 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x136096bf0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136096b60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136096e50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136096d60_0, 0, 8;
    %end;
    .thread T_231, $init;
    .scope S_0x136096100;
T_232 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136096f00_0, 0, 1;
    %end;
    .thread T_232;
    .scope S_0x1360975e0;
T_233 ;
    %wait E_0x1360977a0;
    %load/vec4 v0x1360979a0_0;
    %store/vec4 v0x136097ae0_0, 0, 17;
    %jmp T_233;
    .thread T_233, $push;
    .scope S_0x1360977e0;
T_234 ;
    %wait E_0x136097510;
    %load/vec4 v0x136097ae0_0;
    %split/vec4 8;
    %store/vec4 v0x136097c50_0, 0, 8;
    %store/vec4 v0x136097a30_0, 0, 9;
    %load/vec4 v0x136097a30_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x136097a30_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136097df0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136097d40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136097d40_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136097c50_0, 0, 8;
    %jmp T_234.1;
T_234.0 ;
    %load/vec4 v0x136097a30_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x136097a30_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136097df0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136097d40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x136097d40_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136097c50_0, 0, 8;
    %jmp T_234.3;
T_234.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136097df0_0, 0, 1;
    %load/vec4 v0x136097a30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x136097d40_0, 0, 8;
T_234.3 ;
T_234.1 ;
    %jmp T_234;
    .thread T_234, $push;
    .scope S_0x136096fd0;
T_235 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x136097ae0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x136097a30_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136097d40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x136097c50_0, 0, 8;
    %end;
    .thread T_235, $init;
    .scope S_0x136096fd0;
T_236 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136097df0_0, 0, 1;
    %end;
    .thread T_236;
    .scope S_0x136094510;
T_237 ;
    %wait E_0x13602be60;
    %load/vec4 v0x13609ae20_0;
    %flag_set/vec4 8;
    %jmp/1 T_237.2, 8;
    %load/vec4 v0x13609a6e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_237.2;
    %jmp/0xz  T_237.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13609a840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13609aeb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13609b070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13609ac50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13609ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13609ab30_0, 0;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v0x13609abc0_0;
    %assign/vec4 v0x13609ac50_0, 0;
    %load/vec4 v0x13609aa80_0;
    %assign/vec4 v0x13609ab30_0, 0;
    %load/vec4 v0x13609a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.3, 8;
    %load/vec4 v0x13609ace0_0;
    %assign/vec4 v0x13609b070_0, 0;
    %load/vec4 v0x13609ace0_0;
    %assign/vec4 v0x13609ad90_0, 0;
    %jmp T_237.4;
T_237.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13609ad90_0, 0;
T_237.4 ;
    %load/vec4 v0x13609aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.5, 8;
    %load/vec4 v0x13609a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.7, 8;
    %load/vec4 v0x13609ace0_0;
    %assign/vec4 v0x13609aeb0_0, 0;
    %jmp T_237.8;
T_237.7 ;
    %load/vec4 v0x13609b070_0;
    %assign/vec4 v0x13609aeb0_0, 0;
T_237.8 ;
T_237.5 ;
    %load/vec4 v0x13609abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.9, 8;
    %load/vec4 v0x13609a770_0;
    %assign/vec4 v0x13609a840_0, 0;
    %load/vec4 v0x13609a460_0;
    %assign/vec4 v0x13609a970_0, 0;
    %jmp T_237.10;
T_237.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13609ac50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13609a970_0, 0;
T_237.10 ;
T_237.1 ;
    %jmp T_237;
    .thread T_237;
    .scope S_0x1360a0250;
T_238 ;
    %wait E_0x1360a0410;
    %load/vec4 v0x1360a0630_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1360a0770_0, 0, 24;
    %load/vec4 v0x1360a0630_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1360a0770_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1360a0770_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_238.0, 8;
    %load/vec4 v0x1360a0770_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1360a0770_0, 0, 24;
T_238.0 ;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x1360a0460;
T_239 ;
    %wait E_0x13609ffc0;
    %load/vec4 v0x1360a0770_0;
    %split/vec4 8;
    %store/vec4 v0x1360a0910_0, 0, 8;
    %store/vec4 v0x1360a06c0_0, 0, 16;
    %load/vec4 v0x1360a06c0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1360a06c0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360a0a90_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360a09e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360a09e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360a0910_0, 0, 8;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v0x1360a06c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1360a06c0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360a0a90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a09e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360a09e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a0910_0, 0, 8;
    %jmp T_239.3;
T_239.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a0a90_0, 0, 1;
    %load/vec4 v0x1360a06c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360a09e0_0, 0, 8;
T_239.3 ;
T_239.1 ;
    %jmp T_239;
    .thread T_239, $push;
    .scope S_0x13609fb10;
T_240 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1360a0770_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1360a06c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a09e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a0910_0, 0, 8;
    %end;
    .thread T_240, $init;
    .scope S_0x13609fb10;
T_241 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a0a90_0, 0, 1;
    %end;
    .thread T_241;
    .scope S_0x13609c4c0;
T_242 ;
    %wait E_0x13609c680;
    %load/vec4 v0x13609c8b0_0;
    %store/vec4 v0x13609c9f0_0, 0, 16;
    %jmp T_242;
    .thread T_242, $push;
    .scope S_0x13609c6e0;
T_243 ;
    %wait E_0x13609c2b0;
    %load/vec4 v0x13609c9f0_0;
    %split/vec4 8;
    %store/vec4 v0x13609cb60_0, 0, 8;
    %store/vec4 v0x13609c940_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13609cd00_0, 0, 1;
    %load/vec4 v0x13609c940_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x13609cc50_0, 0, 8;
    %load/vec4 v0x13609c940_0;
    %store/vec4 v0x13609cc50_0, 0, 8;
    %jmp T_243;
    .thread T_243, $push;
    .scope S_0x13609bf60;
T_244 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13609c9f0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609c940_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609cc50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609cb60_0, 0, 8;
    %end;
    .thread T_244, $init;
    .scope S_0x13609bf60;
T_245 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13609cd00_0, 0, 1;
    %end;
    .thread T_245;
    .scope S_0x13609d390;
T_246 ;
    %wait E_0x13609d550;
    %load/vec4 v0x13609d780_0;
    %store/vec4 v0x13609d8c0_0, 0, 16;
    %jmp T_246;
    .thread T_246, $push;
    .scope S_0x13609d5b0;
T_247 ;
    %wait E_0x13609d120;
    %load/vec4 v0x13609d8c0_0;
    %split/vec4 8;
    %store/vec4 v0x13609da30_0, 0, 8;
    %store/vec4 v0x13609d830_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13609dbd0_0, 0, 1;
    %load/vec4 v0x13609d830_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0x13609db20_0, 0, 8;
    %load/vec4 v0x13609d830_0;
    %store/vec4 v0x13609db20_0, 0, 8;
    %jmp T_247;
    .thread T_247, $push;
    .scope S_0x13609cdd0;
T_248 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13609d8c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609d830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609db20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609da30_0, 0, 8;
    %end;
    .thread T_248, $init;
    .scope S_0x13609cdd0;
T_249 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13609dbd0_0, 0, 1;
    %end;
    .thread T_249;
    .scope S_0x13609e2b0;
T_250 ;
    %wait E_0x13609e470;
    %load/vec4 v0x13609e670_0;
    %store/vec4 v0x13609e7b0_0, 0, 17;
    %jmp T_250;
    .thread T_250, $push;
    .scope S_0x13609e4b0;
T_251 ;
    %wait E_0x13609e1e0;
    %load/vec4 v0x13609e7b0_0;
    %split/vec4 8;
    %store/vec4 v0x13609e920_0, 0, 8;
    %store/vec4 v0x13609e700_0, 0, 9;
    %load/vec4 v0x13609e700_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x13609e700_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13609eac0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13609ea10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13609ea10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x13609e920_0, 0, 8;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v0x13609e700_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x13609e700_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13609eac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609ea10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13609ea10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609e920_0, 0, 8;
    %jmp T_251.3;
T_251.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13609eac0_0, 0, 1;
    %load/vec4 v0x13609e700_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x13609ea10_0, 0, 8;
T_251.3 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251, $push;
    .scope S_0x13609dca0;
T_252 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x13609e7b0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x13609e700_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609ea10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x13609e920_0, 0, 8;
    %end;
    .thread T_252, $init;
    .scope S_0x13609dca0;
T_253 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13609eac0_0, 0, 1;
    %end;
    .thread T_253;
    .scope S_0x13609b1e0;
T_254 ;
    %wait E_0x13602be60;
    %load/vec4 v0x1360a1af0_0;
    %flag_set/vec4 8;
    %jmp/1 T_254.2, 8;
    %load/vec4 v0x1360a13b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_254.2;
    %jmp/0xz  T_254.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a1510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a1b80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a1d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360a1920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360a1800_0, 0;
    %jmp T_254.1;
T_254.0 ;
    %load/vec4 v0x1360a1890_0;
    %assign/vec4 v0x1360a1920_0, 0;
    %load/vec4 v0x1360a1750_0;
    %assign/vec4 v0x1360a1800_0, 0;
    %load/vec4 v0x1360a1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.3, 8;
    %load/vec4 v0x1360a19b0_0;
    %assign/vec4 v0x1360a1d40_0, 0;
    %load/vec4 v0x1360a19b0_0;
    %assign/vec4 v0x1360a1a60_0, 0;
    %jmp T_254.4;
T_254.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a1a60_0, 0;
T_254.4 ;
    %load/vec4 v0x1360a1750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.5, 8;
    %load/vec4 v0x1360a1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.7, 8;
    %load/vec4 v0x1360a19b0_0;
    %assign/vec4 v0x1360a1b80_0, 0;
    %jmp T_254.8;
T_254.7 ;
    %load/vec4 v0x1360a1d40_0;
    %assign/vec4 v0x1360a1b80_0, 0;
T_254.8 ;
T_254.5 ;
    %load/vec4 v0x1360a1890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.9, 8;
    %load/vec4 v0x1360a1440_0;
    %assign/vec4 v0x1360a1510_0, 0;
    %load/vec4 v0x1360a1130_0;
    %assign/vec4 v0x1360a1640_0, 0;
    %jmp T_254.10;
T_254.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360a1920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a1640_0, 0;
T_254.10 ;
T_254.1 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x1360a6f20;
T_255 ;
    %wait E_0x1360a70e0;
    %load/vec4 v0x1360a7300_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x1360a7440_0, 0, 24;
    %load/vec4 v0x1360a7300_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1360a7440_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x1360a7440_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %load/vec4 v0x1360a7440_0;
    %addi 1, 0, 24;
    %store/vec4 v0x1360a7440_0, 0, 24;
T_255.0 ;
    %jmp T_255;
    .thread T_255, $push;
    .scope S_0x1360a7130;
T_256 ;
    %wait E_0x1360a6c90;
    %load/vec4 v0x1360a7440_0;
    %split/vec4 8;
    %store/vec4 v0x1360a75e0_0, 0, 8;
    %store/vec4 v0x1360a7390_0, 0, 16;
    %load/vec4 v0x1360a7390_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x1360a7390_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360a7760_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360a76b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360a76b0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360a75e0_0, 0, 8;
    %jmp T_256.1;
T_256.0 ;
    %load/vec4 v0x1360a7390_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1360a7390_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360a7760_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a76b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360a76b0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a75e0_0, 0, 8;
    %jmp T_256.3;
T_256.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a7760_0, 0, 1;
    %load/vec4 v0x1360a7390_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360a76b0_0, 0, 8;
T_256.3 ;
T_256.1 ;
    %jmp T_256;
    .thread T_256, $push;
    .scope S_0x1360a67e0;
T_257 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x1360a7440_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1360a7390_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a76b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a75e0_0, 0, 8;
    %end;
    .thread T_257, $init;
    .scope S_0x1360a67e0;
T_258 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a7760_0, 0, 1;
    %end;
    .thread T_258;
    .scope S_0x1360a3190;
T_259 ;
    %wait E_0x1360a3350;
    %load/vec4 v0x1360a3580_0;
    %store/vec4 v0x1360a36c0_0, 0, 16;
    %jmp T_259;
    .thread T_259, $push;
    .scope S_0x1360a33b0;
T_260 ;
    %wait E_0x1360a2f80;
    %load/vec4 v0x1360a36c0_0;
    %split/vec4 8;
    %store/vec4 v0x1360a3830_0, 0, 8;
    %store/vec4 v0x1360a3610_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a39d0_0, 0, 1;
    %load/vec4 v0x1360a3610_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v0x1360a3920_0, 0, 8;
    %load/vec4 v0x1360a3610_0;
    %store/vec4 v0x1360a3920_0, 0, 8;
    %jmp T_260;
    .thread T_260, $push;
    .scope S_0x1360a2c30;
T_261 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1360a36c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a3610_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a3920_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a3830_0, 0, 8;
    %end;
    .thread T_261, $init;
    .scope S_0x1360a2c30;
T_262 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a39d0_0, 0, 1;
    %end;
    .thread T_262;
    .scope S_0x1360a4060;
T_263 ;
    %wait E_0x1360a4220;
    %load/vec4 v0x1360a4450_0;
    %store/vec4 v0x1360a4590_0, 0, 16;
    %jmp T_263;
    .thread T_263, $push;
    .scope S_0x1360a4280;
T_264 ;
    %wait E_0x1360a3df0;
    %load/vec4 v0x1360a4590_0;
    %split/vec4 8;
    %store/vec4 v0x1360a4700_0, 0, 8;
    %store/vec4 v0x1360a4500_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a48a0_0, 0, 1;
    %load/vec4 v0x1360a4500_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %store/vec4 v0x1360a47f0_0, 0, 8;
    %load/vec4 v0x1360a4500_0;
    %store/vec4 v0x1360a47f0_0, 0, 8;
    %jmp T_264;
    .thread T_264, $push;
    .scope S_0x1360a3aa0;
T_265 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1360a4590_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a4500_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a47f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a4700_0, 0, 8;
    %end;
    .thread T_265, $init;
    .scope S_0x1360a3aa0;
T_266 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a48a0_0, 0, 1;
    %end;
    .thread T_266;
    .scope S_0x1360a4f80;
T_267 ;
    %wait E_0x1360a5140;
    %load/vec4 v0x1360a5340_0;
    %store/vec4 v0x1360a5480_0, 0, 17;
    %jmp T_267;
    .thread T_267, $push;
    .scope S_0x1360a5180;
T_268 ;
    %wait E_0x1360a4eb0;
    %load/vec4 v0x1360a5480_0;
    %split/vec4 8;
    %store/vec4 v0x1360a55f0_0, 0, 8;
    %store/vec4 v0x1360a53d0_0, 0, 9;
    %load/vec4 v0x1360a53d0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x1360a53d0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360a5790_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360a56e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360a56e0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1360a55f0_0, 0, 8;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x1360a53d0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1360a53d0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1360a5790_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a56e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1360a56e0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a55f0_0, 0, 8;
    %jmp T_268.3;
T_268.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a5790_0, 0, 1;
    %load/vec4 v0x1360a53d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1360a56e0_0, 0, 8;
T_268.3 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268, $push;
    .scope S_0x1360a4970;
T_269 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1360a5480_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x1360a53d0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a56e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1360a55f0_0, 0, 8;
    %end;
    .thread T_269, $init;
    .scope S_0x1360a4970;
T_270 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1360a5790_0, 0, 1;
    %end;
    .thread T_270;
    .scope S_0x1360a1eb0;
T_271 ;
    %wait E_0x13602be60;
    %load/vec4 v0x1360a87c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_271.2, 8;
    %load/vec4 v0x1360a8080_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_271.2;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a81e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a8850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a8a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360a85f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a8730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360a84d0_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x1360a8560_0;
    %assign/vec4 v0x1360a85f0_0, 0;
    %load/vec4 v0x1360a8420_0;
    %assign/vec4 v0x1360a84d0_0, 0;
    %load/vec4 v0x1360a7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.3, 8;
    %load/vec4 v0x1360a8680_0;
    %assign/vec4 v0x1360a8a10_0, 0;
    %load/vec4 v0x1360a8680_0;
    %assign/vec4 v0x1360a8730_0, 0;
    %jmp T_271.4;
T_271.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a8730_0, 0;
T_271.4 ;
    %load/vec4 v0x1360a8420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.5, 8;
    %load/vec4 v0x1360a7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.7, 8;
    %load/vec4 v0x1360a8680_0;
    %assign/vec4 v0x1360a8850_0, 0;
    %jmp T_271.8;
T_271.7 ;
    %load/vec4 v0x1360a8a10_0;
    %assign/vec4 v0x1360a8850_0, 0;
T_271.8 ;
T_271.5 ;
    %load/vec4 v0x1360a8560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.9, 8;
    %load/vec4 v0x1360a8110_0;
    %assign/vec4 v0x1360a81e0_0, 0;
    %load/vec4 v0x1360a7e00_0;
    %assign/vec4 v0x1360a8310_0, 0;
    %jmp T_271.10;
T_271.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1360a85f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1360a8310_0, 0;
T_271.10 ;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x13602d770;
T_272 ;
    %vpi_call/w 6 3 "$dumpfile", "waveforms/random_systolic.vcd" {0 0 0};
    %vpi_call/w 6 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13602da80 {0 0 0};
    %end;
    .thread T_272;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/systolic.sv";
    "src/pe.sv";
    "src/fixedpoint.sv";
    "test/dump_random_systolic.sv";
