{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705077829498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705077829508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 00:43:49 2024 " "Processing started: Sat Jan 13 00:43:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705077829508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077829508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temp -c temp " "Command: quartus_map --read_settings_files=on --write_settings_files=off temp -c temp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077829508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705077830492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705077830492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/fsm_key1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/fsm_key1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_KEY1 " "Found entity 1: FSM_KEY1" {  } { { "../rtl/FSM_KEY1.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/sel_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/sel_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_driver " "Found entity 1: sel_driver" {  } { { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/ds18b20_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_driver " "Found entity 1: ds18b20_driver" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/modelsim/code/temp/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/modelsim/code/temp/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077838872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077838872 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep beep.v(15) " "Verilog HDL Parameter Declaration warning at beep.v(15): Parameter Declaration in module \"beep\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1705077838873 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_KEY1 FSM_KEY1.v(21) " "Verilog HDL Parameter Declaration warning at FSM_KEY1.v(21): Parameter Declaration in module \"FSM_KEY1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/FSM_KEY1.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1705077838873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705077839211 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[0\] top.v(51) " "Inferred latch for \"t_data_uart\[0\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[1\] top.v(51) " "Inferred latch for \"t_data_uart\[1\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[2\] top.v(51) " "Inferred latch for \"t_data_uart\[2\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[3\] top.v(51) " "Inferred latch for \"t_data_uart\[3\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[4\] top.v(51) " "Inferred latch for \"t_data_uart\[4\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[5\] top.v(51) " "Inferred latch for \"t_data_uart\[5\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[6\] top.v(51) " "Inferred latch for \"t_data_uart\[6\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_data_uart\[7\] top.v(51) " "Inferred latch for \"t_data_uart\[7\]\" at top.v(51)" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077839213 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_driver ds18b20_driver:inst_ds18b20_driver " "Elaborating entity \"ds18b20_driver\" for hierarchy \"ds18b20_driver:inst_ds18b20_driver\"" {  } { { "../rtl/top.v" "inst_ds18b20_driver" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ds18b20_driver.v(69) " "Verilog HDL assignment warning at ds18b20_driver.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ds18b20_driver.v(89) " "Verilog HDL assignment warning at ds18b20_driver.v(89): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ds18b20_driver.v(109) " "Verilog HDL assignment warning at ds18b20_driver.v(109): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ds18b20_driver.v(129) " "Verilog HDL assignment warning at ds18b20_driver.v(129): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_driver.v(148) " "Verilog HDL assignment warning at ds18b20_driver.v(148): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ds18b20_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ds18b20_driver.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ds18b20_driver:inst_ds18b20_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst_ctrl\"" {  } { { "../rtl/top.v" "inst_ctrl" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ctrl.v(15) " "Verilog HDL assignment warning at ctrl.v(15): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(16) " "Verilog HDL assignment warning at ctrl.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(17) " "Verilog HDL assignment warning at ctrl.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(18) " "Verilog HDL assignment warning at ctrl.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(19) " "Verilog HDL assignment warning at ctrl.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ctrl:inst_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ctrl.v(20) " "Verilog HDL assignment warning at ctrl.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839231 "|top|ctrl:inst_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_driver sel_driver:inst_sel_driver " "Elaborating entity \"sel_driver\" for hierarchy \"sel_driver:inst_sel_driver\"" {  } { { "../rtl/top.v" "inst_sel_driver" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sel_driver.v(40) " "Verilog HDL assignment warning at sel_driver.v(40): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839241 "|top|sel_driver:inst_sel_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_KEY1 FSM_KEY1:inst_FSM_KEY1 " "Elaborating entity \"FSM_KEY1\" for hierarchy \"FSM_KEY1:inst_FSM_KEY1\"" {  } { { "../rtl/top.v" "inst_FSM_KEY1" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst_uart_tx\"" {  } { { "../rtl/top.v" "inst_uart_tx" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(32) " "Verilog HDL assignment warning at uart_tx.v(32): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839257 "|top|uart_tx:inst_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839257 "|top|uart_tx:inst_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:inst_beep " "Elaborating entity \"beep\" for hierarchy \"beep:inst_beep\"" {  } { { "../rtl/top.v" "inst_beep" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 6 beep.v(82) " "Verilog HDL assignment warning at beep.v(82): truncated value with size 24 to match size of target (6)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(99) " "Verilog HDL assignment warning at beep.v(99): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(100) " "Verilog HDL assignment warning at beep.v(100): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(101) " "Verilog HDL assignment warning at beep.v(101): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(102) " "Verilog HDL assignment warning at beep.v(102): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(104) " "Verilog HDL assignment warning at beep.v(104): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(105) " "Verilog HDL assignment warning at beep.v(105): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(106) " "Verilog HDL assignment warning at beep.v(106): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(107) " "Verilog HDL assignment warning at beep.v(107): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(109) " "Verilog HDL assignment warning at beep.v(109): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(110) " "Verilog HDL assignment warning at beep.v(110): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(111) " "Verilog HDL assignment warning at beep.v(111): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(112) " "Verilog HDL assignment warning at beep.v(112): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(114) " "Verilog HDL assignment warning at beep.v(114): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(116) " "Verilog HDL assignment warning at beep.v(116): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(117) " "Verilog HDL assignment warning at beep.v(117): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(119) " "Verilog HDL assignment warning at beep.v(119): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(120) " "Verilog HDL assignment warning at beep.v(120): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(121) " "Verilog HDL assignment warning at beep.v(121): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839263 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(122) " "Verilog HDL assignment warning at beep.v(122): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(124) " "Verilog HDL assignment warning at beep.v(124): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(125) " "Verilog HDL assignment warning at beep.v(125): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(126) " "Verilog HDL assignment warning at beep.v(126): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(127) " "Verilog HDL assignment warning at beep.v(127): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(129) " "Verilog HDL assignment warning at beep.v(129): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(130) " "Verilog HDL assignment warning at beep.v(130): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(131) " "Verilog HDL assignment warning at beep.v(131): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(132) " "Verilog HDL assignment warning at beep.v(132): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(134) " "Verilog HDL assignment warning at beep.v(134): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(136) " "Verilog HDL assignment warning at beep.v(136): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(137) " "Verilog HDL assignment warning at beep.v(137): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(139) " "Verilog HDL assignment warning at beep.v(139): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(140) " "Verilog HDL assignment warning at beep.v(140): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(141) " "Verilog HDL assignment warning at beep.v(141): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(142) " "Verilog HDL assignment warning at beep.v(142): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(144) " "Verilog HDL assignment warning at beep.v(144): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(145) " "Verilog HDL assignment warning at beep.v(145): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(146) " "Verilog HDL assignment warning at beep.v(146): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(147) " "Verilog HDL assignment warning at beep.v(147): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(149) " "Verilog HDL assignment warning at beep.v(149): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(150) " "Verilog HDL assignment warning at beep.v(150): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(151) " "Verilog HDL assignment warning at beep.v(151): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(152) " "Verilog HDL assignment warning at beep.v(152): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(154) " "Verilog HDL assignment warning at beep.v(154): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep.v(155) " "Verilog HDL assignment warning at beep.v(155): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705077839264 "|top|beep:inst_beep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:inst_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:inst_uart_rx\"" {  } { { "../rtl/top.v" "inst_uart_rx" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839268 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ctrl:inst_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ctrl:inst_ctrl\|Mult0\"" {  } { { "../rtl/ctrl.v" "Mult0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div4\"" {  } { { "../rtl/ctrl.v" "Div4" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod4\"" {  } { { "../rtl/ctrl.v" "Mod4" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod3\"" {  } { { "../rtl/ctrl.v" "Mod3" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div0\"" {  } { { "../rtl/ctrl.v" "Div0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod0\"" {  } { { "../rtl/ctrl.v" "Mod0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div1\"" {  } { { "../rtl/ctrl.v" "Div1" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod1\"" {  } { { "../rtl/ctrl.v" "Mod1" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Div2\"" {  } { { "../rtl/ctrl.v" "Div2" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ctrl:inst_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ctrl:inst_ctrl\|Mod2\"" {  } { { "../rtl/ctrl.v" "Mod2" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077839718 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705077839718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077839831 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077839831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077839968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077840047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077840162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077840253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077840272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ctrl:inst_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs ctrl:inst_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ctrl:inst_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077840393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div4\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077840490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div4 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840490 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077840490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Mod4\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077840845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Mod4 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077840845 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077840845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077840957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077840957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Mod3\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077841068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Mod3 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841068 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077841068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div0\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077841126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841126 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077841126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div1\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077841324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841324 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077841324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl:inst_ctrl\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"ctrl:inst_ctrl\|lpm_divide:Div2\"" {  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077841635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl:inst_ctrl\|lpm_divide:Div2 " "Instantiated megafunction \"ctrl:inst_ctrl\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705077841635 ""}  } { { "../rtl/ctrl.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/ctrl.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705077841635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705077841822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077841822 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705077842380 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/beep.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/beep.v" 6 -1 0 } } { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 7 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 54 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 85 -1 0 } } { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 68 -1 0 } } { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 28 -1 0 } } { "../rtl/FSM_KEY1.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/FSM_KEY1.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705077842409 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705077842409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705077842871 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705077844061 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[4\]~28 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[4\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[4\]~28" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[3\]~30 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[3\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[3\]~30" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[2\]~32 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[2\]~32\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[2\]~32" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[1\]~34 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div4\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_19_result_int\[1\]~34\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_19_result_int\[1\]~34" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_eaf.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[2\]~18 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[2\]~18\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_12_result_int\[2\]~18" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[1\]~20 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Div2\|lpm_divide_ekm:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_0af:divider\|add_sub_12_result_int\[1\]~20\"" {  } { { "db/alt_u_div_0af.tdf" "add_sub_12_result_int\[1\]~20" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_0af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod0\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""} { "Info" "ISCL_SCL_CELL_NAME" "ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"ctrl:inst_ctrl\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/intelFPGA/18.1/modelsim/code/temp/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705077844069 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1705077844069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705077844384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705077844384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2197 " "Implemented 2197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705077844565 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705077844565 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705077844565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2174 " "Implemented 2174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705077844565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705077844565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705077844582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 00:44:04 2024 " "Processing ended: Sat Jan 13 00:44:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705077844582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705077844582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705077844582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705077844582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705077845995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705077846004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 00:44:05 2024 " "Processing started: Sat Jan 13 00:44:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705077846004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705077846004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off temp -c temp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off temp -c temp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705077846004 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705077846285 ""}
{ "Info" "0" "" "Project  = temp" {  } {  } 0 0 "Project  = temp" 0 0 "Fitter" 0 0 1705077846285 ""}
{ "Info" "0" "" "Revision = temp" {  } {  } 0 0 "Revision = temp" 0 0 "Fitter" 0 0 1705077846285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705077846383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705077846383 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "temp EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"temp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705077846413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705077846463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705077846463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705077846562 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705077847277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705077847277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705077847277 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705077847277 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705077847287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705077847287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705077847287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705077847287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705077847287 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705077847287 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705077847287 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1705077847752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "temp.sdc " "Synopsys Design Constraints File file not found: 'temp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705077847762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705077847762 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705077847772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1705077847772 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705077847772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_driver:inst_sel_driver\|cnt\[0\] " "Destination node sel_driver:inst_sel_driver\|cnt\[0\]" {  } { { "../rtl/sel_driver.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/sel_driver.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[27\] " "Destination node cnt\[27\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[26\] " "Destination node cnt\[26\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[25\] " "Destination node cnt\[25\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[24\] " "Destination node cnt\[24\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[23\] " "Destination node cnt\[23\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[22\] " "Destination node cnt\[22\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[21\] " "Destination node cnt\[21\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[20\] " "Destination node cnt\[20\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt\[18\] " "Destination node cnt\[18\]" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1705077847842 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705077847842 ""}  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705077847842 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~8  " "Automatically promoted node Equal0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[6\] " "Destination node uart_tx:inst_uart_tx\|data\[6\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[5\] " "Destination node uart_tx:inst_uart_tx\|data\[5\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[4\] " "Destination node uart_tx:inst_uart_tx\|data\[4\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[7\] " "Destination node uart_tx:inst_uart_tx\|data\[7\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[2\] " "Destination node uart_tx:inst_uart_tx\|data\[2\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[1\] " "Destination node uart_tx:inst_uart_tx\|data\[1\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[0\] " "Destination node uart_tx:inst_uart_tx\|data\[0\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|data\[3\] " "Destination node uart_tx:inst_uart_tx\|data\[3\]" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_tx:inst_uart_tx\|flag~0 " "Destination node uart_tx:inst_uart_tx\|flag~0" {  } { { "../rtl/uart_tx.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/uart_tx.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 2348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt~0 " "Destination node cnt~0" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705077847842 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1705077847842 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705077847842 ""}  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 2329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705077847842 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705077847842 ""}  } { { "../rtl/top.v" "" { Text "C:/intelFPGA/18.1/modelsim/code/temp/rtl/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 0 { 0 ""} 0 4708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705077847842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705077848061 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705077848062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705077848062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705077848063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705077848064 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705077848065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705077848065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705077848066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705077848110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705077848110 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705077848110 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705077848150 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705077848150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705077848516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705077848831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705077848841 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705077850678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705077850678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705077850978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA/18.1/modelsim/code/temp/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705077851784 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705077851784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705077852825 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705077852825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705077852825 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705077852915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705077852925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705077853150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705077853151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705077853457 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705077853962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/18.1/modelsim/code/temp/prj/output_files/temp.fit.smsg " "Generated suppressed messages file C:/intelFPGA/18.1/modelsim/code/temp/prj/output_files/temp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705077854276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705077854709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 00:44:14 2024 " "Processing ended: Sat Jan 13 00:44:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705077854709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705077854709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705077854709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705077854709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705077855827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705077855837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 00:44:15 2024 " "Processing started: Sat Jan 13 00:44:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705077855837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705077855837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off temp -c temp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off temp -c temp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705077855837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705077856264 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705077856511 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705077856521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705077856770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 00:44:16 2024 " "Processing ended: Sat Jan 13 00:44:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705077856770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705077856770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705077856770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705077856770 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705077857376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705077858182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705077858192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 00:44:17 2024 " "Processing started: Sat Jan 13 00:44:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705077858192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705077858192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta temp -c temp " "Command: quartus_sta temp -c temp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705077858192 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705077858482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705077859291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705077859291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077859341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077859341 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1705077859481 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "temp.sdc " "Synopsys Design Constraints File file not found: 'temp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705077859521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077859521 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705077859521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt\[10\] cnt\[10\] " "create_clock -period 1.000 -name cnt\[10\] cnt\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705077859521 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705077859521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705077859531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705077859531 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705077859531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705077859541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705077859591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705077859591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -54.607 " "Worst-case setup slack is -54.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.607           -2280.621 clk  " "  -54.607           -2280.621 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.848             -11.626 cnt\[10\]  " "   -1.848             -11.626 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077859591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 cnt\[10\]  " "    0.930               0.000 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077859591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705077859591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705077859601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -362.854 clk  " "   -3.000            -362.854 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 cnt\[10\]  " "    0.187               0.000 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077859601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077859601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705077859802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705077859822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705077860142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705077860232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705077860242 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705077860242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -49.839 " "Worst-case setup slack is -49.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.839           -2088.776 clk  " "  -49.839           -2088.776 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871             -12.006 cnt\[10\]  " "   -1.871             -12.006 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077860242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 cnt\[10\]  " "    0.903               0.000 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077860252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705077860252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705077860252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -362.854 clk  " "   -3.000            -362.854 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.061 cnt\[10\]  " "   -0.021              -0.061 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077860262 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705077860473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705077860573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705077860573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705077860573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.867 " "Worst-case setup slack is -22.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.867            -868.343 clk  " "  -22.867            -868.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -1.311 cnt\[10\]  " "   -0.321              -1.311 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077860573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 cnt\[10\]  " "    0.279               0.000 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077860583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705077860583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705077860583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -258.819 clk  " "   -3.000            -258.819 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 cnt\[10\]  " "    0.348               0.000 cnt\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705077860593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705077860593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705077861023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705077861023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705077861063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 00:44:21 2024 " "Processing ended: Sat Jan 13 00:44:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705077861063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705077861063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705077861063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705077861063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705077862094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705077862094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 00:44:21 2024 " "Processing started: Sat Jan 13 00:44:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705077862094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705077862094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off temp -c temp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off temp -c temp" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705077862094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705077863206 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp_8_1200mv_85c_slow.vo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp_8_1200mv_85c_slow.vo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077863567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp_8_1200mv_0c_slow.vo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp_8_1200mv_0c_slow.vo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077863797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp_min_1200mv_0c_fast.vo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp_min_1200mv_0c_fast.vo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077864027 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp.vo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp.vo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077864257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp_8_1200mv_85c_v_slow.sdo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp_8_1200mv_85c_v_slow.sdo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077864378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp_8_1200mv_0c_v_slow.sdo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp_8_1200mv_0c_v_slow.sdo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077864488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp_min_1200mv_0c_v_fast.sdo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp_min_1200mv_0c_v_fast.sdo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077864608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "temp_v.sdo C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/ simulation " "Generated file temp_v.sdo in folder \"C:/intelFPGA/18.1/modelsim/code/temp/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705077864728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705077864769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 13 00:44:24 2024 " "Processing ended: Sat Jan 13 00:44:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705077864769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705077864769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705077864769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705077864769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705077865349 ""}
