$date
	Sat Oct 22 19:32:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#673532
b1 !
1"
#673534
b1 &
b1 %
1$
#673535
0"
#673538
1#
#673542
b0 &
0#
b0 %
0$
#1670170
b1000 &
b1000 %
1$
b1000 !
1"
#1670171
0"
#1670174
b100 &
b100 %
#1670178
b10 &
b10 %
#1670182
b1 &
1#
b1 %
#1670186
b0 &
b0 %
0#
0$
#2598361
b1011 !
1"
#2598362
b1011 &
b1011 %
1$
#2598363
0"
#2598366
b100010 &
b100010 %
#2598370
b10001 &
b10001 %
#2598374
b110100 &
b110100 %
#2598378
b11010 &
b11010 %
#2598382
b1101 &
b1101 %
#2598386
b101000 &
b101000 %
#2598390
b10100 &
b10100 %
#2598394
b1010 &
b1010 %
#2598398
b101 &
b101 %
#2598402
b10000 &
b10000 %
#2598406
b1000 &
b1000 %
#2598410
b100 &
b100 %
#2598414
b10 &
b10 %
#2598418
b1 &
b1 %
1#
#2598422
b0 &
0#
b0 %
0$
#4500012
