
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.14.0.75.2

// ldbanno -n Verilog -o wiwisdr_ecp5_test_impl1_mapvo.vo -w -neg -gui -msgset C:/Users/julianstj/Desktop/WorkNotes/Projects/PTP/WiWi/SDR/Software/ECP5_Test/promote.xml wiwisdr_ecp5_test_impl1_map.ncd 
// Netlist created on Tue Jan 28 18:13:56 2025
// Netlist written on Tue Jan 28 18:14:00 2025
// Design is for device LFE5U-25F
// Design is for package CABGA256
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module top ( fpga_led, fpga_neopixel, dpll_clkout2, dpll_clkout0, sdr_rx_wifi, 
             sdr_rx_subg, sdr_rxclk, sdr_txclk, sdr_txdata, fpga_sda, fpga_scl, 
             rf_sel_0, rf_sel_1, rf_sel_2, rf_sel_3, subg_fem_sel0, 
             subg_fem_sel1, wifi_fem_sel0, wifi_fem_sel1, wifi_fem_csd, 
             wifi_fem_cps, wifi_fem_crx, wifi_fem_ctx, wifi_fem_chl, 
             subg_fem_cps, subg_fem_ctx, subg_fem_csd, spi1_sck, spi1_mosi, 
             spi2_sck, spi2_mosi, stm_fpga_spare1, spi3_sck, spi3_mosi, 
             spi4_sck, spi4_mosi, stm_fpga_spare2, fpga_ufl_p7, fpga_ufl_p8, 
             stm_fpga_spare5 );
  input  dpll_clkout2, dpll_clkout0, sdr_rx_wifi, sdr_rx_subg, sdr_rxclk, 
         stm_fpga_spare1, stm_fpga_spare2, stm_fpga_spare5;
  output fpga_led, fpga_neopixel, sdr_txclk, sdr_txdata, rf_sel_0, rf_sel_1, 
         rf_sel_2, rf_sel_3, subg_fem_sel0, subg_fem_sel1, wifi_fem_sel0, 
         wifi_fem_sel1, wifi_fem_csd, wifi_fem_cps, wifi_fem_crx, wifi_fem_ctx, 
         wifi_fem_chl, subg_fem_cps, subg_fem_ctx, subg_fem_csd, spi1_sck, 
         spi1_mosi, spi2_sck, spi2_mosi, spi3_sck, spi3_mosi, spi4_sck, 
         spi4_mosi, fpga_ufl_p7, fpga_ufl_p8;
  inout  fpga_sda, fpga_scl;
  wire   \my_led/counter_12 , \my_led/counter_11 , \my_led/n10845 , 
         \my_led/n124 , \my_led/n123 , \my_led/n10846 , \my_led/counter_10 , 
         \my_led/counter_9 , \my_led/n10844 , \my_led/n126 , \my_led/n125 , 
         \my_led/counter_8 , \my_led/counter_7 , \my_led/n10843 , 
         \my_led/n128 , \my_led/n127 , \my_led/counter_6 , \my_led/counter_5 , 
         \my_led/n10842 , \my_led/n130 , \my_led/n129 , \my_led/counter_4 , 
         \my_led/counter_3 , \my_led/n10841 , \my_led/n132 , \my_led/n131 , 
         \my_led/counter_2 , \my_led/counter_1 , \my_led/n10840 , 
         \my_led/n134 , \my_led/n133 , \my_led/counter_0 , \my_led/n135 , 
         \my_led/counter_25 , \my_led/n10852 , \my_led/n110 , 
         \my_led/counter_24 , \my_led/counter_23 , \my_led/n10851 , 
         \my_led/n112 , \my_led/n111 , \my_led/counter_22 , 
         \my_led/counter_21 , \my_led/n10850 , \my_led/n114 , \my_led/n113 , 
         \my_led/counter_20 , \my_led/counter_19 , \my_led/n10849 , 
         \my_led/n116 , \my_led/n115 , \my_led/counter_18 , 
         \my_led/counter_17 , \my_led/n10848 , \my_led/n118 , \my_led/n117 , 
         \my_led/counter_16 , \my_led/counter_15 , \my_led/n10847 , 
         \my_led/n120 , \my_led/n119 , \my_led/counter_14 , 
         \my_led/counter_13 , \my_led/n122 , \my_led/n121 , tx_counter_7, n38, 
         n7334, internal_64MHz, n10827, tx_counter_2, tx_counter_1, n43, n44, 
         n10824, n10825, tx_counter_6, tx_counter_5, n39, n40, n10826, 
         tx_counter_0, n45, tx_counter_4, tx_counter_3, n41, n42, 
         \subg_i_fifo_dc/w_gctr_ci , \subg_i_fifo_dc/wcount_1 , 
         \subg_i_fifo_dc/wcount_0 , \subg_i_fifo_dc/iwcount_1 , 
         \subg_i_fifo_dc/iwcount_0 , \subg_i_fifo_dc/wren_i , sdr_rxclk_c, 
         \subg_i_fifo_dc/co0 , \subg_i_fifo_dc/wcount_2 , 
         \subg_i_fifo_dc/iwcount_2 , \subg_i_fifo_dc/r_gctr_ci , 
         \subg_i_fifo_dc/rcount_1 , \subg_i_fifo_dc/rcount_0 , 
         \subg_i_fifo_dc/ircount_1 , \subg_i_fifo_dc/ircount_0 , subg_i_empty, 
         main_reset_n_N_208, internal_80MHz, \subg_i_fifo_dc/co0_1 , 
         \subg_i_fifo_dc/rcount_2 , \subg_i_fifo_dc/ircount_2 , 
         \subg_i_fifo_dc/rden_i , \subg_i_fifo_dc/cmp_ci , 
         \subg_i_fifo_dc/wcount_r1 , \subg_i_fifo_dc/wcount_r0 , 
         \subg_i_fifo_dc/co0_2 , \subg_i_fifo_dc/empty_cmp_clr , 
         \subg_i_fifo_dc/empty_cmp_set , \subg_i_fifo_dc/empty_d_c , 
         \subg_i_fifo_dc/empty_d , \subg_i_fifo_dc/cmp_ci_1 , 
         \subg_i_fifo_dc/rcount_w1 , \subg_i_fifo_dc/rcount_w0 , 
         \subg_i_fifo_dc/co0_3 , \subg_i_fifo_dc/full_cmp_clr , 
         \subg_i_fifo_dc/full_cmp_set , \subg_i_fifo_dc/full_d_c , 
         \subg_i_fifo_dc/full_d , \subg_i_fifo_dc/Full , 
         \wifi_i_fifo_dc/w_gctr_ci , \wifi_i_fifo_dc/wcount_1 , 
         \wifi_i_fifo_dc/wcount_0 , \wifi_i_fifo_dc/iwcount_1 , 
         \wifi_i_fifo_dc/iwcount_0 , \wifi_i_fifo_dc/wren_i , 
         \wifi_i_fifo_dc/co0 , \wifi_i_fifo_dc/wcount_2 , 
         \wifi_i_fifo_dc/iwcount_2 , \wifi_i_fifo_dc/r_gctr_ci , 
         \wifi_i_fifo_dc/rcount_1 , \wifi_i_fifo_dc/rcount_0 , 
         \wifi_i_fifo_dc/ircount_1 , \wifi_i_fifo_dc/ircount_0 , wifi_i_empty, 
         \wifi_i_fifo_dc/co0_1 , \wifi_i_fifo_dc/rcount_2 , 
         \wifi_i_fifo_dc/ircount_2 , n14347, \wifi_i_fifo_dc/cmp_ci , 
         \wifi_i_fifo_dc/wcount_r1 , \wifi_i_fifo_dc/wcount_r0 , 
         \wifi_i_fifo_dc/co0_2 , \wifi_i_fifo_dc/empty_cmp_clr , 
         \wifi_i_fifo_dc/empty_cmp_set , \wifi_i_fifo_dc/empty_d_c , 
         \wifi_i_fifo_dc/empty_d , \wifi_i_fifo_dc/cmp_ci_1 , 
         \wifi_i_fifo_dc/rcount_w1 , \wifi_i_fifo_dc/rcount_w0 , 
         \wifi_i_fifo_dc/co0_3 , \wifi_i_fifo_dc/full_cmp_clr , 
         \wifi_i_fifo_dc/full_cmp_set , \wifi_i_fifo_dc/full_d_c , 
         \wifi_i_fifo_dc/full_d , \wifi_i_fifo_dc/Full , 
         \subg_q_fifo_dc/w_gctr_ci , \subg_q_fifo_dc/wcount_1 , 
         \subg_q_fifo_dc/wcount_0 , \subg_q_fifo_dc/iwcount_1 , 
         \subg_q_fifo_dc/iwcount_0 , \subg_q_fifo_dc/wren_i , 
         \subg_q_fifo_dc/co0 , \subg_q_fifo_dc/wcount_2 , 
         \subg_q_fifo_dc/iwcount_2 , \subg_q_fifo_dc/r_gctr_ci , 
         \subg_q_fifo_dc/rcount_1 , \subg_q_fifo_dc/rcount_0 , 
         \subg_q_fifo_dc/ircount_1 , \subg_q_fifo_dc/ircount_0 , subg_q_empty, 
         \subg_q_fifo_dc/co0_1 , \subg_q_fifo_dc/rcount_2 , 
         \subg_q_fifo_dc/ircount_2 , \subg_q_fifo_dc/rden_i , 
         \subg_q_fifo_dc/cmp_ci , \subg_q_fifo_dc/wcount_r1 , 
         \subg_q_fifo_dc/wcount_r0 , \subg_q_fifo_dc/co0_2 , 
         \subg_q_fifo_dc/empty_cmp_clr , \subg_q_fifo_dc/empty_cmp_set , 
         \subg_q_fifo_dc/empty_d_c , \subg_q_fifo_dc/empty_d , 
         \subg_q_fifo_dc/cmp_ci_1 , \subg_q_fifo_dc/rcount_w1 , 
         \subg_q_fifo_dc/rcount_w0 , \subg_q_fifo_dc/co0_3 , 
         \subg_q_fifo_dc/full_cmp_clr , \subg_q_fifo_dc/full_cmp_set , 
         \subg_q_fifo_dc/full_d_c , \subg_q_fifo_dc/full_d , 
         \subg_q_fifo_dc/Full , \i2c_slave/wb_adr_o_15 , \i2c_slave/n1527 , 
         \i2c_slave/n1524 , \i2c_slave/n10802 , \i2c_slave/wb_adr_o_14 , 
         \i2c_slave/n10804 , \i2c_slave/n70 , \i2c_slave/n71 , 
         \i2c_slave/int_clk_out_enable_210 , int_clk_out, \i2c_slave/n10838 , 
         \i2c_slave/wb_adr_o_13 , \i2c_slave/n10790 , \i2c_slave/wb_adr_o_12 , 
         \i2c_slave/n10792 , \i2c_slave/n72 , \i2c_slave/n73 , 
         \i2c_slave/n10837 , \i2c_slave/wb_adr_o_11 , \i2c_slave/n10810 , 
         \i2c_slave/wb_adr_o_10 , \i2c_slave/n10812 , \i2c_slave/n74 , 
         \i2c_slave/n75 , \i2c_slave/n10836 , \i2c_slave/wb_adr_o_9 , 
         \i2c_slave/n10814 , wb_adr_o_8, \i2c_slave/n10800 , \i2c_slave/n76 , 
         \i2c_slave/n77 , \i2c_slave/n10835 , wb_adr_o_7, wb_adr_o_6, 
         \i2c_slave/n78 , \i2c_slave/n79 , \i2c_slave/int_clk_out_enable_202 , 
         \i2c_slave/n10834 , wb_adr_o_5, wb_adr_o_4, \i2c_slave/n80 , 
         \i2c_slave/n81 , \i2c_slave/n10833 , wb_adr_o_3, wb_adr_o_2, 
         \i2c_slave/n82 , \i2c_slave/n83 , \i2c_slave/n10832 , wb_adr_o_1, 
         wb_ack_i, \i2c_slave/data_out_0 , \i2c_slave/n14342 , wb_adr_o_0, 
         \i2c_slave/n84 , \i2c_slave/n85 , \i2c_slave/n10831 , 
         \wifi_q_fifo_dc/w_gctr_ci , \wifi_q_fifo_dc/wcount_1 , 
         \wifi_q_fifo_dc/wcount_0 , \wifi_q_fifo_dc/iwcount_1 , 
         \wifi_q_fifo_dc/iwcount_0 , \wifi_q_fifo_dc/wren_i , 
         \wifi_q_fifo_dc/co0 , \wifi_q_fifo_dc/wcount_2 , 
         \wifi_q_fifo_dc/iwcount_2 , \wifi_q_fifo_dc/r_gctr_ci , 
         \wifi_q_fifo_dc/rcount_1 , \wifi_q_fifo_dc/rcount_0 , 
         \wifi_q_fifo_dc/ircount_1 , \wifi_q_fifo_dc/ircount_0 , wifi_q_empty, 
         \wifi_q_fifo_dc/co0_1 , \wifi_q_fifo_dc/rcount_2 , 
         \wifi_q_fifo_dc/ircount_2 , \wifi_q_fifo_dc/rden_i , 
         \wifi_q_fifo_dc/cmp_ci , \wifi_q_fifo_dc/wcount_r1 , 
         \wifi_q_fifo_dc/wcount_r0 , \wifi_q_fifo_dc/co0_2 , 
         \wifi_q_fifo_dc/empty_cmp_clr , \wifi_q_fifo_dc/empty_cmp_set , 
         \wifi_q_fifo_dc/empty_d_c , \wifi_q_fifo_dc/empty_d , 
         \wifi_q_fifo_dc/cmp_ci_1 , \wifi_q_fifo_dc/rcount_w1 , 
         \wifi_q_fifo_dc/rcount_w0 , \wifi_q_fifo_dc/co0_3 , 
         \wifi_q_fifo_dc/full_cmp_clr , \wifi_q_fifo_dc/full_cmp_set , 
         \wifi_q_fifo_dc/full_d_c , \wifi_q_fifo_dc/full_d , 
         \wifi_q_fifo_dc/Full , \i2c_slave/i2c_slave_inst/state_reg_2 , 
         stm_fpga_spare5_c, \i2c_slave/i2c_slave_inst/state_reg_1 , n14324, 
         n13324, state_reg_0, bus_addressed, n13400, 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_1 , 
         \i2c_slave/i2c_slave_inst/n6297 , \my_led/n12942 , \my_led/n12948 , 
         \my_led/n12946 , \my_led/n13348 , \my_led/n51 , fpga_led_c, 
         \my_led/led_N_536 , fpga_led_N_383, 
         \i2c_slave/i2c_slave_inst/data_valid_reg , 
         \i2c_slave/data_out_ready_reg , \i2c_slave/data_out_valid , 
         \i2c_slave/i2c_slave_inst/scl_o_next_N_961 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_34 , fpga_scl_out, 
         \i2c_slave/i2c_slave_inst/data_reg_7 , 
         \i2c_slave/i2c_slave_inst/sda_o_next_N_968 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_35 , fpga_sda_out, 
         \i2c_slave/i2c_slave_inst/n6_adj_1177 , \i2c_slave/data_out_last , 
         \i2c_slave/n14298 , \i2c_slave/count_reg_0 , \i2c_slave/n1528 , 
         \i2c_slave/n1526 , \i2c_slave/n14412 , \i2c_slave/n1525 , 
         \i2c_slave/int_clk_out_enable_157 , \i2c_slave/count_reg_1 , 
         \i2c_slave/n14276 , \i2c_slave/n3934 , \i2c_slave/n14277 , 
         \i2c_slave/n581 , \i2c_slave/n11253 , \i2c_slave/count_reg_2 , 
         \i2c_slave/n3 , \i2c_slave/n3941 , \i2c_slave/n14335 , 
         \i2c_slave/count_reg_3 , \i2c_slave/n14336 , \i2c_slave/n3940 , 
         \i2c_slave/n14303 , \i2c_slave/count_reg_4 , \i2c_slave/n14388 , 
         \i2c_slave/n11183 , \i2c_slave/n14281 , \i2c_slave/count_reg_5 , 
         \i2c_slave/n14378 , \i2c_slave/n13090 , \i2c_slave/n3938 , 
         \i2c_slave/n14272 , \i2c_slave/count_reg_6 , \i2c_slave/n13098 , 
         \i2c_slave/n3937 , \i2c_slave/n14267 , \i2c_slave/count_reg_7 , 
         \i2c_slave/n13212 , \i2c_slave/n13214 , \i2c_slave/n11149 , 
         \i2c_slave/i2c_slave_inst/scl_i_reg , mode_read_reg, 
         \i2c_slave/i2c_slave_inst/last_scl_i_reg , 
         \i2c_slave/i2c_slave_inst/n13244 , \i2c_slave/i2c_slave_inst/n6 , 
         \i2c_slave/i2c_slave_inst/s_axis_data_tready_next_N_934 , 
         \i2c_slave/data_in_ready , \i2c_slave/n14340 , 
         \i2c_slave/data_in_valid_reg , \i2c_slave/n2323 , wb_dat_o_0, 
         \i2c_slave/data_in_reg_0 , wb_dat_o_1, \i2c_slave/data_in_reg_1 , 
         wb_dat_o_2, \i2c_slave/data_in_reg_2 , wb_dat_o_3, 
         \i2c_slave/data_in_reg_3 , wb_dat_o_4, \i2c_slave/data_in_reg_4 , 
         wb_dat_o_5, \i2c_slave/data_in_reg_5 , wb_dat_o_6, 
         \i2c_slave/data_in_reg_6 , wb_dat_o_7, \i2c_slave/data_in_reg_7 , 
         \i2c_slave/n14339 , \i2c_slave/n12324 , 
         \i2c_slave/i2c_slave_inst/data_reg_1 , 
         \i2c_slave/i2c_slave_inst/data_reg_0 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_195 , 
         \i2c_slave/data_out_1 , \i2c_slave/i2c_slave_inst/data_reg_3 , 
         \i2c_slave/i2c_slave_inst/data_reg_2 , \i2c_slave/data_out_2 , 
         \i2c_slave/data_out_3 , \i2c_slave/i2c_slave_inst/data_reg_5 , 
         \i2c_slave/i2c_slave_inst/data_reg_4 , \i2c_slave/data_out_4 , 
         \i2c_slave/data_out_5 , \i2c_slave/i2c_slave_inst/data_reg_6 , 
         \i2c_slave/data_out_6 , \i2c_slave/data_out_7 , 
         \i2c_slave/i2c_slave_inst/n14372 , \i2c_slave/i2c_slave_inst/n14375 , 
         \i2c_slave/i2c_slave_inst/n12664 , \i2c_slave/i2c_slave_inst/n14367 , 
         \i2c_slave/i2c_slave_inst/n7314 , \i2c_slave/data_out_ready_next , 
         \i2c_slave/i2c_slave_inst/n6480 , 
         \i2c_slave/i2c_slave_inst/data_out_reg_valid_reg , 
         \i2c_slave/i2c_slave_inst/m_axis_data_tvalid_next , 
         \i2c_slave/i2c_slave_inst/n14308 , 
         \i2c_slave/i2c_slave_inst/start_bit , 
         \i2c_slave/i2c_slave_inst/n4111 , 
         \i2c_slave/i2c_slave_inst/bit_count_reg_1 , 
         \i2c_slave/i2c_slave_inst/bit_count_reg_0 , 
         \i2c_slave/i2c_slave_inst/n14370 , 
         \i2c_slave/i2c_slave_inst/bit_count_next_1 , 
         \i2c_slave/i2c_slave_inst/bit_count_next_0 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_180 , 
         \i2c_slave/i2c_slave_inst/last_sda_i_reg , sda_i_reg, 
         \i2c_slave/i2c_slave_inst/n4_adj_1178 , 
         \i2c_slave/i2c_slave_inst/bit_count_reg_2 , 
         \i2c_slave/i2c_slave_inst/bit_count_next_2 , 
         \i2c_slave/i2c_slave_inst/bit_count_reg_3 , 
         \i2c_slave/i2c_slave_inst/n9276 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_181 , 
         \i2c_slave/i2c_slave_inst/n12668 , \i2c_slave/i2c_slave_inst/n14318 , 
         \i2c_slave/i2c_slave_inst/n12272 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_25 , 
         \i2c_slave/i2c_slave_inst/n3050 , \i2c_slave/i2c_slave_inst/n14374 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_0 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_188 , 
         \i2c_slave/i2c_slave_inst/n14368 , \i2c_slave/i2c_slave_inst/n14292 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_1 , 
         \i2c_slave/i2c_slave_inst/n13424 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_2 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_3 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_4 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_5 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_6 , 
         \i2c_slave/i2c_slave_inst/data_next_7_N_843_7 , 
         \i2c_slave/i2c_slave_inst/n14369 , \i2c_slave/i2c_slave_inst/n12249 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_36 , 
         \i2c_slave/i2c_slave_inst/scl_i_filter_0 , fpga_scl_in, 
         \i2c_slave/i2c_slave_inst/scl_i_filter_1 , 
         \i2c_slave/i2c_slave_inst/scl_i_filter_2 , 
         \i2c_slave/i2c_slave_inst/scl_i_filter_3 , 
         \i2c_slave/i2c_slave_inst/scl_i_reg_N_956 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_21 , 
         \i2c_slave/i2c_slave_inst/sda_i_filter_0 , fpga_sda_in, 
         \i2c_slave/i2c_slave_inst/sda_i_filter_1 , 
         \i2c_slave/i2c_slave_inst/sda_i_filter_2 , 
         \i2c_slave/i2c_slave_inst/sda_i_filter_3 , 
         \i2c_slave/i2c_slave_inst/n13386 , \i2c_slave/i2c_slave_inst/n14406 , 
         \i2c_slave/i2c_slave_inst/n14178 , \i2c_slave/i2c_slave_inst/n14373 , 
         \i2c_slave/i2c_slave_inst/n11155 , \i2c_slave/i2c_slave_inst/n12184 , 
         \i2c_slave/i2c_slave_inst/n14322 , \i2c_slave/i2c_slave_inst/n14296 , 
         \i2c_slave/i2c_slave_inst/n14321 , \i2c_slave/i2c_slave_inst/n14320 , 
         \i2c_slave/i2c_slave_inst/n14235 , \i2c_slave/n13196 , 
         \i2c_slave/n11557 , \i2c_slave/n5080 , \i2c_slave/n14328 , 
         \i2c_slave/n14278 , \i2c_slave/int_clk_out_enable_12 , 
         \i2c_slave/n5052 , \i2c_slave/n12054 , \i2c_slave/n5053 , 
         \i2c_slave/n14344 , \i2c_slave/n1554 , \i2c_slave/n12856 , 
         \i2c_slave/n5085 , \i2c_slave/n5083 , \i2c_slave/n14371 , 
         \i2c_slave/n12071 , \i2c_slave/n12648 , \i2c_slave/n1529 , 
         \i2c_slave/n14275 , \i2c_slave/n12291 , \i2c_slave/n5087 , n14917, 
         \lvds_rx_09_inst/sdr_rxclk_c_enable_86 , 
         \lvds_rx_09_inst/match_count_2 , \lvds_rx_09_inst/sample_count_5 , 
         n14294, \lvds_rx_09_inst/n14282 , \lvds_rx_09_inst/sample_count_4 , 
         n14304, sample_count_3, \lvds_rx_09_inst/sample_count_next_5 , 
         \lvds_rx_09_inst/sample_count_next_4 , sdr_rxclk_c_enable_88, 
         w_lvds_rx_09_d0, w_lvds_rx_09_d1, \lvds_rx_09_inst/sr_0 , 
         \lvds_rx_09_inst/sr_1 , \lvds_rx_09_inst/sr_2 , 
         \lvds_rx_09_inst/sr_3 , \lvds_rx_09_inst/sr_4 , 
         \lvds_rx_09_inst/sr_5 , \lvds_rx_09_inst/sr_6 , 
         \lvds_rx_09_inst/sr_7 , \lvds_rx_09_inst/sr_8 , 
         \lvds_rx_09_inst/sr_9 , \lvds_rx_09_inst/sr_10 , 
         \lvds_rx_09_inst/sr_11 , \lvds_rx_09_inst/sr_12 , 
         \lvds_rx_09_inst/sr_13 , \lvds_rx_09_inst/sr_14 , 
         \lvds_rx_09_inst/sr_15 , sr_16, \lvds_rx_09_inst/sr_17 , 
         \lvds_rx_09_inst/sr_18 , \lvds_rx_09_inst/sr_19 , 
         \lvds_rx_09_inst/sr_20 , \lvds_rx_09_inst/sr_21 , 
         \lvds_rx_09_inst/sr_22 , \lvds_rx_09_inst/sr_23 , 
         \lvds_rx_09_inst/sr_24 , \lvds_rx_09_inst/sr_25 , 
         \lvds_rx_09_inst/sr_26 , \lvds_rx_09_inst/sr_27 , 
         \lvds_rx_09_inst/sr_28 , \lvds_rx_09_inst/sr_29 , 
         \lvds_rx_09_inst/sr_30 , \lvds_rx_09_inst/sr_31 , 
         \lvds_rx_09_inst/sr_32 , \lvds_rx_24_inst/sr_16 , 
         \lvds_rx_24_inst/n14357 , \lvds_rx_24_inst/n11 , 
         \lvds_rx_24_inst/n13106 , \lvds_rx_24_inst/n13114 , 
         \lvds_rx_24_inst/match_count_next_1 , 
         \lvds_rx_24_inst/match_count_next_0 , 
         \lvds_rx_24_inst/sdr_rxclk_c_enable_82 , 
         \lvds_rx_24_inst/match_count_0 , \lvds_rx_24_inst/match_count_1 , 
         \n14917\000/BUF0 , \lvds_rx_24_inst/match_count_2 , 
         \lvds_rx_24_inst/sr_32 , \lvds_rx_24_inst/sr_1 , 
         \lvds_rx_24_inst/sr_17 , \lvds_rx_24_inst/sr_31 , 
         \lvds_rx_24_inst/n9573 , \lvds_rx_24_inst/sr_15 , 
         \lvds_rx_24_inst/r_candidate_offset_next_N_1098 , 
         \lvds_rx_24_inst/sdr_rxclk_c_enable_5 , 
         \lvds_rx_24_inst/r_candidate_offset , 
         \lvds_rx_24_inst/sample_count_5 , n14284, \lvds_rx_24_inst/n14283 , 
         \lvds_rx_24_inst/sample_count_4 , n14305, sample_count_3_adj_1184, 
         \lvds_rx_24_inst/sample_count_next_5 , 
         \lvds_rx_24_inst/sample_count_next_4 , 
         \lvds_rx_24_inst/sdr_rxclk_c_enable_80 , w_lvds_rx_24_d0, 
         w_lvds_rx_24_d1, \lvds_rx_24_inst/sr_0 , \lvds_rx_24_inst/sr_2 , 
         \lvds_rx_24_inst/sr_3 , \lvds_rx_24_inst/sr_4 , 
         \lvds_rx_24_inst/sr_5 , \lvds_rx_24_inst/sr_6 , 
         \lvds_rx_24_inst/sr_7 , \lvds_rx_24_inst/sr_8 , 
         \lvds_rx_24_inst/sr_9 , \lvds_rx_24_inst/sr_10 , 
         \lvds_rx_24_inst/sr_11 , \lvds_rx_24_inst/sr_12 , 
         \lvds_rx_24_inst/sr_13 , \lvds_rx_24_inst/sr_14 , 
         \lvds_rx_24_inst/sr_18 , \lvds_rx_24_inst/sr_19 , 
         \lvds_rx_24_inst/sr_20 , \lvds_rx_24_inst/sr_21 , 
         \lvds_rx_24_inst/sr_22 , \lvds_rx_24_inst/sr_23 , 
         \lvds_rx_24_inst/sr_24 , \lvds_rx_24_inst/sr_25 , 
         \lvds_rx_24_inst/sr_26 , \lvds_rx_24_inst/sr_27 , 
         \lvds_rx_24_inst/sr_28 , \lvds_rx_24_inst/sr_29 , 
         \lvds_rx_24_inst/sr_30 , n13080, r_state_1, real_candidate, n102, 
         n12896, candidate_sr_30, n14316, n12902, match_count_next_1, 
         match_count_next_0, match_count_0, match_count_1, n12584, n14299, 
         n13402, \i2c_slave/i2c_slave_inst/int_clk_out_enable_29 , 
         \my_led/n162 , \my_led/n163 , \my_led/n160 , \my_led/n161 , 
         \my_led/n158 , \my_led/n159 , \my_led/n156 , \my_led/n157 , 
         \my_led/n154 , \my_led/n155 , \my_led/n152 , \my_led/n153 , 
         \my_led/n150 , \my_led/n151 , \my_led/n148 , \my_led/n149 , 
         \my_led/n146 , \my_led/n147 , \my_led/n144 , \my_led/n145 , 
         \my_led/n142 , \my_led/n143 , \my_led/n140 , \my_led/n141 , 
         \my_led/n138 , \my_led/n139 , r_state_0, n11488, n14365, n13204, 
         r_candidate_offset, n13401, \lvds_rx_09_inst/sdr_rxclk_c_enable_2 , 
         \lvds_rx_09_inst/valid_candidate_N_1125 , n14315, 
         \lvds_rx_09_inst/r_state_next_0 , \lvds_rx_09_inst/n13296 , 
         \lvds_rx_09_inst/n12718 , \lvds_rx_09_inst/n14364 , 
         \lvds_rx_09_inst/n5716 , \lvds_rx_24_inst/n9592 , r_state_0_adj_1181, 
         \lvds_rx_24_inst/r_state_next_0 , n15, 
         \lvds_rx_24_inst/real_candidate , r_state_1_adj_1180, 
         \lvds_rx_24_inst/n12642 , \lvds_rx_24_inst/n5848 , 
         int_clk_out_enable_150, reg0_0, reg0_1, reg0_2, reg0_3, reg0_4, 
         reg0_5, reg0_6, reg0_7, int_clk_out_enable_164, reg1_0, reg1_1, 
         reg1_2, reg1_3, reg1_4, reg1_5, reg1_6, reg1_7, 
         int_clk_out_enable_171, reg2_0, reg2_1, reg2_2, reg2_3, reg2_4, 
         reg2_5, reg2_6, reg2_7, sample_count_1, sample_count_0, 
         sample_count_next_1, sample_count_next_0, sample_count_2, n14337, 
         sample_count_next_3, sample_count_next_2, n14268, sample_count_6, 
         sample_count_7, \lvds_rx_09_inst/n14273 , sample_count_next_7, 
         \lvds_rx_09_inst/sample_count_next_6 , sample_count_0_adj_1187, 
         sample_count_next_0_adj_1192, sample_count_7_adj_1182, 
         sample_count_1_adj_1186, \lvds_rx_24_inst/n12254 , 
         \lvds_rx_24_inst/n13280 , n14360, sample_count_next_1_adj_1191, 
         sample_count_2_adj_1185, n14338, sample_count_next_2_adj_1190, 
         sample_count_next_3_adj_1189, sample_count_6_adj_1183, 
         \lvds_rx_24_inst/n14274 , \lvds_rx_24_inst/sample_count_next_6 , 
         n14269, sample_count_next_7_adj_1188, 
         \i2c_slave/i2c_slave_inst/sda_i_reg_N_943 , 
         \i2c_slave/i2c_slave_inst/int_clk_out_enable_22 , ufl_p7_sel_7_N_35_0, 
         int_clk_out_enable_128, spi1_test_pattern_0, 
         tx_lvds_test_pattern_31_N_119_27, tx_lvds_test_pattern_31_N_119_26, 
         spi1_test_pattern_2, spi1_test_pattern_3, 
         spi3_test_pattern_15_N_83_13, spi1_test_pattern_5, 
         tx_lvds_test_pattern_31_N_119_31, spi1_test_pattern_7, 
         tx_lvds_test_pattern_31_N_119_25, int_clk_out_enable_121, 
         spi1_test_pattern_9, spi1_test_pattern_10, 
         tx_lvds_test_pattern_31_N_119_28, spi1_test_pattern_12, 
         tx_lvds_test_pattern_31_N_119_6, spi1_test_pattern_14, 
         spi1_test_pattern_15, int_clk_out_enable_114, spi2_test_pattern_0, 
         spi2_test_pattern_1, spi2_test_pattern_2, spi2_test_pattern_3, 
         spi2_test_pattern_5, spi2_test_pattern_6, int_clk_out_enable_106, 
         spi2_test_pattern_9, spi2_test_pattern_10, spi2_test_pattern_11, 
         spi2_test_pattern_12, spi2_test_pattern_15, int_clk_out_enable_99, 
         spi3_test_pattern_3, spi3_test_pattern_4, int_clk_out_enable_91, 
         spi3_test_pattern_11, spi3_test_pattern_12, spi3_test_pattern_14, 
         int_clk_out_enable_92, spi3_test_pattern_15, int_clk_out_enable_84, 
         spi4_test_pattern_3, spi4_test_pattern_4, int_clk_out_enable_76, 
         spi4_test_pattern_11, spi4_test_pattern_12, spi4_test_pattern_14, 
         int_clk_out_enable_77, spi4_test_pattern_15, int_clk_out_enable_27, 
         spi_test_pattern_enable_0, spi_test_pattern_enable_1, 
         spi_test_pattern_enable_2, spi_test_pattern_enable_3, 
         \i2c_slave/i2c_slave_inst/n14326 , \i2c_slave/i2c_slave_inst/n3800 , 
         \i2c_slave/i2c_slave_inst/n14329 , 
         \i2c_slave/i2c_slave_inst/state_next_0 , int_clk_out_enable_32, 
         subg_delay_loadn, \subg_i_fifo_dc/r_gdata_1 , 
         \subg_i_fifo_dc/r_gdata_0 , \subg_i_fifo_dc/r_gcount_0 , 
         \subg_i_fifo_dc/r_gcount_1 , \subg_i_fifo_dc/r_gcount_2 , 
         \subg_i_fifo_dc/r_gcount_w0 , \subg_i_fifo_dc/r_gcount_w1 , 
         \subg_i_fifo_dc/r_gcount_w2 , \subg_i_fifo_dc/r_gcount_w20 , 
         \subg_i_fifo_dc/r_gcount_w21 , \subg_i_fifo_dc/r_gcount_w22 , 
         \subg_i_fifo_dc/rptr_0 , \subg_i_fifo_dc/rptr_1 , 
         \subg_i_fifo_dc/w_gdata_1 , \subg_i_fifo_dc/w_gdata_0 , 
         \subg_i_fifo_dc/w_gcount_0 , \subg_i_fifo_dc/w_gcount_1 , 
         \subg_i_fifo_dc/w_gcount_2 , \subg_i_fifo_dc/w_gcount_r0 , 
         \subg_i_fifo_dc/w_gcount_r1 , \subg_i_fifo_dc/w_gcount_r2 , 
         \subg_i_fifo_dc/w_gcount_r20 , \subg_i_fifo_dc/w_gcount_r21 , 
         \subg_i_fifo_dc/w_gcount_r22 , \subg_i_fifo_dc/wptr_0 , 
         \subg_i_fifo_dc/wptr_1 , \subg_i_spi/bit_counter_1 , 
         \subg_i_spi/bit_counter_2 , shift_reg_15__N_1175, 
         \subg_i_spi/bit_counter_0 , \subg_i_spi/bit_counter_5_N_1168_0 , 
         shift_reg_15__N_1166, \subg_i_spi/n13130 , \subg_i_spi/n6384 , 
         \subg_i_spi/n6382 , \subg_i_spi/bit_counter_3 , \subg_i_spi/n6380 , 
         stm_fpga_spare1_c, \subg_i_spi/bit_counter_4 , \subg_i_spi/n14314 , 
         \subg_i_spi/bit_counter_5_N_1144_4 , internal_80MHz_enable_19, 
         \subg_i_spi/bit_counter_5 , \subg_i_spi/n6376 , 
         \subg_i_spi/shift_reg_2 , spi1_sck_N_394_1, \subg_i_spi/shift_reg_1 , 
         spi1_sck_N_394_0, \subg_i_spi/shift_reg_15_N_1126_1 , 
         \subg_i_spi/shift_reg_15_N_1126_0 , \subg_i_spi/shift_reg_0 , 
         \subg_i_spi/shift_reg_4 , spi1_sck_N_394_3, \subg_i_spi/shift_reg_3 , 
         spi1_sck_N_394_2, \subg_i_spi/shift_reg_15_N_1126_3 , 
         \subg_i_spi/shift_reg_15_N_1126_2 , \subg_i_spi/shift_reg_6 , 
         spi1_sck_N_394_5, \subg_i_spi/shift_reg_5 , spi1_sck_N_394_4, 
         \subg_i_spi/shift_reg_15_N_1126_5 , 
         \subg_i_spi/shift_reg_15_N_1126_4 , \subg_i_spi/shift_reg_8 , 
         spi1_sck_N_394_7, \subg_i_spi/shift_reg_7 , spi1_sck_N_394_6, 
         \subg_i_spi/shift_reg_15_N_1126_7 , 
         \subg_i_spi/shift_reg_15_N_1126_6 , \subg_i_spi/shift_reg_10 , 
         spi1_sck_N_394_9, \subg_i_spi/shift_reg_9 , spi1_sck_N_394_8, 
         \subg_i_spi/shift_reg_15_N_1126_9 , 
         \subg_i_spi/shift_reg_15_N_1126_8 , \subg_i_spi/shift_reg_12 , 
         spi1_sck_N_394_11, \subg_i_spi/shift_reg_11 , spi1_sck_N_394_10, 
         \subg_i_spi/shift_reg_15_N_1126_11 , 
         \subg_i_spi/shift_reg_15_N_1126_10 , \subg_i_spi/shift_reg_14 , 
         spi1_sck_N_394_13, \subg_i_spi/shift_reg_13 , spi1_sck_N_394_12, 
         \subg_i_spi/shift_reg_15_N_1126_13 , 
         \subg_i_spi/shift_reg_15_N_1126_12 , subg_i_fifo_data_out_14, 
         \subg_i_spi/shift_reg_15 , spi1_sck_N_394_14, 
         \subg_i_spi/shift_reg_15_N_1126_14 , subg_i_fifo_data_out_15, 
         spi1_sck_N_394_15, internal_80MHz_enable_20, 
         \subg_q_fifo_dc/r_gdata_1 , \subg_q_fifo_dc/r_gdata_0 , 
         \subg_q_fifo_dc/r_gcount_0 , \subg_q_fifo_dc/r_gcount_1 , 
         \subg_q_fifo_dc/r_gcount_2 , \subg_q_fifo_dc/r_gcount_w0 , 
         \subg_q_fifo_dc/r_gcount_w1 , \subg_q_fifo_dc/r_gcount_w2 , 
         \subg_q_fifo_dc/r_gcount_w20 , \subg_q_fifo_dc/r_gcount_w21 , 
         \subg_q_fifo_dc/r_gcount_w22 , \subg_q_fifo_dc/rptr_0 , 
         \subg_q_fifo_dc/rptr_1 , \subg_q_fifo_dc/w_gdata_1 , 
         \subg_q_fifo_dc/w_gdata_0 , \subg_q_fifo_dc/w_gcount_0 , 
         \subg_q_fifo_dc/w_gcount_1 , \subg_q_fifo_dc/w_gcount_2 , 
         \subg_q_fifo_dc/w_gcount_r0 , \subg_q_fifo_dc/w_gcount_r1 , 
         \subg_q_fifo_dc/w_gcount_r2 , \subg_q_fifo_dc/w_gcount_r20 , 
         \subg_q_fifo_dc/w_gcount_r21 , \subg_q_fifo_dc/w_gcount_r22 , 
         \subg_q_fifo_dc/wptr_0 , \subg_q_fifo_dc/wptr_1 , 
         \subg_q_spi/bit_counter_3 , \subg_q_spi/bit_counter_0 , 
         shift_reg_15__N_1175_adj_1193, \subg_q_spi/bit_counter_5_N_1168_0 , 
         n14288, \subg_q_spi/n13124 , \subg_q_spi/bit_counter_2 , 
         \subg_q_spi/bit_counter_1 , \subg_q_spi/n6374 , \subg_q_spi/n6372 , 
         \subg_q_spi/n6370 , \subg_q_spi/n14290 , \subg_q_spi/bit_counter_5 , 
         \subg_q_spi/n13122 , \subg_q_spi/bit_counter_4 , 
         internal_80MHz_enable_36, \subg_q_spi/bit_counter_5_N_1144_4 , 
         internal_80MHz_enable_35, \subg_q_spi/n14313 , \subg_q_spi/n6366 , 
         \subg_q_spi/shift_reg_2 , spi2_sck_N_410_1, \subg_q_spi/shift_reg_1 , 
         spi2_sck_N_410_0, \subg_q_spi/shift_reg_15_N_1126_1 , 
         \subg_q_spi/shift_reg_15_N_1126_0 , \subg_q_spi/shift_reg_0 , 
         \subg_q_spi/shift_reg_4 , spi2_sck_N_410_3, \subg_q_spi/shift_reg_3 , 
         spi2_sck_N_410_2, \subg_q_spi/shift_reg_15_N_1126_3 , 
         \subg_q_spi/shift_reg_15_N_1126_2 , \subg_q_spi/shift_reg_6 , 
         spi2_sck_N_410_5, \subg_q_spi/shift_reg_5 , spi2_sck_N_410_4, 
         \subg_q_spi/shift_reg_15_N_1126_5 , 
         \subg_q_spi/shift_reg_15_N_1126_4 , \subg_q_spi/shift_reg_8 , 
         spi2_sck_N_410_7, \subg_q_spi/shift_reg_7 , spi2_sck_N_410_6, 
         \subg_q_spi/shift_reg_15_N_1126_7 , 
         \subg_q_spi/shift_reg_15_N_1126_6 , \subg_q_spi/shift_reg_10 , 
         spi2_sck_N_410_9, \subg_q_spi/shift_reg_9 , spi2_sck_N_410_8, 
         \subg_q_spi/shift_reg_15_N_1126_9 , 
         \subg_q_spi/shift_reg_15_N_1126_8 , \subg_q_spi/shift_reg_12 , 
         spi2_sck_N_410_11, \subg_q_spi/shift_reg_11 , spi2_sck_N_410_10, 
         \subg_q_spi/shift_reg_15_N_1126_11 , 
         \subg_q_spi/shift_reg_15_N_1126_10 , \subg_q_spi/shift_reg_14 , 
         spi2_sck_N_410_13, \subg_q_spi/shift_reg_13 , spi2_sck_N_410_12, 
         \subg_q_spi/shift_reg_15_N_1126_13 , 
         \subg_q_spi/shift_reg_15_N_1126_12 , spi2_test_pattern_14, 
         subg_q_fifo_data_out_14, \subg_q_spi/shift_reg_15 , spi2_sck_N_410_14, 
         \subg_q_spi/shift_reg_15_N_1126_14 , subg_q_fifo_data_out_15, 
         spi2_sck_N_410_15, int_clk_out_enable_212, subg_rx_invert, 
         subg_sync_check_enable, tx_lvds_test_pattern_1, 
         tx_lvds_test_pattern_0, n14293, tx_ddr_data_0, tx_ddr_data_1, 
         tx_lvds_test_pattern_3, tx_lvds_test_pattern_2, 
         tx_ddr_data_31_N_175_3, tx_ddr_data_31_N_175_2, tx_ddr_data_2, 
         tx_ddr_data_3, tx_lvds_test_pattern_5, tx_lvds_test_pattern_4, 
         tx_ddr_data_31_N_175_5, tx_ddr_data_31_N_175_4, tx_ddr_data_4, 
         tx_ddr_data_5, tx_lvds_test_pattern_7, tx_lvds_test_pattern_6, 
         tx_ddr_data_31_N_175_7, tx_ddr_data_31_N_175_6, tx_ddr_data_6, 
         tx_ddr_data_7, tx_lvds_test_pattern_9, tx_lvds_test_pattern_8, 
         tx_ddr_data_31_N_175_9, tx_ddr_data_31_N_175_8, tx_ddr_data_8, 
         tx_ddr_data_9, tx_lvds_test_pattern_11, tx_lvds_test_pattern_10, 
         tx_ddr_data_31_N_175_11, tx_ddr_data_31_N_175_10, tx_ddr_data_10, 
         tx_ddr_data_11, tx_lvds_test_pattern_13, tx_lvds_test_pattern_12, 
         tx_ddr_data_31_N_175_13, tx_ddr_data_31_N_175_12, tx_ddr_data_12, 
         tx_ddr_data_13, tx_lvds_test_pattern_15, tx_lvds_test_pattern_14, 
         tx_ddr_data_31_N_175_15, tx_ddr_data_31_N_175_14, tx_ddr_data_14, 
         tx_ddr_data_15, tx_lvds_test_pattern_17, tx_lvds_test_pattern_16, 
         tx_ddr_data_31_N_175_17, tx_ddr_data_31_N_175_16, tx_ddr_data_16, 
         tx_ddr_data_17, tx_lvds_test_pattern_19, tx_lvds_test_pattern_18, 
         tx_ddr_data_31_N_175_19, tx_ddr_data_31_N_175_18, tx_ddr_data_18, 
         tx_ddr_data_19, tx_lvds_test_pattern_21, tx_lvds_test_pattern_20, 
         tx_ddr_data_31_N_175_21, tx_ddr_data_31_N_175_20, tx_ddr_data_20, 
         tx_ddr_data_21, tx_lvds_test_pattern_23, tx_lvds_test_pattern_22, 
         tx_ddr_data_31_N_175_23, tx_ddr_data_31_N_175_22, tx_ddr_data_22, 
         tx_ddr_data_23, tx_lvds_test_pattern_25, tx_lvds_test_pattern_24, 
         tx_ddr_data_31_N_175_25, tx_ddr_data_31_N_175_24, tx_ddr_data_24, 
         tx_ddr_data_25, tx_lvds_test_pattern_27, tx_lvds_test_pattern_26, 
         tx_ddr_data_31_N_175_27, tx_ddr_data_31_N_175_26, tx_ddr_data_26, 
         tx_ddr_data_27, tx_lvds_test_pattern_29, tx_lvds_test_pattern_28, 
         tx_ddr_data_31_N_175_29, tx_ddr_data_31_N_175_28, tx_ddr_data_28, 
         tx_ddr_data_29, tx_lvds_test_pattern_31, tx_lvds_test_pattern_30, 
         tx_ddr_data_31_N_175_31, tx_ddr_data_31_N_175_30, tx_ddr_data_30, 
         tx_ddr_data_31, int_clk_out_enable_69, int_clk_out_enable_62, 
         int_clk_out_enable_55, int_clk_out_enable_54, int_clk_out_enable_53, 
         int_clk_out_enable_46, int_clk_out_enable_39, int_clk_out_enable_143, 
         ufl_p7_sel_0, ufl_p7_sel_1, ufl_p7_sel_2, int_clk_out_enable_141, 
         ufl_p7_sel_3, ufl_p7_sel_4, ufl_p7_sel_5, ufl_p7_sel_6, ufl_p7_sel_7, 
         int_clk_out_enable_136, ufl_p8_sel_0, ufl_p8_sel_1, ufl_p8_sel_2, 
         int_clk_out_enable_134, ufl_p8_sel_3, ufl_p8_sel_4, ufl_p8_sel_5, 
         ufl_p8_sel_6, ufl_p8_sel_7, \lvds_rx_09_inst/candidate_sr_1 , 
         \lvds_rx_09_inst/sdr_rxclk_c_enable_40 , w_rx_09_fifo_data_0, 
         w_rx_09_fifo_data_1, \lvds_rx_09_inst/candidate_sr_3 , 
         \lvds_rx_09_inst/candidate_sr_2 , w_rx_09_fifo_data_2, 
         w_rx_09_fifo_data_3, \lvds_rx_09_inst/candidate_sr_5 , 
         \lvds_rx_09_inst/candidate_sr_4 , w_rx_09_fifo_data_4, 
         w_rx_09_fifo_data_5, \lvds_rx_09_inst/candidate_sr_7 , 
         \lvds_rx_09_inst/candidate_sr_6 , w_rx_09_fifo_data_6, 
         w_rx_09_fifo_data_7, \lvds_rx_09_inst/candidate_sr_9 , 
         \lvds_rx_09_inst/candidate_sr_8 , w_rx_09_fifo_data_8, 
         w_rx_09_fifo_data_9, \lvds_rx_09_inst/candidate_sr_11 , 
         \lvds_rx_09_inst/candidate_sr_10 , w_rx_09_fifo_data_10, 
         w_rx_09_fifo_data_11, \lvds_rx_09_inst/candidate_sr_13 , 
         \lvds_rx_09_inst/candidate_sr_12 , w_rx_09_fifo_data_12, 
         w_rx_09_fifo_data_13, \lvds_rx_09_inst/candidate_sr_15 , 
         \lvds_rx_09_inst/candidate_sr_14 , w_rx_09_fifo_data_14, 
         w_rx_09_fifo_data_15, \lvds_rx_09_inst/candidate_sr_17 , 
         \lvds_rx_09_inst/candidate_sr_16 , w_rx_09_fifo_data_16, 
         w_rx_09_fifo_data_17, \lvds_rx_09_inst/candidate_sr_19 , 
         \lvds_rx_09_inst/candidate_sr_18 , w_rx_09_fifo_data_18, 
         w_rx_09_fifo_data_19, \lvds_rx_09_inst/candidate_sr_21 , 
         \lvds_rx_09_inst/candidate_sr_20 , w_rx_09_fifo_data_20, 
         w_rx_09_fifo_data_21, \lvds_rx_09_inst/candidate_sr_23 , 
         \lvds_rx_09_inst/candidate_sr_22 , w_rx_09_fifo_data_22, 
         w_rx_09_fifo_data_23, \lvds_rx_09_inst/candidate_sr_25 , 
         \lvds_rx_09_inst/candidate_sr_24 , w_rx_09_fifo_data_24, 
         w_rx_09_fifo_data_25, \lvds_rx_09_inst/candidate_sr_27 , 
         \lvds_rx_09_inst/candidate_sr_26 , w_rx_09_fifo_data_26, 
         w_rx_09_fifo_data_27, \lvds_rx_09_inst/candidate_sr_29 , 
         \lvds_rx_09_inst/candidate_sr_28 , w_rx_09_fifo_data_28, 
         w_rx_09_fifo_data_29, \lvds_rx_09_inst/n14362 , w_rx_09_fifo_data_30, 
         w_rx_09_fifo_data_31, \lvds_rx_09_inst/n12488 , 
         \lvds_rx_09_inst/n12492 , \lvds_rx_09_inst/n12490 , 
         \lvds_rx_09_inst/n14361 , \lvds_rx_09_inst/n12404 , n11591, 
         w_rx_09_fifo_push, \lvds_rx_09_inst/n11728 , 
         \lvds_rx_24_inst/candidate_sr_1 , \lvds_rx_24_inst/candidate_sr_0 , 
         \lvds_rx_24_inst/sdr_rxclk_c_enable_73 , w_rx_24_fifo_data_0, 
         w_rx_24_fifo_data_1, \lvds_rx_24_inst/candidate_sr_3 , 
         \lvds_rx_24_inst/candidate_sr_2 , w_rx_24_fifo_data_2, 
         w_rx_24_fifo_data_3, \lvds_rx_24_inst/candidate_sr_5 , 
         \lvds_rx_24_inst/candidate_sr_4 , w_rx_24_fifo_data_4, 
         w_rx_24_fifo_data_5, \lvds_rx_24_inst/candidate_sr_7 , 
         \lvds_rx_24_inst/candidate_sr_6 , w_rx_24_fifo_data_6, 
         w_rx_24_fifo_data_7, \lvds_rx_24_inst/candidate_sr_9 , 
         \lvds_rx_24_inst/candidate_sr_8 , w_rx_24_fifo_data_8, 
         w_rx_24_fifo_data_9, \lvds_rx_24_inst/candidate_sr_11 , 
         \lvds_rx_24_inst/candidate_sr_10 , w_rx_24_fifo_data_10, 
         w_rx_24_fifo_data_11, \lvds_rx_24_inst/candidate_sr_13 , 
         \lvds_rx_24_inst/candidate_sr_12 , w_rx_24_fifo_data_12, 
         w_rx_24_fifo_data_13, \lvds_rx_24_inst/candidate_sr_15 , 
         \lvds_rx_24_inst/candidate_sr_14 , w_rx_24_fifo_data_14, 
         w_rx_24_fifo_data_15, \lvds_rx_24_inst/candidate_sr_17 , 
         \lvds_rx_24_inst/candidate_sr_16 , w_rx_24_fifo_data_16, 
         w_rx_24_fifo_data_17, \lvds_rx_24_inst/candidate_sr_19 , 
         \lvds_rx_24_inst/candidate_sr_18 , w_rx_24_fifo_data_18, 
         w_rx_24_fifo_data_19, \lvds_rx_24_inst/candidate_sr_21 , 
         \lvds_rx_24_inst/candidate_sr_20 , w_rx_24_fifo_data_20, 
         w_rx_24_fifo_data_21, \lvds_rx_24_inst/candidate_sr_23 , 
         \lvds_rx_24_inst/candidate_sr_22 , w_rx_24_fifo_data_22, 
         w_rx_24_fifo_data_23, \lvds_rx_24_inst/candidate_sr_25 , 
         \lvds_rx_24_inst/candidate_sr_24 , w_rx_24_fifo_data_24, 
         w_rx_24_fifo_data_25, \lvds_rx_24_inst/candidate_sr_27 , 
         \lvds_rx_24_inst/candidate_sr_26 , w_rx_24_fifo_data_26, 
         w_rx_24_fifo_data_27, \lvds_rx_24_inst/candidate_sr_29 , 
         \lvds_rx_24_inst/candidate_sr_28 , w_rx_24_fifo_data_28, 
         w_rx_24_fifo_data_29, \lvds_rx_24_inst/candidate_sr_31 , 
         \lvds_rx_24_inst/candidate_sr_30 , w_rx_24_fifo_data_30, 
         w_rx_24_fifo_data_31, \lvds_rx_24_inst/n12244 , w_rx_24_fifo_push, 
         n3019, n12156, n12153, n3020, data_mux_1, data_mux_0, wb_dat_i_0, 
         wb_dat_i_1, n14915, n3018, data_mux_3, data_mux_2, wb_dat_i_2, 
         wb_dat_i_3, n3015, n3016, data_mux_5, data_mux_4, wb_dat_i_4, 
         wb_dat_i_5, n3013, n3014, data_mux_7, data_mux_6, wb_dat_i_6, 
         wb_dat_i_7, \i2c_slave/data_next_7_N_737_1 , 
         \i2c_slave/data_next_7_N_737_0 , \i2c_slave/n3913 , \i2c_slave/n3914 , 
         \i2c_slave/int_clk_out_enable_178 , \i2c_slave/data_next_7_N_737_3 , 
         \i2c_slave/data_next_7_N_737_2 , \i2c_slave/n3911 , \i2c_slave/n3912 , 
         \i2c_slave/data_next_7_N_737_5 , \i2c_slave/data_next_7_N_737_4 , 
         \i2c_slave/n3909 , \i2c_slave/n3910 , \i2c_slave/data_next_7_N_737_7 , 
         \i2c_slave/data_next_7_N_737_6 , \i2c_slave/n3907 , \i2c_slave/n3908 , 
         \i2c_slave/n4964 , \i2c_slave/wb_stb_o_next , wb_stb_o, 
         \i2c_slave/n14300 , \i2c_slave/n12456 , \i2c_slave/n4894 , 
         \i2c_slave/int_clk_out_enable_38 , wb_we_o, 
         \wifi_i_fifo_dc/r_gdata_1 , \wifi_i_fifo_dc/r_gdata_0 , 
         \wifi_i_fifo_dc/r_gcount_0 , \wifi_i_fifo_dc/r_gcount_1 , 
         \wifi_i_fifo_dc/r_gcount_2 , \wifi_i_fifo_dc/r_gcount_w0 , 
         \wifi_i_fifo_dc/r_gcount_w1 , \wifi_i_fifo_dc/r_gcount_w2 , 
         \wifi_i_fifo_dc/r_gcount_w20 , \wifi_i_fifo_dc/r_gcount_w21 , 
         \wifi_i_fifo_dc/r_gcount_w22 , \wifi_i_fifo_dc/rptr_0 , 
         \wifi_i_fifo_dc/rptr_1 , \wifi_i_fifo_dc/w_gdata_1 , 
         \wifi_i_fifo_dc/w_gdata_0 , \wifi_i_fifo_dc/w_gcount_0 , 
         \wifi_i_fifo_dc/w_gcount_1 , \wifi_i_fifo_dc/w_gcount_2 , 
         \wifi_i_fifo_dc/w_gcount_r0 , \wifi_i_fifo_dc/w_gcount_r1 , 
         \wifi_i_fifo_dc/w_gcount_r2 , \wifi_i_fifo_dc/w_gcount_r20 , 
         \wifi_i_fifo_dc/w_gcount_r21 , \wifi_i_fifo_dc/w_gcount_r22 , 
         \wifi_i_fifo_dc/wptr_0 , \wifi_i_fifo_dc/wptr_1 , 
         \wifi_i_spi/bit_counter_1 , \wifi_i_spi/bit_counter_2 , 
         shift_reg_15__N_1175_adj_1194, \wifi_i_spi/bit_counter_0 , 
         \wifi_i_spi/bit_counter_5_N_1168_0 , n14287, \wifi_i_spi/n13146 , 
         \wifi_i_spi/n6364 , \wifi_i_spi/n6362 , \wifi_i_spi/bit_counter_3 , 
         \wifi_i_spi/n6360 , \wifi_i_spi/n14289 , \wifi_i_spi/bit_counter_5 , 
         \wifi_i_spi/n13148 , \wifi_i_spi/bit_counter_4 , 
         internal_80MHz_enable_52, \wifi_i_spi/bit_counter_5_N_1144_4 , 
         internal_80MHz_enable_51, \wifi_i_spi/n14312 , \wifi_i_spi/n6356 , 
         \wifi_i_spi/shift_reg_2 , spi3_sck_N_426_1, \wifi_i_spi/shift_reg_1 , 
         spi3_sck_N_426_0, \wifi_i_spi/shift_reg_15_N_1126_1 , 
         \wifi_i_spi/shift_reg_15_N_1126_0 , \wifi_i_spi/shift_reg_0 , 
         \wifi_i_spi/shift_reg_4 , spi3_sck_N_426_3, \wifi_i_spi/shift_reg_3 , 
         spi3_sck_N_426_2, \wifi_i_spi/shift_reg_15_N_1126_3 , 
         \wifi_i_spi/shift_reg_15_N_1126_2 , \wifi_i_spi/shift_reg_6 , 
         spi3_sck_N_426_5, \wifi_i_spi/shift_reg_5 , spi3_sck_N_426_4, 
         \wifi_i_spi/shift_reg_15_N_1126_5 , 
         \wifi_i_spi/shift_reg_15_N_1126_4 , \wifi_i_spi/shift_reg_8 , 
         spi3_sck_N_426_7, \wifi_i_spi/shift_reg_7 , spi3_sck_N_426_6, 
         \wifi_i_spi/shift_reg_15_N_1126_7 , 
         \wifi_i_spi/shift_reg_15_N_1126_6 , \wifi_i_spi/shift_reg_10 , 
         spi3_sck_N_426_9, \wifi_i_spi/shift_reg_9 , spi3_sck_N_426_8, 
         \wifi_i_spi/shift_reg_15_N_1126_9 , 
         \wifi_i_spi/shift_reg_15_N_1126_8 , \wifi_i_spi/shift_reg_12 , 
         spi3_sck_N_426_11, \wifi_i_spi/shift_reg_11 , spi3_sck_N_426_10, 
         \wifi_i_spi/shift_reg_15_N_1126_11 , 
         \wifi_i_spi/shift_reg_15_N_1126_10 , \wifi_i_spi/shift_reg_14 , 
         spi3_sck_N_426_13, \wifi_i_spi/shift_reg_13 , spi3_sck_N_426_12, 
         \wifi_i_spi/shift_reg_15_N_1126_13 , 
         \wifi_i_spi/shift_reg_15_N_1126_12 , wifi_i_fifo_data_out_14, 
         \wifi_i_spi/shift_reg_15 , spi3_sck_N_426_14, 
         \wifi_i_spi/shift_reg_15_N_1126_14 , wifi_i_fifo_data_out_15, 
         spi3_sck_N_426_15, \wifi_q_fifo_dc/r_gdata_1 , 
         \wifi_q_fifo_dc/r_gdata_0 , \wifi_q_fifo_dc/r_gcount_0 , 
         \wifi_q_fifo_dc/r_gcount_1 , \wifi_q_fifo_dc/r_gcount_2 , 
         \wifi_q_fifo_dc/r_gcount_w0 , \wifi_q_fifo_dc/r_gcount_w1 , 
         \wifi_q_fifo_dc/r_gcount_w2 , \wifi_q_fifo_dc/r_gcount_w20 , 
         \wifi_q_fifo_dc/r_gcount_w21 , \wifi_q_fifo_dc/r_gcount_w22 , 
         \wifi_q_fifo_dc/rptr_0 , \wifi_q_fifo_dc/rptr_1 , 
         \wifi_q_fifo_dc/w_gdata_1 , \wifi_q_fifo_dc/w_gdata_0 , 
         \wifi_q_fifo_dc/w_gcount_0 , \wifi_q_fifo_dc/w_gcount_1 , 
         \wifi_q_fifo_dc/w_gcount_2 , \wifi_q_fifo_dc/w_gcount_r0 , 
         \wifi_q_fifo_dc/w_gcount_r1 , \wifi_q_fifo_dc/w_gcount_r2 , 
         \wifi_q_fifo_dc/w_gcount_r20 , \wifi_q_fifo_dc/w_gcount_r21 , 
         \wifi_q_fifo_dc/w_gcount_r22 , \wifi_q_fifo_dc/wptr_0 , 
         \wifi_q_fifo_dc/wptr_1 , \wifi_q_spi/bit_counter_3 , 
         \wifi_q_spi/bit_counter_0 , shift_reg_15__N_1175_adj_1195, 
         \wifi_q_spi/bit_counter_5_N_1168_0 , n14285, \wifi_q_spi/n13140 , 
         \wifi_q_spi/bit_counter_2 , \wifi_q_spi/bit_counter_1 , 
         \wifi_q_spi/n6354 , \wifi_q_spi/n6352 , \wifi_q_spi/n6350 , 
         \wifi_q_spi/n14286 , \wifi_q_spi/bit_counter_5 , \wifi_q_spi/n13138 , 
         \wifi_q_spi/bit_counter_4 , internal_80MHz_enable_68, 
         \wifi_q_spi/bit_counter_5_N_1144_4 , internal_80MHz_enable_67, 
         \wifi_q_spi/n14309 , \wifi_q_spi/n6346 , \wifi_q_spi/shift_reg_2 , 
         spi4_sck_N_442_1, \wifi_q_spi/shift_reg_1 , spi4_sck_N_442_0, 
         \wifi_q_spi/shift_reg_15_N_1126_1 , 
         \wifi_q_spi/shift_reg_15_N_1126_0 , \wifi_q_spi/shift_reg_0 , 
         \wifi_q_spi/shift_reg_4 , spi4_sck_N_442_3, \wifi_q_spi/shift_reg_3 , 
         spi4_sck_N_442_2, \wifi_q_spi/shift_reg_15_N_1126_3 , 
         \wifi_q_spi/shift_reg_15_N_1126_2 , \wifi_q_spi/shift_reg_6 , 
         spi4_sck_N_442_5, \wifi_q_spi/shift_reg_5 , spi4_sck_N_442_4, 
         \wifi_q_spi/shift_reg_15_N_1126_5 , 
         \wifi_q_spi/shift_reg_15_N_1126_4 , \wifi_q_spi/shift_reg_8 , 
         spi4_sck_N_442_7, \wifi_q_spi/shift_reg_7 , spi4_sck_N_442_6, 
         \wifi_q_spi/shift_reg_15_N_1126_7 , 
         \wifi_q_spi/shift_reg_15_N_1126_6 , \wifi_q_spi/shift_reg_10 , 
         spi4_sck_N_442_9, \wifi_q_spi/shift_reg_9 , spi4_sck_N_442_8, 
         \wifi_q_spi/shift_reg_15_N_1126_9 , 
         \wifi_q_spi/shift_reg_15_N_1126_8 , \wifi_q_spi/shift_reg_12 , 
         spi4_sck_N_442_11, \wifi_q_spi/shift_reg_11 , spi4_sck_N_442_10, 
         \wifi_q_spi/shift_reg_15_N_1126_11 , 
         \wifi_q_spi/shift_reg_15_N_1126_10 , \wifi_q_spi/shift_reg_14 , 
         spi4_sck_N_442_13, \wifi_q_spi/shift_reg_13 , spi4_sck_N_442_12, 
         \wifi_q_spi/shift_reg_15_N_1126_13 , 
         \wifi_q_spi/shift_reg_15_N_1126_12 , wifi_q_fifo_data_out_14, 
         \wifi_q_spi/shift_reg_15 , spi4_sck_N_442_14, 
         \wifi_q_spi/shift_reg_15_N_1126_14 , wifi_q_fifo_data_out_15, 
         spi4_sck_N_442_15, wifi_rx_invert, wifi_sync_check_enable, n13395, 
         n13477, n2893, n2881, n13431, n13392, n13470, n2894, n2882, n13472, 
         n13471, n13475, n13479, spi1_test_pattern_11, n13480, n13476, n13473, 
         n14004, n14120, n2843, n2867, n2855, n2831, n14118, n14121, n13481, 
         spi4_test_pattern_2, spi4_test_pattern_10, spi3_test_pattern_2, 
         spi3_test_pattern_10, n13474, n14021, n14114, n2842, n2866, n2854, 
         n2830, n14112, n14115, n14031, n14105, n2841, n2865, n2853, n2829, 
         n14103, n14106, second_pll_lock, n13464, n14058, n14092, n13388, 
         led_rst, n13465, n13468, n2840, n2864, n2852, n2828, n14090, n14093, 
         pll_lock, n13493, internal_rst, n13494, n13497, spi2_test_pattern_8, 
         spi1_test_pattern_8, n13498, n13495, n13499, spi4_test_pattern_0, 
         spi4_test_pattern_8, spi3_test_pattern_0, spi3_test_pattern_8, n13496, 
         n14912, n14914, spi1_test_pattern_1, n13469, n13466, n13398, n13397, 
         n14910, spi4_test_pattern_1, spi4_test_pattern_9, spi3_test_pattern_1, 
         spi3_test_pattern_9, n13467, tx_lvds_test_pattern_enable, n13411, 
         n13390, n14409, n14400, n13453, n14397, n14403, 
         \i2c_slave/i2c_slave_inst/n22 , \i2c_slave/i2c_slave_inst/n13967 , 
         \i2c_slave/i2c_slave_inst/n8344 , \i2c_slave/i2c_slave_inst/n11865 , 
         \i2c_slave/i2c_slave_inst/n8188 , \i2c_slave/i2c_slave_inst/n32 , 
         \i2c_slave/i2c_slave_inst/n11479 , \lvds_rx_24_inst/n14394 , 
         \lvds_rx_24_inst/n68 , \lvds_rx_24_inst/n14391 , n2769, 
         \lvds_rx_09_inst/n14 , \i2c_slave/i2c_slave_inst/n11585 , 
         \i2c_slave/i2c_slave_inst/n14916 , \i2c_slave/i2c_slave_inst/n12470 , 
         \i2c_slave/i2c_slave_inst/n4085 , \i2c_slave/i2c_slave_inst/n3102 , 
         \i2c_slave/i2c_slave_inst/n4095 , \i2c_slave/i2c_slave_inst/n4108 , 
         \lvds_rx_24_inst/n12358 , \lvds_rx_24_inst/n12360 , 
         \lvds_rx_24_inst/n42 , \lvds_rx_24_inst/n12364 , 
         \lvds_rx_24_inst/n12434 , \lvds_rx_24_inst/n5175 , 
         \lvds_rx_24_inst/n12446 , \my_led/n12924 , \my_led/n12936 , 
         \my_led/n12912 , \my_led/n12918 , \my_led/n12920 , \my_led/n12928 , 
         \my_led/n13276 , \my_led/n12922 , n14366, int_clk_out_enable_28, 
         sdr_txdata_N_388, n14363, \lvds_rx_09_inst/n12834 , 
         \lvds_rx_09_inst/n10 , \lvds_rx_09_inst/n13290 , n12966, n11958, 
         n12964, n9012, n12954, n14354, \subg_i_spi/n13132 , n14325, n14330, 
         n12618, n14351, \i2c_slave/n14386 , \i2c_slave/n14301 , 
         \i2c_slave/n14291 , \i2c_slave/n13182 , n13180, n14352, 
         int_clk_out_enable_15, n13234, n13230, n11601, n12168, n11664, 
         \i2c_slave/n14383 , \i2c_slave/n14382 , \i2c_slave/n13362 , n13044, 
         \i2c_slave/n13056 , n14384, n13162, n14345, n14356, 
         \i2c_slave/n13354 , n13302, n12798, n12812, \lvds_rx_09_inst/n12314 , 
         \lvds_rx_09_inst/n12478 , \lvds_rx_09_inst/n12476 , 
         \lvds_rx_09_inst/n39 , \lvds_rx_09_inst/n12682 , 
         \lvds_rx_09_inst/n11628 , \lvds_rx_09_inst/n12486 , 
         \lvds_rx_09_inst/n12520 , \lvds_rx_09_inst/n11658 , 
         \lvds_rx_09_inst/n12496 , \lvds_rx_09_inst/n12504 , 
         \lvds_rx_09_inst/n11716 , \lvds_rx_09_inst/n12502 , 
         \lvds_rx_09_inst/n12508 , \lvds_rx_09_inst/n12516 , 
         \i2c_slave/n13014 , \i2c_slave/n12984 , int_clk_out_enable_98, 
         \i2c_slave/n13008 , \i2c_slave/n13176 , \i2c_slave/n13188 , 
         \i2c_slave/n11558 , \i2c_slave/n13246 , \i2c_slave/n6551 , 
         \i2c_slave/n12822 , \i2c_slave/n14350 , \i2c_slave/n12994 , 
         \i2c_slave/n14377 , \i2c_slave/n12606 , \i2c_slave/n12612 , 
         int_clk_out_enable_107, \i2c_slave/n13300 , \i2c_slave/n13030 , 
         int_clk_out_enable_83, \i2c_slave/n12978 , \i2c_slave/n14319 , 
         \i2c_slave/n12972 , \i2c_slave/n13286 , \i2c_slave/n12886 , 
         \i2c_slave/n14353 , \i2c_slave/n14332 , \i2c_slave/n12874 , 
         \i2c_slave/n12212 , \i2c_slave/n12878 , \i2c_slave/n13358 , 
         \i2c_slave/n12632 , \i2c_slave/n11604 , \i2c_slave/n14387 , 
         \i2c_slave/n13310 , \i2c_slave/n13350 , \i2c_slave/n14331 , 
         \i2c_slave/n13382 , \i2c_slave/n14376 , \i2c_slave/n11 , 
         \i2c_slave/n14307 , \i2c_slave/n14327 , \i2c_slave/n13068 , 
         int_clk_out_enable_111, \i2c_slave/n14385 , \i2c_slave/n6568 , 
         \i2c_slave/n12728 , int_clk_out_enable_129, \i2c_slave/n14333 , 
         \i2c_slave/n13360 , \i2c_slave/n12850 , \i2c_slave/n13294 , 
         \i2c_slave/n12842 , \i2c_slave/n12588 , \i2c_slave/n3893 , 
         \i2c_slave/n3866 , \i2c_slave/n3863 , \i2c_slave/n14317 , 
         \i2c_slave/n12450 , \i2c_slave/n14334 , \i2c_slave/n13334 , 
         \i2c_slave/i2c_slave_inst/n12526 , \i2c_slave/i2c_slave_inst/n12528 , 
         \i2c_slave/i2c_slave_inst/n12524 , \i2c_slave/i2c_slave_inst/n14297 , 
         \i2c_slave/i2c_slave_inst/n12748 , \i2c_slave/i2c_slave_inst/n12342 , 
         \i2c_slave/i2c_slave_inst/n12562 , \i2c_slave/i2c_slave_inst/n14 , 
         \i2c_slave/i2c_slave_inst/n14379 , \i2c_slave/i2c_slave_inst/n14381 , 
         \i2c_slave/i2c_slave_inst/n14323 , \i2c_slave/i2c_slave_inst/n12346 , 
         \i2c_slave/i2c_slave_inst/n3787 , \lvds_rx_24_inst/n14359 , 
         \lvds_rx_24_inst/n12382 , \lvds_rx_24_inst/n14355 , 
         \lvds_rx_24_inst/n12390 , \lvds_rx_24_inst/n12436 , 
         \lvds_rx_24_inst/n36 , \lvds_rx_24_inst/n12428 , 
         \lvds_rx_24_inst/n12444 , \lvds_rx_24_inst/n24 , 
         \lvds_rx_24_inst/n12400 , \lvds_rx_24_inst/n25 , 
         \lvds_rx_24_inst/n14236 , \lvds_rx_24_inst/n14238 , 
         \lvds_rx_24_inst/n40 , \lvds_rx_24_inst/n14237 , stm_fpga_spare2_c, 
         \subg_i_fifo_dc/rptr_2 , \subg_i_fifo_dc/wptr_2 , 
         \wifi_i_fifo_dc/rptr_2 , \wifi_i_fifo_dc/wptr_2 , 
         \subg_q_fifo_dc/rptr_2 , \subg_q_fifo_dc/wptr_2 , 
         int_clk_out_enable_122, \i2c_slave/last_cycle_reg , 
         \wifi_q_fifo_dc/rptr_2 , \wifi_q_fifo_dc/wptr_2 , 
         \wifi_q_spi/o_mosi_N_1176 , \subg_q_spi/o_mosi_N_1176 , 
         \wifi_i_spi/o_mosi_N_1176 , \subg_i_spi/o_mosi_N_1176 , 
         tx_ddr_data_31__N_385, spi1_test_pattern_4, tx_ddr_data_30__N_387, 
         wifi_i_fifo_data_out_4, spi3_test_pattern_5, wifi_i_fifo_data_out_5, 
         subg_q_fifo_data_out_0, spi3_test_pattern_6, wifi_i_fifo_data_out_6, 
         spi3_test_pattern_7, wifi_i_fifo_data_out_7, subg_i_fifo_data_out_1, 
         subg_i_fifo_data_out_2, subg_i_fifo_data_out_3, 
         subg_i_fifo_data_out_4, subg_i_fifo_data_out_5, spi1_test_pattern_6, 
         subg_i_fifo_data_out_6, subg_i_fifo_data_out_7, 
         subg_i_fifo_data_out_8, subg_i_fifo_data_out_9, 
         subg_i_fifo_data_out_10, subg_i_fifo_data_out_11, 
         subg_i_fifo_data_out_12, spi1_test_pattern_13, 
         subg_i_fifo_data_out_13, subg_q_fifo_data_out_1, 
         subg_q_fifo_data_out_2, subg_q_fifo_data_out_3, spi2_test_pattern_4, 
         subg_q_fifo_data_out_4, subg_q_fifo_data_out_5, 
         subg_q_fifo_data_out_6, spi2_test_pattern_7, subg_q_fifo_data_out_7, 
         subg_q_fifo_data_out_8, subg_delay_move, subg_q_fifo_data_out_9, 
         subg_q_fifo_data_out_10, subg_i_fifo_data_out_0, 
         subg_q_fifo_data_out_11, subg_q_fifo_data_out_12, 
         spi2_test_pattern_13, subg_q_fifo_data_out_13, wifi_i_fifo_data_out_1, 
         wifi_i_fifo_data_out_2, wifi_i_fifo_data_out_3, 
         wifi_i_fifo_data_out_8, subg_delay_direction, wifi_i_fifo_data_out_9, 
         wifi_i_fifo_data_out_10, wifi_i_fifo_data_out_11, 
         wifi_i_fifo_data_out_12, spi3_test_pattern_13, 
         wifi_i_fifo_data_out_13, wifi_q_fifo_data_out_0, 
         wifi_q_fifo_data_out_1, wifi_q_fifo_data_out_2, 
         wifi_q_fifo_data_out_3, wifi_q_fifo_data_out_4, 
         wifi_i_fifo_data_out_0, spi4_test_pattern_5, wifi_q_fifo_data_out_5, 
         spi4_test_pattern_6, wifi_q_fifo_data_out_6, spi4_test_pattern_7, 
         wifi_q_fifo_data_out_7, wifi_q_fifo_data_out_8, 
         wifi_q_fifo_data_out_9, wifi_q_fifo_data_out_10, 
         wifi_q_fifo_data_out_11, wifi_q_fifo_data_out_12, 
         spi4_test_pattern_13, wifi_q_fifo_data_out_13, n14343, GND_net, 
         sdr_txclk_c, sdr_txdata_c, spi1_sck_c, spi1_mosi_c, spi2_sck_c, 
         spi2_mosi_c, spi3_sck_c, spi3_mosi_c, spi4_sck_c, spi4_mosi_c, 
         fpga_ufl_p8_c_c, dpll_clkout2_c, dpll_clkout0_c, sdr_rx_wifi_c, 
         \second_pll/CLKOP , VCCI;

  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_0 ( 
    .M1(1'bX), .A1(\my_led/counter_12 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_11 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10845 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10846 ), .F1(\my_led/n123 ), .Q1(), 
    .F0(\my_led/n124 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_1 ( 
    .M1(1'bX), .A1(\my_led/counter_10 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_9 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10844 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10845 ), .F1(\my_led/n125 ), .Q1(), 
    .F0(\my_led/n126 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_2 ( 
    .M1(1'bX), .A1(\my_led/counter_8 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_7 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10843 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10844 ), .F1(\my_led/n127 ), .Q1(), 
    .F0(\my_led/n128 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_3 ( 
    .M1(1'bX), .A1(\my_led/counter_6 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_5 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10842 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10843 ), .F1(\my_led/n129 ), .Q1(), 
    .F0(\my_led/n130 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_4 ( 
    .M1(1'bX), .A1(\my_led/counter_4 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_3 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10841 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10842 ), .F1(\my_led/n131 ), .Q1(), 
    .F0(\my_led/n132 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_5 ( 
    .M1(1'bX), .A1(\my_led/counter_2 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_1 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10840 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10841 ), .F1(\my_led/n133 ), .Q1(), 
    .F0(\my_led/n134 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h55FF)) \my_led/SLICE_6 ( 
    .M1(1'bX), .A1(\my_led/counter_0 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\my_led/n10840 ), .F1(\my_led/n135 ), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'h0000)) \my_led/SLICE_7 ( 
    .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\my_led/counter_25 ), .B0(1'bX), .C0(1'bX), .D0(1'b1), 
    .FCI(\my_led/n10852 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(), .F1(), .Q1(), .F0(\my_led/n110 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_8 ( 
    .M1(1'bX), .A1(\my_led/counter_24 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_23 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10851 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10852 ), .F1(\my_led/n111 ), .Q1(), 
    .F0(\my_led/n112 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_9 ( 
    .M1(1'bX), .A1(\my_led/counter_22 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_21 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10850 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10851 ), .F1(\my_led/n113 ), .Q1(), 
    .F0(\my_led/n114 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_10 ( 
    .M1(1'bX), .A1(\my_led/counter_20 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_19 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10849 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10850 ), .F1(\my_led/n115 ), .Q1(), 
    .F0(\my_led/n116 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_11 ( 
    .M1(1'bX), .A1(\my_led/counter_18 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_17 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10848 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10849 ), .F1(\my_led/n117 ), .Q1(), 
    .F0(\my_led/n118 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_12 ( 
    .M1(1'bX), .A1(\my_led/counter_16 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_15 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10847 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10848 ), .F1(\my_led/n119 ), .Q1(), 
    .F0(\my_led/n120 ), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'hAA00), .INIT1_INITVAL(16'hAA00)) \my_led/SLICE_13 ( 
    .M1(1'bX), .A1(\my_led/counter_14 ), .B1(1'bX), .C1(1'bX), .D1(1'b1), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_13 ), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(\my_led/n10846 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\my_led/n10847 ), .F1(\my_led/n121 ), .Q1(), 
    .F0(\my_led/n122 ), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) SLICE_14( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(n38), .A0(tx_counter_7), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(n10827), .M0(1'bX), .CE(1'bX), .CLK(internal_64MHz), 
    .LSR(n7334), .FCO(), .F1(), .Q1(), .F0(n38), .Q0(tx_counter_7));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) SLICE_15( .M1(1'bX), 
    .A1(tx_counter_2), .B1(1'bX), .C1(1'bX), .D1(1'b1), .DI1(n43), .DI0(n44), 
    .A0(tx_counter_1), .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(n10824), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_64MHz), .LSR(n7334), .FCO(n10825), 
    .F1(n43), .Q1(tx_counter_2), .F0(n44), .Q0(tx_counter_1));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) SLICE_16( .M1(1'bX), 
    .A1(tx_counter_6), .B1(1'bX), .C1(1'bX), .D1(1'b1), .DI1(n39), .DI0(n40), 
    .A0(tx_counter_5), .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(n10826), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_64MHz), .LSR(n7334), .FCO(n10827), 
    .F1(n39), .Q1(tx_counter_6), .F0(n40), .Q0(tx_counter_5));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h55FF), .REG1_SD("VHI"), .CHECK_DI1(1'b1), 
    .CHECK_LSR(1'b1)) SLICE_17( .M1(1'bX), .A1(tx_counter_0), .B1(1'bX), 
    .C1(1'bX), .D1(1'b1), .DI1(n45), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .FCI(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(n7334), .FCO(n10824), .F1(n45), 
    .Q1(tx_counter_0), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .INIT0_INITVAL(16'hAA00), 
    .INIT1_INITVAL(16'hAA00), .REG1_SD("VHI"), .REG0_SD("VHI"), 
    .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) SLICE_18( .M1(1'bX), 
    .A1(tx_counter_4), .B1(1'bX), .C1(1'bX), .D1(1'b1), .DI1(n41), .DI0(n42), 
    .A0(tx_counter_3), .B0(1'bX), .C0(1'bX), .D0(1'b1), .FCI(n10825), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_64MHz), .LSR(n7334), .FCO(n10826), 
    .F1(n41), .Q1(tx_counter_4), .F0(n42), .Q0(tx_counter_3));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_i_fifo_dc/SLICE_19 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_i_fifo_dc/w_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_fifo_dc/SLICE_20 ( .M1(1'bX), .A1(\subg_i_fifo_dc/wcount_1 ), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(\subg_i_fifo_dc/iwcount_1 ), 
    .DI0(\subg_i_fifo_dc/iwcount_0 ), .A0(\subg_i_fifo_dc/wcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_i_fifo_dc/w_gctr_ci ), 
    .M0(1'bX), .CE(\subg_i_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .FCO(\subg_i_fifo_dc/co0 ), .F1(\subg_i_fifo_dc/iwcount_1 ), 
    .Q1(\subg_i_fifo_dc/wcount_1 ), .F0(\subg_i_fifo_dc/iwcount_0 ), 
    .Q0(\subg_i_fifo_dc/wcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \subg_i_fifo_dc/SLICE_21 ( .M1(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(\subg_i_fifo_dc/iwcount_2 ), .A0(\subg_i_fifo_dc/wcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_i_fifo_dc/co0 ), .M0(1'bX), 
    .CE(\subg_i_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), 
    .Q1(), .F0(\subg_i_fifo_dc/iwcount_2 ), .Q0(\subg_i_fifo_dc/wcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_i_fifo_dc/SLICE_22 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_i_fifo_dc/r_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_i_fifo_dc/SLICE_23 ( .M1(1'bX), 
    .A1(\subg_i_fifo_dc/rcount_1 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\subg_i_fifo_dc/ircount_1 ), .DI0(\subg_i_fifo_dc/ircount_0 ), 
    .A0(\subg_i_fifo_dc/rcount_0 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_i_fifo_dc/r_gctr_ci ), .M0(1'bX), .CE(subg_i_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(\subg_i_fifo_dc/co0_1 ), .F1(\subg_i_fifo_dc/ircount_1 ), 
    .Q1(\subg_i_fifo_dc/rcount_1 ), .F0(\subg_i_fifo_dc/ircount_0 ), 
    .Q0(\subg_i_fifo_dc/rcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_i_fifo_dc/SLICE_24 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_i_fifo_dc/ircount_2 ), 
    .A0(\subg_i_fifo_dc/rcount_2 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_i_fifo_dc/co0_1 ), .M0(1'bX), .CE(subg_i_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .FCO(), .F1(), .Q1(), 
    .F0(\subg_i_fifo_dc/ircount_2 ), .Q0(\subg_i_fifo_dc/rcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_i_fifo_dc/SLICE_25 ( .M1(1'bX), .A1(\subg_i_fifo_dc/rden_i ), 
    .B1(\subg_i_fifo_dc/rden_i ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\subg_i_fifo_dc/cmp_ci ), .F1(), 
    .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_i_fifo_dc/SLICE_26 ( .M1(1'bX), .A1(\subg_i_fifo_dc/rcount_1 ), 
    .B1(\subg_i_fifo_dc/wcount_r1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\subg_i_fifo_dc/rcount_0 ), 
    .B0(\subg_i_fifo_dc/wcount_r0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_i_fifo_dc/cmp_ci ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_i_fifo_dc/co0_2 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \subg_i_fifo_dc/SLICE_27 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\subg_i_fifo_dc/empty_cmp_set ), 
    .B0(\subg_i_fifo_dc/empty_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_i_fifo_dc/co0_2 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_i_fifo_dc/empty_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h0000), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \subg_i_fifo_dc/SLICE_28 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_i_fifo_dc/empty_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_i_fifo_dc/empty_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(), .F1(), .Q1(), .F0(\subg_i_fifo_dc/empty_d ), .Q0(subg_i_empty));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_i_fifo_dc/SLICE_29 ( .M1(1'bX), .A1(\subg_i_fifo_dc/wren_i ), 
    .B1(\subg_i_fifo_dc/wren_i ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\subg_i_fifo_dc/cmp_ci_1 ), .F1(), 
    .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_i_fifo_dc/SLICE_30 ( .M1(1'bX), .A1(\subg_i_fifo_dc/wcount_1 ), 
    .B1(\subg_i_fifo_dc/rcount_w1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\subg_i_fifo_dc/wcount_0 ), 
    .B0(\subg_i_fifo_dc/rcount_w0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_i_fifo_dc/cmp_ci_1 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_i_fifo_dc/co0_3 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \subg_i_fifo_dc/SLICE_31 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\subg_i_fifo_dc/full_cmp_set ), 
    .B0(\subg_i_fifo_dc/full_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_i_fifo_dc/co0_3 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_i_fifo_dc/full_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \subg_i_fifo_dc/SLICE_32 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_i_fifo_dc/full_d ), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(\subg_i_fifo_dc/full_d_c ), .M0(1'bX), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), .Q1(), 
    .F0(\subg_i_fifo_dc/full_d ), .Q0(\subg_i_fifo_dc/Full ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_i_fifo_dc/SLICE_33 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_i_fifo_dc/w_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_fifo_dc/SLICE_34 ( .M1(1'bX), .A1(\wifi_i_fifo_dc/wcount_1 ), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(\wifi_i_fifo_dc/iwcount_1 ), 
    .DI0(\wifi_i_fifo_dc/iwcount_0 ), .A0(\wifi_i_fifo_dc/wcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_i_fifo_dc/w_gctr_ci ), 
    .M0(1'bX), .CE(\wifi_i_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .FCO(\wifi_i_fifo_dc/co0 ), .F1(\wifi_i_fifo_dc/iwcount_1 ), 
    .Q1(\wifi_i_fifo_dc/wcount_1 ), .F0(\wifi_i_fifo_dc/iwcount_0 ), 
    .Q0(\wifi_i_fifo_dc/wcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \wifi_i_fifo_dc/SLICE_35 ( .M1(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(\wifi_i_fifo_dc/iwcount_2 ), .A0(\wifi_i_fifo_dc/wcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_i_fifo_dc/co0 ), .M0(1'bX), 
    .CE(\wifi_i_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), 
    .Q1(), .F0(\wifi_i_fifo_dc/iwcount_2 ), .Q0(\wifi_i_fifo_dc/wcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_i_fifo_dc/SLICE_36 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_i_fifo_dc/r_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_i_fifo_dc/SLICE_37 ( .M1(1'bX), 
    .A1(\wifi_i_fifo_dc/rcount_1 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\wifi_i_fifo_dc/ircount_1 ), .DI0(\wifi_i_fifo_dc/ircount_0 ), 
    .A0(\wifi_i_fifo_dc/rcount_0 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_i_fifo_dc/r_gctr_ci ), .M0(1'bX), .CE(wifi_i_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(\wifi_i_fifo_dc/co0_1 ), .F1(\wifi_i_fifo_dc/ircount_1 ), 
    .Q1(\wifi_i_fifo_dc/rcount_1 ), .F0(\wifi_i_fifo_dc/ircount_0 ), 
    .Q0(\wifi_i_fifo_dc/rcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_i_fifo_dc/SLICE_38 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_i_fifo_dc/ircount_2 ), 
    .A0(\wifi_i_fifo_dc/rcount_2 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_i_fifo_dc/co0_1 ), .M0(1'bX), .CE(wifi_i_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .FCO(), .F1(), .Q1(), 
    .F0(\wifi_i_fifo_dc/ircount_2 ), .Q0(\wifi_i_fifo_dc/rcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_i_fifo_dc/SLICE_39 ( .M1(1'bX), .A1(n14347), .B1(n14347), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_i_fifo_dc/cmp_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_i_fifo_dc/SLICE_40 ( .M1(1'bX), .A1(\wifi_i_fifo_dc/rcount_1 ), 
    .B1(\wifi_i_fifo_dc/wcount_r1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\wifi_i_fifo_dc/rcount_0 ), 
    .B0(\wifi_i_fifo_dc/wcount_r0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_i_fifo_dc/cmp_ci ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_i_fifo_dc/co0_2 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \wifi_i_fifo_dc/SLICE_41 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_fifo_dc/empty_cmp_set ), 
    .B0(\wifi_i_fifo_dc/empty_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_i_fifo_dc/co0_2 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_i_fifo_dc/empty_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h0000), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_i_fifo_dc/SLICE_42 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_i_fifo_dc/empty_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_i_fifo_dc/empty_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(), .F1(), .Q1(), .F0(\wifi_i_fifo_dc/empty_d ), .Q0(wifi_i_empty));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_i_fifo_dc/SLICE_43 ( .M1(1'bX), .A1(\wifi_i_fifo_dc/wren_i ), 
    .B1(\wifi_i_fifo_dc/wren_i ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\wifi_i_fifo_dc/cmp_ci_1 ), .F1(), 
    .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_i_fifo_dc/SLICE_44 ( .M1(1'bX), .A1(\wifi_i_fifo_dc/wcount_1 ), 
    .B1(\wifi_i_fifo_dc/rcount_w1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\wifi_i_fifo_dc/wcount_0 ), 
    .B0(\wifi_i_fifo_dc/rcount_w0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_i_fifo_dc/cmp_ci_1 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_i_fifo_dc/co0_3 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \wifi_i_fifo_dc/SLICE_45 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_fifo_dc/full_cmp_set ), 
    .B0(\wifi_i_fifo_dc/full_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_i_fifo_dc/co0_3 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_i_fifo_dc/full_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \wifi_i_fifo_dc/SLICE_46 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_i_fifo_dc/full_d ), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(\wifi_i_fifo_dc/full_d_c ), .M0(1'bX), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), .Q1(), 
    .F0(\wifi_i_fifo_dc/full_d ), .Q0(\wifi_i_fifo_dc/Full ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_q_fifo_dc/SLICE_47 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_q_fifo_dc/w_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_fifo_dc/SLICE_48 ( .M1(1'bX), .A1(\subg_q_fifo_dc/wcount_1 ), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(\subg_q_fifo_dc/iwcount_1 ), 
    .DI0(\subg_q_fifo_dc/iwcount_0 ), .A0(\subg_q_fifo_dc/wcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_q_fifo_dc/w_gctr_ci ), 
    .M0(1'bX), .CE(\subg_q_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .FCO(\subg_q_fifo_dc/co0 ), .F1(\subg_q_fifo_dc/iwcount_1 ), 
    .Q1(\subg_q_fifo_dc/wcount_1 ), .F0(\subg_q_fifo_dc/iwcount_0 ), 
    .Q0(\subg_q_fifo_dc/wcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \subg_q_fifo_dc/SLICE_49 ( .M1(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(\subg_q_fifo_dc/iwcount_2 ), .A0(\subg_q_fifo_dc/wcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_q_fifo_dc/co0 ), .M0(1'bX), 
    .CE(\subg_q_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), 
    .Q1(), .F0(\subg_q_fifo_dc/iwcount_2 ), .Q0(\subg_q_fifo_dc/wcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_q_fifo_dc/SLICE_50 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_q_fifo_dc/r_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_q_fifo_dc/SLICE_51 ( .M1(1'bX), 
    .A1(\subg_q_fifo_dc/rcount_1 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\subg_q_fifo_dc/ircount_1 ), .DI0(\subg_q_fifo_dc/ircount_0 ), 
    .A0(\subg_q_fifo_dc/rcount_0 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_q_fifo_dc/r_gctr_ci ), .M0(1'bX), .CE(subg_q_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(\subg_q_fifo_dc/co0_1 ), .F1(\subg_q_fifo_dc/ircount_1 ), 
    .Q1(\subg_q_fifo_dc/rcount_1 ), .F0(\subg_q_fifo_dc/ircount_0 ), 
    .Q0(\subg_q_fifo_dc/rcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_q_fifo_dc/SLICE_52 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_q_fifo_dc/ircount_2 ), 
    .A0(\subg_q_fifo_dc/rcount_2 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_q_fifo_dc/co0_1 ), .M0(1'bX), .CE(subg_q_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .FCO(), .F1(), .Q1(), 
    .F0(\subg_q_fifo_dc/ircount_2 ), .Q0(\subg_q_fifo_dc/rcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_q_fifo_dc/SLICE_53 ( .M1(1'bX), .A1(\subg_q_fifo_dc/rden_i ), 
    .B1(\subg_q_fifo_dc/rden_i ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\subg_q_fifo_dc/cmp_ci ), .F1(), 
    .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_q_fifo_dc/SLICE_54 ( .M1(1'bX), .A1(\subg_q_fifo_dc/rcount_1 ), 
    .B1(\subg_q_fifo_dc/wcount_r1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\subg_q_fifo_dc/rcount_0 ), 
    .B0(\subg_q_fifo_dc/wcount_r0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_q_fifo_dc/cmp_ci ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_q_fifo_dc/co0_2 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \subg_q_fifo_dc/SLICE_55 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\subg_q_fifo_dc/empty_cmp_set ), 
    .B0(\subg_q_fifo_dc/empty_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_q_fifo_dc/co0_2 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_q_fifo_dc/empty_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h0000), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \subg_q_fifo_dc/SLICE_56 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_q_fifo_dc/empty_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\subg_q_fifo_dc/empty_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(), .F1(), .Q1(), .F0(\subg_q_fifo_dc/empty_d ), .Q0(subg_q_empty));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \subg_q_fifo_dc/SLICE_57 ( .M1(1'bX), .A1(\subg_q_fifo_dc/wren_i ), 
    .B1(\subg_q_fifo_dc/wren_i ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\subg_q_fifo_dc/cmp_ci_1 ), .F1(), 
    .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \subg_q_fifo_dc/SLICE_58 ( .M1(1'bX), .A1(\subg_q_fifo_dc/wcount_1 ), 
    .B1(\subg_q_fifo_dc/rcount_w1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\subg_q_fifo_dc/wcount_0 ), 
    .B0(\subg_q_fifo_dc/rcount_w0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_q_fifo_dc/cmp_ci_1 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\subg_q_fifo_dc/co0_3 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \subg_q_fifo_dc/SLICE_59 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\subg_q_fifo_dc/full_cmp_set ), 
    .B0(\subg_q_fifo_dc/full_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\subg_q_fifo_dc/co0_3 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\subg_q_fifo_dc/full_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \subg_q_fifo_dc/SLICE_60 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\subg_q_fifo_dc/full_d ), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(\subg_q_fifo_dc/full_d_c ), .M0(1'bX), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), .Q1(), 
    .F0(\subg_q_fifo_dc/full_d ), .Q0(\subg_q_fifo_dc/Full ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h56aa), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_61 ( .M1(1'bX), .A1(\i2c_slave/n10802 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/wb_adr_o_15 ), .DI1(\i2c_slave/n70 ), .DI0(\i2c_slave/n71 ), 
    .A0(\i2c_slave/n10804 ), .B0(\i2c_slave/n1524 ), .C0(\i2c_slave/n1527 ), 
    .D0(\i2c_slave/wb_adr_o_14 ), .FCI(\i2c_slave/n10838 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_210 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(), .F1(\i2c_slave/n70 ), .Q1(\i2c_slave/wb_adr_o_15 ), 
    .F0(\i2c_slave/n71 ), .Q0(\i2c_slave/wb_adr_o_14 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h56aa), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_62 ( .M1(1'bX), .A1(\i2c_slave/n10790 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/wb_adr_o_13 ), .DI1(\i2c_slave/n72 ), .DI0(\i2c_slave/n73 ), 
    .A0(\i2c_slave/n10792 ), .B0(\i2c_slave/n1524 ), .C0(\i2c_slave/n1527 ), 
    .D0(\i2c_slave/wb_adr_o_12 ), .FCI(\i2c_slave/n10837 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_210 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(\i2c_slave/n10838 ), .F1(\i2c_slave/n72 ), 
    .Q1(\i2c_slave/wb_adr_o_13 ), .F0(\i2c_slave/n73 ), 
    .Q0(\i2c_slave/wb_adr_o_12 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h56aa), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_63 ( .M1(1'bX), .A1(\i2c_slave/n10810 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/wb_adr_o_11 ), .DI1(\i2c_slave/n74 ), .DI0(\i2c_slave/n75 ), 
    .A0(\i2c_slave/n10812 ), .B0(\i2c_slave/n1524 ), .C0(\i2c_slave/n1527 ), 
    .D0(\i2c_slave/wb_adr_o_10 ), .FCI(\i2c_slave/n10836 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_210 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(\i2c_slave/n10837 ), .F1(\i2c_slave/n74 ), 
    .Q1(\i2c_slave/wb_adr_o_11 ), .F0(\i2c_slave/n75 ), 
    .Q0(\i2c_slave/wb_adr_o_10 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h56aa), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_64 ( .M1(1'bX), .A1(\i2c_slave/n10814 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/wb_adr_o_9 ), .DI1(\i2c_slave/n76 ), .DI0(\i2c_slave/n77 ), 
    .A0(\i2c_slave/n10800 ), .B0(\i2c_slave/n1524 ), .C0(\i2c_slave/n1527 ), 
    .D0(wb_adr_o_8), .FCI(\i2c_slave/n10835 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_210 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(\i2c_slave/n10836 ), .F1(\i2c_slave/n76 ), 
    .Q1(\i2c_slave/wb_adr_o_9 ), .F0(\i2c_slave/n77 ), .Q0(wb_adr_o_8));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h56aa), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_65 ( .M1(1'bX), .A1(\i2c_slave/n10802 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), .D1(wb_adr_o_7), 
    .DI1(\i2c_slave/n78 ), .DI0(\i2c_slave/n79 ), .A0(\i2c_slave/n10804 ), 
    .B0(\i2c_slave/n1524 ), .C0(\i2c_slave/n1527 ), .D0(wb_adr_o_6), 
    .FCI(\i2c_slave/n10834 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_202 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(\i2c_slave/n10835 ), .F1(\i2c_slave/n78 ), .Q1(wb_adr_o_7), 
    .F0(\i2c_slave/n79 ), .Q0(wb_adr_o_6));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h56aa), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_66 ( .M1(1'bX), .A1(\i2c_slave/n10790 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), .D1(wb_adr_o_5), 
    .DI1(\i2c_slave/n80 ), .DI0(\i2c_slave/n81 ), .A0(\i2c_slave/n10792 ), 
    .B0(\i2c_slave/n1524 ), .C0(\i2c_slave/n1527 ), .D0(wb_adr_o_4), 
    .FCI(\i2c_slave/n10833 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_202 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(\i2c_slave/n10834 ), .F1(\i2c_slave/n80 ), .Q1(wb_adr_o_5), 
    .F0(\i2c_slave/n81 ), .Q0(wb_adr_o_4));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h56aa), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_67 ( .M1(1'bX), .A1(\i2c_slave/n10810 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), .D1(wb_adr_o_3), 
    .DI1(\i2c_slave/n82 ), .DI0(\i2c_slave/n83 ), .A0(\i2c_slave/n10812 ), 
    .B0(\i2c_slave/n1524 ), .C0(\i2c_slave/n1527 ), .D0(wb_adr_o_2), 
    .FCI(\i2c_slave/n10832 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_202 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(\i2c_slave/n10833 ), .F1(\i2c_slave/n82 ), .Q1(wb_adr_o_3), 
    .F0(\i2c_slave/n83 ), .Q0(wb_adr_o_2));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'h74b8), .INIT1_INITVAL(16'h56aa), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_68 ( .M1(1'bX), .A1(\i2c_slave/n10814 ), 
    .B1(\i2c_slave/n1524 ), .C1(\i2c_slave/n1527 ), .D1(wb_adr_o_1), 
    .DI1(\i2c_slave/n84 ), .DI0(\i2c_slave/n85 ), .A0(wb_adr_o_0), 
    .B0(\i2c_slave/n14342 ), .C0(\i2c_slave/data_out_0 ), .D0(wb_ack_i), 
    .FCI(\i2c_slave/n10831 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_202 ), .CLK(int_clk_out), .LSR(1'bX), 
    .FCO(\i2c_slave/n10832 ), .F1(\i2c_slave/n84 ), .Q1(wb_adr_o_1), 
    .F0(\i2c_slave/n85 ), .Q0(wb_adr_o_0));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'hff00)) \i2c_slave/SLICE_69 ( 
    .M1(1'bX), .A1(\i2c_slave/n1527 ), .B1(\i2c_slave/n1524 ), .C1(1'bX), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\i2c_slave/n10831 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_q_fifo_dc/SLICE_70 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_q_fifo_dc/w_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_fifo_dc/SLICE_71 ( .M1(1'bX), .A1(\wifi_q_fifo_dc/wcount_1 ), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(\wifi_q_fifo_dc/iwcount_1 ), 
    .DI0(\wifi_q_fifo_dc/iwcount_0 ), .A0(\wifi_q_fifo_dc/wcount_0 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_q_fifo_dc/w_gctr_ci ), 
    .M0(1'bX), .CE(\wifi_q_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .FCO(\wifi_q_fifo_dc/co0 ), .F1(\wifi_q_fifo_dc/iwcount_1 ), 
    .Q1(\wifi_q_fifo_dc/wcount_1 ), .F0(\wifi_q_fifo_dc/iwcount_0 ), 
    .Q0(\wifi_q_fifo_dc/wcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("SIG"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \wifi_q_fifo_dc/SLICE_72 ( .M1(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(\wifi_q_fifo_dc/iwcount_2 ), .A0(\wifi_q_fifo_dc/wcount_2 ), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_q_fifo_dc/co0 ), .M0(1'bX), 
    .CE(\wifi_q_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), 
    .Q1(), .F0(\wifi_q_fifo_dc/iwcount_2 ), .Q0(\wifi_q_fifo_dc/wcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_q_fifo_dc/SLICE_73 ( .M1(1'bX), .A1(1'b1), .B1(1'b1), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'b1), 
    .D0(1'b1), .FCI(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_q_fifo_dc/r_gctr_ci ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'hAAAA), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_q_fifo_dc/SLICE_74 ( .M1(1'bX), 
    .A1(\wifi_q_fifo_dc/rcount_1 ), .B1(1'bX), .C1(1'b1), .D1(1'b1), 
    .DI1(\wifi_q_fifo_dc/ircount_1 ), .DI0(\wifi_q_fifo_dc/ircount_0 ), 
    .A0(\wifi_q_fifo_dc/rcount_0 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_q_fifo_dc/r_gctr_ci ), .M0(1'bX), .CE(wifi_q_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(\wifi_q_fifo_dc/co0_1 ), .F1(\wifi_q_fifo_dc/ircount_1 ), 
    .Q1(\wifi_q_fifo_dc/rcount_1 ), .F0(\wifi_q_fifo_dc/ircount_0 ), 
    .Q0(\wifi_q_fifo_dc/rcount_0 ));
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), 
    .INIT0_INITVAL(16'hAAAA), .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_q_fifo_dc/SLICE_75 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_q_fifo_dc/ircount_2 ), 
    .A0(\wifi_q_fifo_dc/rcount_2 ), .B0(1'bX), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_q_fifo_dc/co0_1 ), .M0(1'bX), .CE(wifi_q_empty), 
    .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .FCO(), .F1(), .Q1(), 
    .F0(\wifi_q_fifo_dc/ircount_2 ), .Q0(\wifi_q_fifo_dc/rcount_2 ));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_q_fifo_dc/SLICE_76 ( .M1(1'bX), .A1(\wifi_q_fifo_dc/rden_i ), 
    .B1(\wifi_q_fifo_dc/rden_i ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\wifi_q_fifo_dc/cmp_ci ), .F1(), 
    .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_q_fifo_dc/SLICE_77 ( .M1(1'bX), .A1(\wifi_q_fifo_dc/rcount_1 ), 
    .B1(\wifi_q_fifo_dc/wcount_r1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\wifi_q_fifo_dc/rcount_0 ), 
    .B0(\wifi_q_fifo_dc/wcount_r0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_q_fifo_dc/cmp_ci ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_q_fifo_dc/co0_2 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \wifi_q_fifo_dc/SLICE_78 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_q_fifo_dc/empty_cmp_set ), 
    .B0(\wifi_q_fifo_dc/empty_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_q_fifo_dc/co0_2 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_q_fifo_dc/empty_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), .REG0_REGSET("SET"), 
    .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h0000), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_q_fifo_dc/SLICE_79 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_q_fifo_dc/empty_d ), .A0(1'bX), 
    .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(\wifi_q_fifo_dc/empty_d_c ), 
    .M0(1'bX), .CE(1'bX), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), 
    .FCO(), .F1(), .Q1(), .F0(\wifi_q_fifo_dc/empty_d ), .Q0(wifi_q_empty));
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h0000), .INIT1_INITVAL(16'h66AA)) 
    \wifi_q_fifo_dc/SLICE_80 ( .M1(1'bX), .A1(\wifi_q_fifo_dc/wren_i ), 
    .B1(\wifi_q_fifo_dc/wren_i ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'b1), .D0(1'b1), .FCI(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .FCO(\wifi_q_fifo_dc/cmp_ci_1 ), .F1(), 
    .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'h99AA)) 
    \wifi_q_fifo_dc/SLICE_81 ( .M1(1'bX), .A1(\wifi_q_fifo_dc/wcount_1 ), 
    .B1(\wifi_q_fifo_dc/rcount_w1 ), .C1(1'b1), .D1(1'b1), .DI1(1'bX), 
    .DI0(1'bX), .A0(\wifi_q_fifo_dc/wcount_0 ), 
    .B0(\wifi_q_fifo_dc/rcount_w0 ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_q_fifo_dc/cmp_ci_1 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .FCO(\wifi_q_fifo_dc/co0_3 ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CCU2_INJECT1_0("NO"), .CCU2_INJECT1_1("NO"), 
    .INIT0_INITVAL(16'h99AA), .INIT1_INITVAL(16'hFF00)) 
    \wifi_q_fifo_dc/SLICE_82 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(1'bX), .A0(\wifi_q_fifo_dc/full_cmp_set ), 
    .B0(\wifi_q_fifo_dc/full_cmp_clr ), .C0(1'b1), .D0(1'b1), 
    .FCI(\wifi_q_fifo_dc/co0_3 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .FCO(\wifi_q_fifo_dc/full_d_c ), .F1(), .Q1(), .F0(), .Q0());
  SCCU2C #(.CLKMUX("SIG"), .CEMUX("VHI"), .CCU2_INJECT1_0("NO"), 
    .CCU2_INJECT1_1("NO"), .SRMODE("ASYNC"), .INIT0_INITVAL(16'h0000), 
    .INIT1_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \wifi_q_fifo_dc/SLICE_83 ( .M1(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'b1), 
    .D1(1'b1), .DI1(1'bX), .DI0(\wifi_q_fifo_dc/full_d ), .A0(1'bX), .B0(1'bX), 
    .C0(1'b1), .D0(1'b1), .FCI(\wifi_q_fifo_dc/full_d_c ), .M0(1'bX), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), .FCO(), .F1(), .Q1(), 
    .F0(\wifi_q_fifo_dc/full_d ), .Q0(\wifi_q_fifo_dc/Full ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hCCAC), .LUT1_INITVAL(16'hC8C8), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_84( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .B1(stm_fpga_spare5_c), .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .D1(1'bX), .DI1(1'bX), .DI0(n13400), .A0(bus_addressed), .B0(state_reg_0), 
    .C0(n13324), .D0(n14324), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_1 ), .CLK(int_clk_out), 
    .LSR(\i2c_slave/i2c_slave_inst/n6297 ), .OFX1(), .F1(n13324), .Q1(), 
    .OFX0(), .F0(n13400), .Q0(bus_addressed));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hFFFD), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \my_led/SLICE_85 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\my_led/n13348 ), 
    .B1(\my_led/n12946 ), .C1(\my_led/n12948 ), .D1(\my_led/n12942 ), 
    .DI1(1'bX), .DI0(\my_led/led_N_536 ), .A0(fpga_led_c), .B0(\my_led/n51 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n51 ), .Q1(), .OFX0(), 
    .F0(\my_led/led_N_536 ), .Q0(fpga_led_c));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), .REG0_REGSET("SET"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hFD0D), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_86 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/scl_o_next_N_961 ), 
    .A0(\i2c_slave/data_out_valid ), .B0(\i2c_slave/data_out_ready_reg ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_valid_reg ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_34 ), .CLK(int_clk_out), 
    .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/scl_o_next_N_961 ), .Q0(fpga_scl_out));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), .REG0_REGSET("SET"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hFACA), .LUT1_INITVAL(16'hB0B0), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_87 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .B1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .C1(state_reg_0), .D1(1'bX), 
    .DI1(1'bX), .DI0(\i2c_slave/i2c_slave_inst/sda_o_next_N_968 ), 
    .A0(state_reg_0), .B0(\i2c_slave/i2c_slave_inst/data_reg_7 ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .D0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_35 ), .CLK(int_clk_out), 
    .LSR(stm_fpga_spare5_c), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n6_adj_1177 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/sda_o_next_N_968 ), .Q0(fpga_sda_out));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h5073), .LUT1_INITVAL(16'h0404), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_88 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_0 ), 
    .B1(\i2c_slave/n14298 ), .C1(\i2c_slave/data_out_last ), .D1(1'bX), 
    .DI1(1'bX), .DI0(\i2c_slave/n14412 ), .A0(\i2c_slave/count_reg_0 ), 
    .B0(\i2c_slave/n1526 ), .C0(\i2c_slave/n14298 ), .D0(\i2c_slave/n1528 ), 
    .M0(\i2c_slave/n1525 ), .CE(\i2c_slave/int_clk_out_enable_157 ), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/n14412 ), .F0(), .Q0(\i2c_slave/count_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h8580), .LUT1_INITVAL(16'h6666), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_89 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_1 ), 
    .B1(\i2c_slave/count_reg_0 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/n11253 ), .A0(\i2c_slave/n581 ), .B0(\i2c_slave/n14277 ), 
    .C0(\i2c_slave/n3934 ), .D0(\i2c_slave/n14276 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_157 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n581 ), .Q1(), .OFX0(), .F0(\i2c_slave/n11253 ), 
    .Q0(\i2c_slave/count_reg_1 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8008), .LUT1_INITVAL(16'h6A00), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_90 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_2 ), 
    .B1(\i2c_slave/count_reg_1 ), .C1(\i2c_slave/count_reg_0 ), 
    .D1(\i2c_slave/n14277 ), .DI1(1'bX), .DI0(\i2c_slave/n3941 ), 
    .A0(\i2c_slave/n1528 ), .B0(\i2c_slave/n14298 ), .C0(\i2c_slave/n3 ), 
    .D0(\i2c_slave/count_reg_2 ), .M0(\i2c_slave/n3934 ), 
    .CE(\i2c_slave/int_clk_out_enable_157 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/n3941 ), .F0(), 
    .Q0(\i2c_slave/count_reg_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8882), .LUT1_INITVAL(16'h6A00), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_91 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_3 ), 
    .B1(\i2c_slave/count_reg_2 ), .C1(\i2c_slave/n14335 ), 
    .D1(\i2c_slave/n14277 ), .DI1(1'bX), .DI0(\i2c_slave/n3940 ), 
    .A0(\i2c_slave/n14276 ), .B0(\i2c_slave/count_reg_3 ), 
    .C0(\i2c_slave/n14336 ), .D0(\i2c_slave/count_reg_0 ), 
    .M0(\i2c_slave/n3934 ), .CE(\i2c_slave/int_clk_out_enable_157 ), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/n3940 ), .F0(), .Q0(\i2c_slave/count_reg_3 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hC084), .LUT1_INITVAL(16'h6A00), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_92 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_4 ), 
    .B1(\i2c_slave/count_reg_3 ), .C1(\i2c_slave/n14303 ), 
    .D1(\i2c_slave/n14277 ), .DI1(1'bX), .DI0(\i2c_slave/n11183 ), 
    .A0(\i2c_slave/n3 ), .B0(\i2c_slave/n14276 ), .C0(\i2c_slave/count_reg_4 ), 
    .D0(\i2c_slave/n14388 ), .M0(\i2c_slave/n3934 ), 
    .CE(\i2c_slave/int_clk_out_enable_157 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/n11183 ), .F0(), 
    .Q0(\i2c_slave/count_reg_4 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8882), .LUT1_INITVAL(16'h6A00), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_93 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_5 ), 
    .B1(\i2c_slave/count_reg_4 ), .C1(\i2c_slave/n14281 ), 
    .D1(\i2c_slave/n14277 ), .DI1(1'bX), .DI0(\i2c_slave/n3938 ), 
    .A0(\i2c_slave/n14276 ), .B0(\i2c_slave/count_reg_5 ), 
    .C0(\i2c_slave/n13090 ), .D0(\i2c_slave/n14378 ), .M0(\i2c_slave/n3934 ), 
    .CE(\i2c_slave/int_clk_out_enable_157 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/n3938 ), .F0(), 
    .Q0(\i2c_slave/count_reg_5 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8882), .LUT1_INITVAL(16'h6A00), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_94 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_6 ), 
    .B1(\i2c_slave/count_reg_5 ), .C1(\i2c_slave/n14272 ), 
    .D1(\i2c_slave/n14277 ), .DI1(1'bX), .DI0(\i2c_slave/n3937 ), 
    .A0(\i2c_slave/n14276 ), .B0(\i2c_slave/count_reg_6 ), 
    .C0(\i2c_slave/n13098 ), .D0(\i2c_slave/n3 ), .M0(\i2c_slave/n3934 ), 
    .CE(\i2c_slave/int_clk_out_enable_157 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/n3937 ), .F0(), 
    .Q0(\i2c_slave/count_reg_6 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hC084), .LUT1_INITVAL(16'h4888), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_95 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/count_reg_7 ), 
    .B1(\i2c_slave/n14277 ), .C1(\i2c_slave/count_reg_6 ), 
    .D1(\i2c_slave/n14267 ), .DI1(1'bX), .DI0(\i2c_slave/n11149 ), 
    .A0(\i2c_slave/n13214 ), .B0(\i2c_slave/n14276 ), 
    .C0(\i2c_slave/count_reg_7 ), .D0(\i2c_slave/n13212 ), 
    .M0(\i2c_slave/n3934 ), .CE(\i2c_slave/int_clk_out_enable_157 ), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/n11149 ), .F0(), .Q0(\i2c_slave/count_reg_7 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hD1C0), .LUT1_INITVAL(16'h0080), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_96 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .B1(mode_read_reg), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .D1(\i2c_slave/i2c_slave_inst/scl_i_reg ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/s_axis_data_tready_next_N_934 ), 
    .A0(state_reg_0), .B0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .C0(\i2c_slave/i2c_slave_inst/n6 ), .D0(\i2c_slave/i2c_slave_inst/n13244 ), 
    .M0(1'bX), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(\i2c_slave/i2c_slave_inst/n6297 ), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n13244 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/s_axis_data_tready_next_N_934 ), 
    .Q0(\i2c_slave/data_in_ready ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'h2000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \i2c_slave/SLICE_97 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/n2323 ), .A0(\i2c_slave/data_in_ready ), 
    .B0(\i2c_slave/data_in_valid_reg ), .C0(\i2c_slave/n1526 ), 
    .D0(\i2c_slave/n14340 ), .M0(1'bX), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_0), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n2323 ), 
    .Q0(\i2c_slave/data_in_reg_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_98 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\i2c_slave/n2323 ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_1), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_in_reg_1 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_99 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\i2c_slave/n2323 ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_2), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_in_reg_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_100 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\i2c_slave/n2323 ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_3), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_in_reg_3 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_101 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\i2c_slave/n2323 ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_4), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_in_reg_4 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_102 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\i2c_slave/n2323 ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_5), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_in_reg_5 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_103 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\i2c_slave/n2323 ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_6), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_in_reg_6 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_104 
    ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), 
    .D0(1'bX), .M0(\i2c_slave/n2323 ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(wb_dat_o_7), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_in_reg_7 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'h2222), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \i2c_slave/SLICE_105 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/n14339 ), .A0(\i2c_slave/data_in_ready ), 
    .B0(\i2c_slave/data_in_valid_reg ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(\i2c_slave/n12324 ), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\i2c_slave/n14339 ), 
    .Q0(\i2c_slave/data_in_valid_reg ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_106 ( 
    .M1(\i2c_slave/i2c_slave_inst/data_reg_1 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\i2c_slave/i2c_slave_inst/data_reg_0 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_195 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\i2c_slave/data_out_1 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_out_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_107 ( 
    .M1(\i2c_slave/i2c_slave_inst/data_reg_3 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\i2c_slave/i2c_slave_inst/data_reg_2 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_195 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\i2c_slave/data_out_3 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_out_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_108 ( 
    .M1(\i2c_slave/i2c_slave_inst/data_reg_5 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\i2c_slave/i2c_slave_inst/data_reg_4 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_195 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\i2c_slave/data_out_5 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_out_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_109 ( 
    .M1(\i2c_slave/i2c_slave_inst/data_reg_7 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\i2c_slave/i2c_slave_inst/data_reg_6 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_195 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\i2c_slave/data_out_7 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/data_out_6 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .REG0_REGSET("SET"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hF040), .LUT1_INITVAL(16'hEFFF), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_110 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14375 ), 
    .B1(\i2c_slave/i2c_slave_inst/n14372 ), .C1(state_reg_0), 
    .D1(\i2c_slave/i2c_slave_inst/data_valid_reg ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/n7314 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14367 ), .B0(fpga_scl_out), 
    .C0(\i2c_slave/data_out_last ), .D0(\i2c_slave/i2c_slave_inst/n12664 ), 
    .M0(1'bX), .CE(1'bX), .CLK(int_clk_out), .LSR(n14324), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n12664 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n7314 ), .Q0(\i2c_slave/data_out_last ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hEEEE), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \i2c_slave/SLICE_111 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/data_out_ready_next ), .A0(\i2c_slave/n1528 ), 
    .B0(\i2c_slave/n1525 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_out_ready_next ), .Q0(\i2c_slave/data_out_ready_reg ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hAACA), .LUT1_INITVAL(16'h2222), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_112 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/data_out_valid ), 
    .B1(\i2c_slave/data_out_ready_reg ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/m_axis_data_tvalid_next ), 
    .A0(\i2c_slave/i2c_slave_inst/data_out_reg_valid_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/n14372 ), 
    .C0(\i2c_slave/i2c_slave_inst/n6480 ), .D0(n14324), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n14372 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/m_axis_data_tvalid_next ), 
    .Q0(\i2c_slave/data_out_valid ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hEFFE), .LUT1_INITVAL(16'hFEFD), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_113 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/bit_count_reg_1 ), 
    .B1(\i2c_slave/i2c_slave_inst/n4111 ), 
    .C1(\i2c_slave/i2c_slave_inst/start_bit ), 
    .D1(\i2c_slave/i2c_slave_inst/n14308 ), 
    .DI1(\i2c_slave/i2c_slave_inst/bit_count_next_1 ), 
    .DI0(\i2c_slave/i2c_slave_inst/bit_count_next_0 ), 
    .A0(\i2c_slave/i2c_slave_inst/start_bit ), 
    .B0(\i2c_slave/i2c_slave_inst/n4111 ), 
    .C0(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D0(\i2c_slave/i2c_slave_inst/bit_count_reg_0 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_180 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/bit_count_next_1 ), 
    .Q1(\i2c_slave/i2c_slave_inst/bit_count_reg_1 ), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/bit_count_next_0 ), 
    .Q0(\i2c_slave/i2c_slave_inst/bit_count_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFEFD), .LUT1_INITVAL(16'h4040), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_114 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(sda_i_reg), 
    .B1(\i2c_slave/i2c_slave_inst/last_sda_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/scl_i_reg ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/bit_count_next_2 ), 
    .A0(\i2c_slave/i2c_slave_inst/bit_count_reg_2 ), 
    .B0(\i2c_slave/i2c_slave_inst/n4111 ), 
    .C0(\i2c_slave/i2c_slave_inst/start_bit ), 
    .D0(\i2c_slave/i2c_slave_inst/n4_adj_1178 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_180 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/start_bit ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/bit_count_next_2 ), 
    .Q0(\i2c_slave/i2c_slave_inst/bit_count_reg_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'h2221), .LUT1_INITVAL(16'hFCFD), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_115 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/bit_count_reg_2 ), 
    .B1(\i2c_slave/i2c_slave_inst/bit_count_reg_1 ), 
    .C1(\i2c_slave/i2c_slave_inst/bit_count_reg_0 ), 
    .D1(\i2c_slave/i2c_slave_inst/bit_count_reg_3 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/n9276 ), 
    .A0(\i2c_slave/i2c_slave_inst/bit_count_reg_3 ), 
    .B0(\i2c_slave/i2c_slave_inst/n4111 ), 
    .C0(\i2c_slave/i2c_slave_inst/bit_count_reg_2 ), 
    .D0(\i2c_slave/i2c_slave_inst/n4_adj_1178 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_181 ), .CLK(int_clk_out), 
    .LSR(\i2c_slave/i2c_slave_inst/start_bit ), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n4_adj_1178 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n9276 ), 
    .Q0(\i2c_slave/i2c_slave_inst/bit_count_reg_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0200), .LUT1_INITVAL(16'h4F4F), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_116 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C1(fpga_scl_out), 
    .D1(1'bX), .DI1(1'bX), .DI0(\i2c_slave/i2c_slave_inst/n12272 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14318 ), .B0(n14324), 
    .C0(\i2c_slave/i2c_slave_inst/n14372 ), 
    .D0(\i2c_slave/i2c_slave_inst/n12668 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_25 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n14318 ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n12272 ), 
    .Q0(\i2c_slave/i2c_slave_inst/data_out_reg_valid_reg ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hF808), .LUT1_INITVAL(16'h2222), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_117 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_0 ), 
    .A0(sda_i_reg), .B0(\i2c_slave/i2c_slave_inst/n14374 ), .C0(state_reg_0), 
    .D0(\i2c_slave/i2c_slave_inst/n3050 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n14374 ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_0 ), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEA40), .LUT1_INITVAL(16'hA200), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_118 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/data_reg_0 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_1 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14368 ), .C0(\i2c_slave/data_in_reg_1 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_reg_0 ), 
    .M0(\i2c_slave/i2c_slave_inst/n13424 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_1 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_1 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEA40), .LUT1_INITVAL(16'hA200), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_119 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/data_reg_1 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_2 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14368 ), .C0(\i2c_slave/data_in_reg_2 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_reg_1 ), 
    .M0(\i2c_slave/i2c_slave_inst/n13424 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_2 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEA40), .LUT1_INITVAL(16'hA200), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_120 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/data_reg_2 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_3 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14368 ), .C0(\i2c_slave/data_in_reg_3 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_reg_2 ), 
    .M0(\i2c_slave/i2c_slave_inst/n13424 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_3 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_3 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEA40), .LUT1_INITVAL(16'hA200), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_121 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/data_reg_3 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_4 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14368 ), .C0(\i2c_slave/data_in_reg_4 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_reg_3 ), 
    .M0(\i2c_slave/i2c_slave_inst/n13424 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_4 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_4 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEA40), .LUT1_INITVAL(16'hA200), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_122 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/data_reg_4 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_5 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14368 ), .C0(\i2c_slave/data_in_reg_5 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_reg_4 ), 
    .M0(\i2c_slave/i2c_slave_inst/n13424 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_5 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_5 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEA40), .LUT1_INITVAL(16'hA200), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_123 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/data_reg_5 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_6 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14368 ), .C0(\i2c_slave/data_in_reg_6 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_reg_5 ), 
    .M0(\i2c_slave/i2c_slave_inst/n13424 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_6 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_6 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEA40), .LUT1_INITVAL(16'hA200), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_124 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/data_reg_6 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_7 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14368 ), .C0(\i2c_slave/data_in_reg_7 ), 
    .D0(\i2c_slave/i2c_slave_inst/data_reg_6 ), 
    .M0(\i2c_slave/i2c_slave_inst/n13424 ), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/data_next_7_N_843_7 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/data_reg_7 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h00D7), .LUT1_INITVAL(16'hBBBB), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_125 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .B1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(\i2c_slave/i2c_slave_inst/n12249 ), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), .B0(sda_i_reg), 
    .C0(\i2c_slave/i2c_slave_inst/last_sda_i_reg ), 
    .D0(\i2c_slave/i2c_slave_inst/n14369 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_36 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n14369 ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n12249 ), 
    .Q0(\i2c_slave/i2c_slave_inst/data_valid_reg ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .REG0_REGSET("SET"), .REG1_REGSET("SET"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_128 ( 
    .M1(\i2c_slave/i2c_slave_inst/scl_i_filter_0 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(fpga_scl_in), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\i2c_slave/i2c_slave_inst/scl_i_filter_1 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/scl_i_filter_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .REG0_REGSET("SET"), .REG1_REGSET("SET"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_129 ( 
    .M1(\i2c_slave/i2c_slave_inst/scl_i_filter_2 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\i2c_slave/i2c_slave_inst/scl_i_filter_1 ), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\i2c_slave/i2c_slave_inst/scl_i_filter_3 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/scl_i_filter_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8000), 
    .LUT1_INITVAL(16'h8001), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_130 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/i2c_slave_inst/scl_i_filter_1 ), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_filter_3 ), 
    .C1(\i2c_slave/i2c_slave_inst/scl_i_filter_0 ), 
    .D1(\i2c_slave/i2c_slave_inst/scl_i_filter_2 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/scl_i_reg_N_956 ), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_filter_1 ), 
    .B0(\i2c_slave/i2c_slave_inst/scl_i_filter_2 ), 
    .C0(\i2c_slave/i2c_slave_inst/scl_i_filter_0 ), 
    .D0(\i2c_slave/i2c_slave_inst/scl_i_filter_3 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_21 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/int_clk_out_enable_21 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/scl_i_reg_N_956 ), 
    .Q0(\i2c_slave/i2c_slave_inst/scl_i_reg ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .REG0_REGSET("SET"), .REG1_REGSET("SET"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_131 ( 
    .M1(\i2c_slave/i2c_slave_inst/sda_i_filter_0 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(fpga_sda_in), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\i2c_slave/i2c_slave_inst/sda_i_filter_1 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/sda_i_filter_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .REG0_REGSET("SET"), .REG1_REGSET("SET"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_132 ( 
    .M1(\i2c_slave/i2c_slave_inst/sda_i_filter_2 ), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\i2c_slave/i2c_slave_inst/sda_i_filter_1 ), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\i2c_slave/i2c_slave_inst/sda_i_filter_3 ), .OFX0(), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/sda_i_filter_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'h01F1), .LUT1_INITVAL(16'hCACA), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_133 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14406 ), 
    .B1(\i2c_slave/i2c_slave_inst/n13386 ), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/n11155 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14370 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14373 ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14178 ), .M0(state_reg_0), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(\i2c_slave/i2c_slave_inst/n12184 ), .OFX1(), .F1(), 
    .Q1(), .OFX0(\i2c_slave/i2c_slave_inst/n11155 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/state_reg_1 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hFCAC), .LUT1_INITVAL(16'hFC74), 
    .REG0_SD("VHI"), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_134 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .B1(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .C1(\i2c_slave/i2c_slave_inst/n14296 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14322 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/n14235 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14320 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14321 ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .D0(\i2c_slave/i2c_slave_inst/state_reg_2 ), .M0(state_reg_0), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(\i2c_slave/i2c_slave_inst/n12184 ), .OFX1(), .F1(), 
    .Q1(), .OFX0(\i2c_slave/i2c_slave_inst/n14235 ), .F0(), 
    .Q0(\i2c_slave/i2c_slave_inst/state_reg_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hEAAA), .LUT1_INITVAL(16'hFDFC), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/SLICE_136 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n14328 ), .B1(\i2c_slave/n5080 ), .C1(\i2c_slave/n11557 ), 
    .D1(\i2c_slave/n13196 ), .DI1(\i2c_slave/n12054 ), .DI0(\i2c_slave/n5053 ), 
    .A0(\i2c_slave/n5052 ), .B0(\i2c_slave/int_clk_out_enable_12 ), 
    .C0(\i2c_slave/n14278 ), .D0(\i2c_slave/n1525 ), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), 
    .F1(\i2c_slave/n12054 ), .Q1(\i2c_slave/n1525 ), .OFX0(), 
    .F0(\i2c_slave/n5053 ), .Q0(\i2c_slave/n1524 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hEECE), .LUT1_INITVAL(16'hF222), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    \i2c_slave/SLICE_137 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n1527 ), .B1(wb_ack_i), .C1(\i2c_slave/n14339 ), 
    .D1(\i2c_slave/n14344 ), .DI1(\i2c_slave/n5085 ), .DI0(\i2c_slave/n5083 ), 
    .A0(\i2c_slave/n12856 ), .B0(\i2c_slave/n1554 ), .C0(\i2c_slave/n14339 ), 
    .D0(\i2c_slave/n14298 ), .M0(1'bX), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(stm_fpga_spare5_c), .OFX1(), .F1(\i2c_slave/n5085 ), 
    .Q1(\i2c_slave/n1527 ), .OFX0(), .F0(\i2c_slave/n5083 ), 
    .Q0(\i2c_slave/n1526 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .REG1_REGSET("SET"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hECA0), .LUT1_INITVAL(16'hEEEA), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \i2c_slave/SLICE_138 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n12648 ), .B1(\i2c_slave/n1526 ), .C1(\i2c_slave/n12071 ), 
    .D1(\i2c_slave/n14371 ), .DI1(\i2c_slave/n12291 ), .DI0(\i2c_slave/n5087 ), 
    .A0(\i2c_slave/n1528 ), .B0(\i2c_slave/data_out_valid ), 
    .C0(\i2c_slave/n14275 ), .D0(\i2c_slave/n1529 ), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), 
    .F1(\i2c_slave/n12291 ), .Q1(\i2c_slave/n1529 ), .OFX0(), 
    .F0(\i2c_slave/n5087 ), .Q0(\i2c_slave/n1528 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_141( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(n14917), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_86 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n14917), 
    .Q0(\lvds_rx_09_inst/match_count_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h7080), .LUT1_INITVAL(16'h7080), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_142 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sample_count_4 ), .B1(\lvds_rx_09_inst/n14282 ), 
    .C1(n14294), .D1(\lvds_rx_09_inst/sample_count_5 ), 
    .DI1(\lvds_rx_09_inst/sample_count_next_5 ), 
    .DI0(\lvds_rx_09_inst/sample_count_next_4 ), .A0(sample_count_3), 
    .B0(n14304), .C0(n14294), .D0(\lvds_rx_09_inst/sample_count_4 ), .M0(1'bX), 
    .CE(sdr_rxclk_c_enable_88), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/sample_count_next_5 ), 
    .Q1(\lvds_rx_09_inst/sample_count_5 ), .OFX0(), 
    .F0(\lvds_rx_09_inst/sample_count_next_4 ), 
    .Q0(\lvds_rx_09_inst/sample_count_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_143 ( .M1(w_lvds_rx_09_d0), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(w_lvds_rx_09_d1), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\lvds_rx_09_inst/sr_1 ), .OFX0(), .F0(), .Q0(\lvds_rx_09_inst/sr_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_144 ( .M1(\lvds_rx_09_inst/sr_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_0 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_3 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_145 ( .M1(\lvds_rx_09_inst/sr_3 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_2 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_5 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_146 ( .M1(\lvds_rx_09_inst/sr_5 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_4 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_7 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_6 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_147 ( .M1(\lvds_rx_09_inst/sr_7 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_6 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_9 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_8 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_148 ( .M1(\lvds_rx_09_inst/sr_9 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_8 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_11 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_10 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_149 ( .M1(\lvds_rx_09_inst/sr_11 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_10 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_13 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_12 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_150 ( .M1(\lvds_rx_09_inst/sr_13 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_12 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_15 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_14 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_151 ( .M1(sr_16), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\lvds_rx_09_inst/sr_15 ), .CE(1'bX), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\lvds_rx_09_inst/sr_18 ), .OFX0(), .F0(), .Q0(\lvds_rx_09_inst/sr_17 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_152 ( .M1(\lvds_rx_09_inst/sr_18 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_17 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_20 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_19 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_153 ( .M1(\lvds_rx_09_inst/sr_20 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_19 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_22 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_154 ( .M1(\lvds_rx_09_inst/sr_22 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_21 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_24 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_23 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_155 ( .M1(\lvds_rx_09_inst/sr_24 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_23 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_26 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_25 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_156 ( .M1(\lvds_rx_09_inst/sr_26 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_25 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_28 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_27 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_157 ( .M1(\lvds_rx_09_inst/sr_28 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_27 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_30 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_29 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_158 ( .M1(\lvds_rx_09_inst/sr_30 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_09_inst/sr_29 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_09_inst/sr_32 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_09_inst/sr_31 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0008), .LUT1_INITVAL(16'h0008), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_159 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/n13106 ), .B1(\lvds_rx_24_inst/n11 ), 
    .C1(\lvds_rx_24_inst/n14357 ), .D1(\lvds_rx_24_inst/sr_16 ), 
    .DI1(\lvds_rx_24_inst/match_count_next_1 ), 
    .DI0(\lvds_rx_24_inst/match_count_next_0 ), .A0(\lvds_rx_24_inst/n13114 ), 
    .B0(\lvds_rx_24_inst/n11 ), .C0(\lvds_rx_24_inst/n14357 ), 
    .D0(\lvds_rx_24_inst/sr_16 ), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_82 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/match_count_next_1 ), 
    .Q1(\lvds_rx_24_inst/match_count_1 ), .OFX0(), 
    .F0(\lvds_rx_24_inst/match_count_next_0 ), 
    .Q0(\lvds_rx_24_inst/match_count_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0000), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \lvds_rx_24_inst/SLICE_160 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\n14917\000/BUF0 ), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_82 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\n14917\000/BUF0 ), 
    .Q0(\lvds_rx_24_inst/match_count_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hF7F7), .LUT1_INITVAL(16'h0100), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \lvds_rx_24_inst/SLICE_161 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\lvds_rx_24_inst/sr_31 ), 
    .B1(\lvds_rx_24_inst/sr_17 ), .C1(\lvds_rx_24_inst/sr_1 ), 
    .D1(\lvds_rx_24_inst/sr_32 ), .DI1(1'bX), 
    .DI0(\lvds_rx_24_inst/r_candidate_offset_next_N_1098 ), 
    .A0(\lvds_rx_24_inst/sr_15 ), .B0(\lvds_rx_24_inst/n9573 ), 
    .C0(\lvds_rx_24_inst/sr_16 ), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_5 ), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_24_inst/n9573 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/r_candidate_offset_next_N_1098 ), 
    .Q0(\lvds_rx_24_inst/r_candidate_offset ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h7080), .LUT1_INITVAL(16'h7080), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_162 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sample_count_4 ), .B1(\lvds_rx_24_inst/n14283 ), 
    .C1(n14284), .D1(\lvds_rx_24_inst/sample_count_5 ), 
    .DI1(\lvds_rx_24_inst/sample_count_next_5 ), 
    .DI0(\lvds_rx_24_inst/sample_count_next_4 ), .A0(sample_count_3_adj_1184), 
    .B0(n14305), .C0(n14284), .D0(\lvds_rx_24_inst/sample_count_4 ), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/sample_count_next_5 ), 
    .Q1(\lvds_rx_24_inst/sample_count_5 ), .OFX0(), 
    .F0(\lvds_rx_24_inst/sample_count_next_4 ), 
    .Q0(\lvds_rx_24_inst/sample_count_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_163 ( .M1(w_lvds_rx_24_d0), .FXA(1'bX), .FXB(1'bX), 
    .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(w_lvds_rx_24_d1), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\lvds_rx_24_inst/sr_1 ), .OFX0(), .F0(), .Q0(\lvds_rx_24_inst/sr_0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_164 ( .M1(\lvds_rx_24_inst/sr_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_0 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_3 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_165 ( .M1(\lvds_rx_24_inst/sr_3 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_2 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_5 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_4 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_166 ( .M1(\lvds_rx_24_inst/sr_5 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_4 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_7 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_6 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_167 ( .M1(\lvds_rx_24_inst/sr_7 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_6 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_9 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_8 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_168 ( .M1(\lvds_rx_24_inst/sr_9 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_8 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_11 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_10 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_169 ( .M1(\lvds_rx_24_inst/sr_11 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_10 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_13 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_12 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_170 ( .M1(\lvds_rx_24_inst/sr_13 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_12 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_15 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_14 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_171 ( .M1(\lvds_rx_24_inst/sr_15 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_14 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_17 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_16 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_172 ( .M1(\lvds_rx_24_inst/sr_17 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_16 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_19 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_18 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_173 ( .M1(\lvds_rx_24_inst/sr_19 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_18 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_21 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_20 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_174 ( .M1(\lvds_rx_24_inst/sr_21 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_20 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_23 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_22 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_175 ( .M1(\lvds_rx_24_inst/sr_23 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_22 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_25 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_24 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_176 ( .M1(\lvds_rx_24_inst/sr_25 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_24 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_27 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_26 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_177 ( .M1(\lvds_rx_24_inst/sr_27 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_26 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_29 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_28 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_178 ( .M1(\lvds_rx_24_inst/sr_29 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/sr_28 ), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(\lvds_rx_24_inst/sr_31 ), .OFX0(), .F0(), 
    .Q0(\lvds_rx_24_inst/sr_30 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0004), .LUT1_INITVAL(16'h0400), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_180( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n102), 
    .B1(real_candidate), .C1(r_state_1), .D1(n13080), .DI1(match_count_next_1), 
    .DI0(match_count_next_0), .A0(n12902), .B0(n14316), .C0(candidate_sr_30), 
    .D0(n12896), .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_86 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(match_count_next_1), 
    .Q1(match_count_1), .OFX0(), .F0(match_count_next_0), .Q0(match_count_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hACAA), .LUT1_INITVAL(16'h0200), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_181( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .D1(state_reg_0), .DI1(1'bX), 
    .DI0(n13402), .A0(mode_read_reg), .B0(sda_i_reg), .C0(n14299), .D0(n12584), 
    .M0(1'bX), .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_29 ), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(n12584), .Q1(), .OFX0(), 
    .F0(n13402), .Q0(mode_read_reg));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_182 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n134 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n162 ), .DI0(\my_led/n163 ), .A0(\my_led/n135 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n162 ), 
    .Q1(\my_led/counter_1 ), .OFX0(), .F0(\my_led/n163 ), 
    .Q0(\my_led/counter_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_183 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n132 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n160 ), .DI0(\my_led/n161 ), .A0(\my_led/n133 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n160 ), 
    .Q1(\my_led/counter_3 ), .OFX0(), .F0(\my_led/n161 ), 
    .Q0(\my_led/counter_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_184 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n130 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n158 ), .DI0(\my_led/n159 ), .A0(\my_led/n131 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n158 ), 
    .Q1(\my_led/counter_5 ), .OFX0(), .F0(\my_led/n159 ), 
    .Q0(\my_led/counter_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_185 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n128 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n156 ), .DI0(\my_led/n157 ), .A0(\my_led/n129 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n156 ), 
    .Q1(\my_led/counter_7 ), .OFX0(), .F0(\my_led/n157 ), 
    .Q0(\my_led/counter_6 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_186 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n126 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n154 ), .DI0(\my_led/n155 ), .A0(\my_led/n127 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n154 ), 
    .Q1(\my_led/counter_9 ), .OFX0(), .F0(\my_led/n155 ), 
    .Q0(\my_led/counter_8 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_187 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n124 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n152 ), .DI0(\my_led/n153 ), .A0(\my_led/n125 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n152 ), 
    .Q1(\my_led/counter_11 ), .OFX0(), .F0(\my_led/n153 ), 
    .Q0(\my_led/counter_10 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_188 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n122 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n150 ), .DI0(\my_led/n151 ), .A0(\my_led/n123 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n150 ), 
    .Q1(\my_led/counter_13 ), .OFX0(), .F0(\my_led/n151 ), 
    .Q0(\my_led/counter_12 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_189 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n120 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n148 ), .DI0(\my_led/n149 ), .A0(\my_led/n121 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n148 ), 
    .Q1(\my_led/counter_15 ), .OFX0(), .F0(\my_led/n149 ), 
    .Q0(\my_led/counter_14 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_190 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n118 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n146 ), .DI0(\my_led/n147 ), .A0(\my_led/n119 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n146 ), 
    .Q1(\my_led/counter_17 ), .OFX0(), .F0(\my_led/n147 ), 
    .Q0(\my_led/counter_16 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_191 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n116 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n144 ), .DI0(\my_led/n145 ), .A0(\my_led/n117 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n144 ), 
    .Q1(\my_led/counter_19 ), .OFX0(), .F0(\my_led/n145 ), 
    .Q0(\my_led/counter_18 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_192 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n114 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n142 ), .DI0(\my_led/n143 ), .A0(\my_led/n115 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n142 ), 
    .Q1(\my_led/counter_21 ), .OFX0(), .F0(\my_led/n143 ), 
    .Q0(\my_led/counter_20 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_193 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n112 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n140 ), .DI0(\my_led/n141 ), .A0(\my_led/n113 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n140 ), 
    .Q1(\my_led/counter_23 ), .OFX0(), .F0(\my_led/n141 ), 
    .Q0(\my_led/counter_22 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8888), 
    .REG1_SD("VHI"), .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \my_led/SLICE_194 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n110 ), .B1(\my_led/n51 ), .C1(1'bX), .D1(1'bX), 
    .DI1(\my_led/n138 ), .DI0(\my_led/n139 ), .A0(\my_led/n111 ), 
    .B0(\my_led/n51 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(fpga_led_N_383), .OFX1(), .F1(\my_led/n138 ), 
    .Q1(\my_led/counter_25 ), .OFX0(), .F0(\my_led/n139 ), 
    .Q0(\my_led/counter_24 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hA3AF), .LUT1_INITVAL(16'hEEEE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_195( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(r_state_1), .B1(r_state_0), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(n13401), .A0(r_candidate_offset), .B0(n13204), 
    .C0(n14365), .D0(n11488), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_2 ), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(n14365), .Q1(), .OFX0(), .F0(n13401), .Q0(r_candidate_offset));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h2222), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1)) \lvds_rx_09_inst/SLICE_196 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(n14315), .B1(\lvds_rx_09_inst/valid_candidate_N_1125 ), 
    .C1(real_candidate), .D1(1'bX), .DI1(1'bX), 
    .DI0(\lvds_rx_09_inst/r_state_next_0 ), 
    .A0(\lvds_rx_09_inst/sdr_rxclk_c_enable_2 ), .B0(r_state_1), .C0(1'bX), 
    .D0(1'bX), .M0(r_state_0), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(\lvds_rx_09_inst/r_state_next_0 ), .F0(), 
    .Q0(r_state_0));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'h0040), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \lvds_rx_09_inst/SLICE_197 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(n14315), 
    .B1(\lvds_rx_09_inst/valid_candidate_N_1125 ), .C1(real_candidate), 
    .D1(1'bX), .DI1(1'bX), .DI0(\lvds_rx_09_inst/n5716 ), 
    .A0(\lvds_rx_09_inst/n14364 ), .B0(\lvds_rx_09_inst/n12718 ), 
    .C0(\lvds_rx_09_inst/n13296 ), .D0(n14315), .M0(r_state_1), .CE(1'bX), 
    .CLK(sdr_rxclk_c), .LSR(r_state_0), .OFX1(), .F1(), .Q1(), 
    .OFX0(\lvds_rx_09_inst/n5716 ), .F0(), .Q0(r_state_1));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hECEC), .REG0_SD("VHI"), .CHECK_DI0(1'b1)) 
    \lvds_rx_24_inst/SLICE_198 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\lvds_rx_24_inst/r_state_next_0 ), .A0(r_state_0_adj_1181), 
    .B0(\lvds_rx_24_inst/sdr_rxclk_c_enable_5 ), .C0(\lvds_rx_24_inst/n9592 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/r_state_next_0 ), 
    .Q0(r_state_0_adj_1181));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .LUT0_INITVAL(16'hCAC0), .LUT1_INITVAL(16'h0E0E), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \lvds_rx_24_inst/SLICE_199 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\lvds_rx_24_inst/match_count_2 ), 
    .B1(\lvds_rx_24_inst/match_count_1 ), .C1(n15), .D1(1'bX), .DI1(1'bX), 
    .DI0(\lvds_rx_24_inst/n5848 ), .A0(\lvds_rx_24_inst/n12642 ), 
    .B0(\lvds_rx_24_inst/n9592 ), .C0(r_state_1_adj_1180), 
    .D0(\lvds_rx_24_inst/real_candidate ), .M0(1'bX), .CE(1'bX), 
    .CLK(sdr_rxclk_c), .LSR(r_state_0_adj_1181), .OFX1(), 
    .F1(\lvds_rx_24_inst/n12642 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n5848 ), .Q0(r_state_1_adj_1180));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_200( .M1(wb_dat_o_1), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_150), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg0_1), .OFX0(), .F0(), .Q0(reg0_0));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_201( .M1(wb_dat_o_3), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_150), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg0_3), .OFX0(), .F0(), .Q0(reg0_2));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_202( .M1(wb_dat_o_5), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_4), 
    .CE(int_clk_out_enable_150), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg0_5), .OFX0(), .F0(), .Q0(reg0_4));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_203( .M1(wb_dat_o_7), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_6), 
    .CE(int_clk_out_enable_150), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg0_7), .OFX0(), .F0(), .Q0(reg0_6));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_204( .M1(wb_dat_o_1), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_164), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg1_1), .OFX0(), .F0(), .Q0(reg1_0));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_205( .M1(wb_dat_o_3), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_164), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg1_3), .OFX0(), .F0(), .Q0(reg1_2));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_206( .M1(wb_dat_o_5), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_4), 
    .CE(int_clk_out_enable_164), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg1_5), .OFX0(), .F0(), .Q0(reg1_4));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_207( .M1(wb_dat_o_7), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_6), 
    .CE(int_clk_out_enable_164), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg1_7), .OFX0(), .F0(), .Q0(reg1_6));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_208( .M1(wb_dat_o_1), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_171), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg2_1), .OFX0(), .F0(), .Q0(reg2_0));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_209( .M1(wb_dat_o_3), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_171), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg2_3), .OFX0(), .F0(), .Q0(reg2_2));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_210( .M1(wb_dat_o_5), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_4), 
    .CE(int_clk_out_enable_171), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg2_5), .OFX0(), .F0(), .Q0(reg2_4));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_211( .M1(wb_dat_o_7), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_6), 
    .CE(int_clk_out_enable_171), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(reg2_7), .OFX0(), .F0(), .Q0(reg2_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0E0E), .LUT1_INITVAL(16'h0880), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_212( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n14315), .B1(n14365), 
    .C1(sample_count_0), .D1(sample_count_1), .DI1(sample_count_next_1), 
    .DI0(sample_count_next_0), .A0(r_state_1), .B0(r_state_0), 
    .C0(sample_count_0), .D0(1'bX), .M0(1'bX), .CE(sdr_rxclk_c_enable_88), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(sample_count_next_1), 
    .Q1(sample_count_1), .OFX0(), .F0(sample_count_next_0), 
    .Q0(sample_count_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0880), .LUT1_INITVAL(16'h0880), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_213( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n14315), .B1(n14365), 
    .C1(n14304), .D1(sample_count_3), .DI1(sample_count_next_3), 
    .DI0(sample_count_next_2), .A0(n14315), .B0(n14365), .C0(n14337), 
    .D0(sample_count_2), .M0(1'bX), .CE(sdr_rxclk_c_enable_88), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(sample_count_next_3), 
    .Q1(sample_count_3), .OFX0(), .F0(sample_count_next_2), 
    .Q0(sample_count_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h7080), .LUT1_INITVAL(16'h4888), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_214( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(sample_count_7), 
    .B1(n14294), .C1(sample_count_6), .D1(n14268), .DI1(sample_count_next_7), 
    .DI0(\lvds_rx_09_inst/sample_count_next_6 ), 
    .A0(\lvds_rx_09_inst/sample_count_5 ), .B0(\lvds_rx_09_inst/n14273 ), 
    .C0(n14294), .D0(sample_count_6), .M0(1'bX), .CE(sdr_rxclk_c_enable_88), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(sample_count_next_7), 
    .Q1(sample_count_7), .OFX0(), .F0(\lvds_rx_09_inst/sample_count_next_6 ), 
    .Q0(sample_count_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0E0E), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_215( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(sample_count_next_0_adj_1192), .A0(r_state_1_adj_1180), 
    .B0(r_state_0_adj_1181), .C0(sample_count_0_adj_1187), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(sample_count_next_0_adj_1192), .Q0(sample_count_0_adj_1187));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0880), .LUT1_INITVAL(16'hFFDF), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_216( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\lvds_rx_24_inst/n13280 ), .B1(\lvds_rx_24_inst/n12254 ), 
    .C1(sample_count_1_adj_1186), .D1(sample_count_7_adj_1182), .DI1(1'bX), 
    .DI0(sample_count_next_1_adj_1191), .A0(n15), .B0(n14360), 
    .C0(sample_count_0_adj_1187), .D0(sample_count_1_adj_1186), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(n15), .Q1(), .OFX0(), 
    .F0(sample_count_next_1_adj_1191), .Q0(sample_count_1_adj_1186));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0880), .LUT1_INITVAL(16'h8888), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_217( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(sample_count_1_adj_1186), .B1(sample_count_0_adj_1187), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(sample_count_next_2_adj_1190), 
    .A0(n15), .B0(n14360), .C0(n14338), .D0(sample_count_2_adj_1185), 
    .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(n14338), .Q1(), .OFX0(), 
    .F0(sample_count_next_2_adj_1190), .Q0(sample_count_2_adj_1185));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0880), .LUT1_INITVAL(16'hEEEE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_218( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(r_state_1_adj_1180), .B1(r_state_0_adj_1181), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(sample_count_next_3_adj_1189), .A0(n15), 
    .B0(n14360), .C0(n14305), .D0(sample_count_3_adj_1184), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(n14360), .Q1(), .OFX0(), 
    .F0(sample_count_next_3_adj_1189), .Q0(sample_count_3_adj_1184));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h7080), .LUT1_INITVAL(16'h8000), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \lvds_rx_24_inst/SLICE_219 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(sample_count_2_adj_1185), .B1(n14338), 
    .C1(\lvds_rx_24_inst/sample_count_4 ), .D1(sample_count_3_adj_1184), 
    .DI1(1'bX), .DI0(\lvds_rx_24_inst/sample_count_next_6 ), 
    .A0(\lvds_rx_24_inst/sample_count_5 ), .B0(\lvds_rx_24_inst/n14274 ), 
    .C0(n14284), .D0(sample_count_6_adj_1183), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n14274 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/sample_count_next_6 ), .Q0(sample_count_6_adj_1183));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h4888), .LUT1_INITVAL(16'hE0E0), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_220( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(r_state_1_adj_1180), .B1(r_state_0_adj_1181), .C1(n15), 
    .D1(1'bX), .DI1(1'bX), .DI0(sample_count_next_7_adj_1188), 
    .A0(sample_count_7_adj_1182), .B0(n14284), .C0(sample_count_6_adj_1183), 
    .D0(n14269), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(n14284), .Q1(), .OFX0(), 
    .F0(sample_count_next_7_adj_1188), .Q0(sample_count_7_adj_1182));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .REG0_REGSET("SET"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8000), 
    .LUT1_INITVAL(16'h8001), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_221 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/i2c_slave_inst/sda_i_filter_0 ), 
    .B1(\i2c_slave/i2c_slave_inst/sda_i_filter_3 ), 
    .C1(\i2c_slave/i2c_slave_inst/sda_i_filter_1 ), 
    .D1(\i2c_slave/i2c_slave_inst/sda_i_filter_2 ), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/sda_i_reg_N_943 ), 
    .A0(\i2c_slave/i2c_slave_inst/sda_i_filter_1 ), 
    .B0(\i2c_slave/i2c_slave_inst/sda_i_filter_2 ), 
    .C0(\i2c_slave/i2c_slave_inst/sda_i_filter_0 ), 
    .D0(\i2c_slave/i2c_slave_inst/sda_i_filter_3 ), .M0(1'bX), 
    .CE(\i2c_slave/i2c_slave_inst/int_clk_out_enable_22 ), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/int_clk_out_enable_22 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/sda_i_reg_N_943 ), 
    .Q0(sda_i_reg));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDDDD), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_222( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(ufl_p7_sel_7_N_35_0), 
    .A0(stm_fpga_spare5_c), .B0(wb_dat_o_0), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(int_clk_out_enable_128), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(ufl_p7_sel_7_N_35_0), .Q0(spi1_test_pattern_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDDDD), .LUT1_INITVAL(16'hDDDD), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    SLICE_224( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(stm_fpga_spare5_c), 
    .B1(wb_dat_o_3), .C1(1'bX), .D1(1'bX), 
    .DI1(tx_lvds_test_pattern_31_N_119_27), 
    .DI0(tx_lvds_test_pattern_31_N_119_26), .A0(stm_fpga_spare5_c), 
    .B0(wb_dat_o_2), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(int_clk_out_enable_128), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), 
    .F1(tx_lvds_test_pattern_31_N_119_27), .Q1(spi1_test_pattern_3), .OFX0(), 
    .F0(tx_lvds_test_pattern_31_N_119_26), .Q0(spi1_test_pattern_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDDDD), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_226( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(spi3_test_pattern_15_N_83_13), .A0(stm_fpga_spare5_c), 
    .B0(wb_dat_o_5), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(int_clk_out_enable_128), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(spi3_test_pattern_15_N_83_13), 
    .Q0(spi1_test_pattern_5));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDDDD), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_228( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(tx_lvds_test_pattern_31_N_119_31), .A0(stm_fpga_spare5_c), 
    .B0(wb_dat_o_7), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(int_clk_out_enable_128), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(tx_lvds_test_pattern_31_N_119_31), 
    .Q0(spi1_test_pattern_7));
  SLOGICB #(.M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hDDDD), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_M1(1'b1), .CHECK_CE(1'b1)) SLICE_230( 
    .M1(tx_lvds_test_pattern_31_N_119_26), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(tx_lvds_test_pattern_31_N_119_25), .A0(stm_fpga_spare5_c), 
    .B0(wb_dat_o_1), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(int_clk_out_enable_121), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(spi1_test_pattern_10), .OFX0(), .F0(tx_lvds_test_pattern_31_N_119_25), 
    .Q0(spi1_test_pattern_9));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hDDDD), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_232( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(tx_lvds_test_pattern_31_N_119_28), .A0(stm_fpga_spare5_c), 
    .B0(wb_dat_o_4), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(int_clk_out_enable_121), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(tx_lvds_test_pattern_31_N_119_28), 
    .Q0(spi1_test_pattern_12));
  SLOGICB #(.M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hDDDD), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_M1(1'b1), .CHECK_CE(1'b1)) SLICE_234( 
    .M1(tx_lvds_test_pattern_31_N_119_31), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(tx_lvds_test_pattern_31_N_119_6), .A0(stm_fpga_spare5_c), 
    .B0(wb_dat_o_6), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(int_clk_out_enable_121), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(spi1_test_pattern_15), .OFX0(), .F0(tx_lvds_test_pattern_31_N_119_6), 
    .Q0(spi1_test_pattern_14));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_235( .M1(tx_lvds_test_pattern_31_N_119_25), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(ufl_p7_sel_7_N_35_0), .CE(int_clk_out_enable_114), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(spi2_test_pattern_1), .OFX0(), .F0(), 
    .Q0(spi2_test_pattern_0));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_236( .M1(tx_lvds_test_pattern_31_N_119_27), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_26), .CE(int_clk_out_enable_114), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(spi2_test_pattern_3), 
    .OFX0(), .F0(), .Q0(spi2_test_pattern_2));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_238( .M1(tx_lvds_test_pattern_31_N_119_6), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(spi3_test_pattern_15_N_83_13), .CE(int_clk_out_enable_114), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(spi2_test_pattern_6), 
    .OFX0(), .F0(), .Q0(spi2_test_pattern_5));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_241( .M1(tx_lvds_test_pattern_31_N_119_26), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_25), .CE(int_clk_out_enable_106), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(spi2_test_pattern_10), 
    .OFX0(), .F0(), .Q0(spi2_test_pattern_9));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_242( .M1(tx_lvds_test_pattern_31_N_119_28), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_27), .CE(int_clk_out_enable_106), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(spi2_test_pattern_12), 
    .OFX0(), .F0(), .Q0(spi2_test_pattern_11));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_245( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_31), .CE(int_clk_out_enable_106), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(spi2_test_pattern_15));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_249( .M1(wb_dat_o_4), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_3), 
    .CE(int_clk_out_enable_99), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(spi3_test_pattern_4), .OFX0(), .F0(), 
    .Q0(spi3_test_pattern_3));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_256( .M1(wb_dat_o_4), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_3), 
    .CE(int_clk_out_enable_91), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(spi3_test_pattern_12), .OFX0(), .F0(), 
    .Q0(spi3_test_pattern_11));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_258( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_6), .CE(int_clk_out_enable_91), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(spi3_test_pattern_14));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_259( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_31), .CE(int_clk_out_enable_92), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(spi3_test_pattern_15));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_263( .M1(tx_lvds_test_pattern_31_N_119_28), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_27), .CE(int_clk_out_enable_84), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(spi4_test_pattern_4), 
    .OFX0(), .F0(), .Q0(spi4_test_pattern_3));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_270( .M1(tx_lvds_test_pattern_31_N_119_28), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_27), .CE(int_clk_out_enable_76), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(spi4_test_pattern_12), 
    .OFX0(), .F0(), .Q0(spi4_test_pattern_11));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_272( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_6), .CE(int_clk_out_enable_76), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(spi4_test_pattern_14));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_273( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_7), .CE(int_clk_out_enable_77), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(spi4_test_pattern_15));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_274( .M1(wb_dat_o_1), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_27), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(spi_test_pattern_enable_1), .OFX0(), .F0(), 
    .Q0(spi_test_pattern_enable_0));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_275( .M1(wb_dat_o_3), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_27), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(spi_test_pattern_enable_3), .OFX0(), .F0(), 
    .Q0(spi_test_pattern_enable_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hDCCC), .LUT1_INITVAL(16'h2020), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_277 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(sda_i_reg), 
    .B1(\i2c_slave/i2c_slave_inst/last_sda_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/scl_i_reg ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\i2c_slave/i2c_slave_inst/state_next_0 ), 
    .A0(\i2c_slave/i2c_slave_inst/n14329 ), 
    .B0(\i2c_slave/i2c_slave_inst/start_bit ), 
    .C0(\i2c_slave/i2c_slave_inst/n3800 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14326 ), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n14329 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/state_next_0 ), .Q0(state_reg_0));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_279( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_0), .CE(int_clk_out_enable_32), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(subg_delay_loadn));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_fifo_dc/SLICE_281 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_i_fifo_dc/rcount_1 ), .B1(\subg_i_fifo_dc/rcount_2 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\subg_i_fifo_dc/r_gdata_1 ), 
    .DI0(\subg_i_fifo_dc/r_gdata_0 ), .A0(\subg_i_fifo_dc/rcount_0 ), 
    .B0(\subg_i_fifo_dc/rcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(subg_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\subg_i_fifo_dc/r_gdata_1 ), .Q1(\subg_i_fifo_dc/r_gcount_1 ), .OFX0(), 
    .F0(\subg_i_fifo_dc/r_gdata_0 ), .Q0(\subg_i_fifo_dc/r_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_i_fifo_dc/SLICE_282 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_i_fifo_dc/rcount_2 ), 
    .CE(subg_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(), .Q0(\subg_i_fifo_dc/r_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_fifo_dc/SLICE_283 ( 
    .M1(\subg_i_fifo_dc/r_gcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_i_fifo_dc/r_gcount_0 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\subg_i_fifo_dc/r_gcount_w1 ), .OFX0(), .F0(), 
    .Q0(\subg_i_fifo_dc/r_gcount_w0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_fifo_dc/SLICE_284 ( 
    .M1(\subg_i_fifo_dc/r_gcount_w0 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_i_fifo_dc/r_gcount_2 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\subg_i_fifo_dc/r_gcount_w20 ), .OFX0(), .F0(), 
    .Q0(\subg_i_fifo_dc/r_gcount_w2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_fifo_dc/SLICE_285 ( 
    .M1(\subg_i_fifo_dc/r_gcount_w2 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_i_fifo_dc/r_gcount_w1 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\subg_i_fifo_dc/r_gcount_w22 ), .OFX0(), .F0(), 
    .Q0(\subg_i_fifo_dc/r_gcount_w21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_i_fifo_dc/SLICE_286 ( 
    .M1(\subg_i_fifo_dc/rcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_i_fifo_dc/rcount_0 ), 
    .CE(subg_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(\subg_i_fifo_dc/rptr_1 ), .OFX0(), .F0(), 
    .Q0(\subg_i_fifo_dc/rptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_fifo_dc/SLICE_288 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_i_fifo_dc/wcount_1 ), .B1(\subg_i_fifo_dc/wcount_2 ), .C1(1'bX), 
    .D1(1'bX), .DI1(\subg_i_fifo_dc/w_gdata_1 ), 
    .DI0(\subg_i_fifo_dc/w_gdata_0 ), .A0(\subg_i_fifo_dc/wcount_0 ), 
    .B0(\subg_i_fifo_dc/wcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_i_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\subg_i_fifo_dc/w_gdata_1 ), .Q1(\subg_i_fifo_dc/w_gcount_1 ), .OFX0(), 
    .F0(\subg_i_fifo_dc/w_gdata_0 ), .Q0(\subg_i_fifo_dc/w_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \subg_i_fifo_dc/SLICE_289 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_i_fifo_dc/wcount_2 ), .CE(\subg_i_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\subg_i_fifo_dc/w_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_i_fifo_dc/SLICE_290 ( .M1(\subg_i_fifo_dc/w_gcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_i_fifo_dc/w_gcount_0 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_i_fifo_dc/w_gcount_r1 ), .OFX0(), 
    .F0(), .Q0(\subg_i_fifo_dc/w_gcount_r0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_i_fifo_dc/SLICE_291 ( .M1(\subg_i_fifo_dc/w_gcount_r0 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_i_fifo_dc/w_gcount_2 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_i_fifo_dc/w_gcount_r20 ), .OFX0(), 
    .F0(), .Q0(\subg_i_fifo_dc/w_gcount_r2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_i_fifo_dc/SLICE_292 ( .M1(\subg_i_fifo_dc/w_gcount_r2 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_i_fifo_dc/w_gcount_r1 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_i_fifo_dc/w_gcount_r22 ), .OFX0(), 
    .F0(), .Q0(\subg_i_fifo_dc/w_gcount_r21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_fifo_dc/SLICE_293 ( .M1(\subg_i_fifo_dc/wcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_i_fifo_dc/wcount_0 ), .CE(\subg_i_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\subg_i_fifo_dc/wptr_1 ), .OFX0(), .F0(), .Q0(\subg_i_fifo_dc/wptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'hEEEE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \subg_i_spi/SLICE_295 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\subg_i_spi/bit_counter_2 ), 
    .B1(\subg_i_spi/bit_counter_1 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_i_spi/bit_counter_5_N_1168_0 ), .A0(\subg_i_spi/bit_counter_0 ), 
    .B0(shift_reg_15__N_1175), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_80MHz), .LSR(shift_reg_15__N_1166), .OFX1(), 
    .F1(\subg_i_spi/n13130 ), .Q1(), .OFX0(), 
    .F0(\subg_i_spi/bit_counter_5_N_1168_0 ), .Q0(\subg_i_spi/bit_counter_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_i_spi/SLICE_296 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_i_spi/bit_counter_1 ), 
    .B1(\subg_i_spi/bit_counter_0 ), .C1(\subg_i_spi/bit_counter_2 ), 
    .D1(1'bX), .DI1(\subg_i_spi/n6384 ), .DI0(\subg_i_spi/n6382 ), 
    .A0(\subg_i_spi/bit_counter_1 ), .B0(\subg_i_spi/bit_counter_0 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(shift_reg_15__N_1175), 
    .CLK(internal_80MHz), .LSR(shift_reg_15__N_1166), .OFX1(), 
    .F1(\subg_i_spi/n6384 ), .Q1(\subg_i_spi/bit_counter_2 ), .OFX0(), 
    .F0(\subg_i_spi/n6382 ), .Q0(\subg_i_spi/bit_counter_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_i_spi/SLICE_297 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(\subg_i_spi/n6380 ), .A0(\subg_i_spi/bit_counter_1 ), 
    .B0(\subg_i_spi/bit_counter_0 ), .C0(\subg_i_spi/bit_counter_3 ), 
    .D0(\subg_i_spi/bit_counter_2 ), .M0(1'bX), .CE(shift_reg_15__N_1175), 
    .CLK(internal_80MHz), .LSR(shift_reg_15__N_1166), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\subg_i_spi/n6380 ), .Q0(\subg_i_spi/bit_counter_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hFEF1), .LUT1_INITVAL(16'h0202), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_298( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(stm_fpga_spare1_c), .B1(subg_i_empty), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_i_spi/bit_counter_5_N_1144_4 ), .A0(\subg_i_spi/bit_counter_3 ), 
    .B0(\subg_i_spi/n14314 ), .C0(shift_reg_15__N_1166), 
    .D0(\subg_i_spi/bit_counter_4 ), .M0(1'bX), .CE(internal_80MHz_enable_19), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), .F1(shift_reg_15__N_1166), 
    .Q1(), .OFX0(), .F0(\subg_i_spi/bit_counter_5_N_1144_4 ), 
    .Q0(\subg_i_spi/bit_counter_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hFE01), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_i_spi/SLICE_299 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_i_spi/bit_counter_1 ), .B1(\subg_i_spi/bit_counter_0 ), 
    .C1(\subg_i_spi/bit_counter_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_i_spi/n6376 ), .A0(\subg_i_spi/bit_counter_3 ), 
    .B0(\subg_i_spi/n14314 ), .C0(\subg_i_spi/bit_counter_4 ), 
    .D0(\subg_i_spi/bit_counter_5 ), .M0(1'bX), .CE(shift_reg_15__N_1175), 
    .CLK(internal_80MHz), .LSR(shift_reg_15__N_1166), .OFX1(), 
    .F1(\subg_i_spi/n14314 ), .Q1(), .OFX0(), .F0(\subg_i_spi/n6376 ), 
    .Q0(\subg_i_spi/bit_counter_5 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_spi/SLICE_300 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi1_sck_N_394_1), .B1(\subg_i_spi/shift_reg_2 ), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), 
    .DI1(\subg_i_spi/shift_reg_15_N_1126_1 ), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_0 ), .A0(spi1_sck_N_394_0), 
    .B0(\subg_i_spi/shift_reg_1 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_i_spi/shift_reg_15_N_1126_1 ), 
    .Q1(\subg_i_spi/shift_reg_1 ), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_0 ), .Q0(\subg_i_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_spi/SLICE_301 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi1_sck_N_394_3), .B1(\subg_i_spi/shift_reg_4 ), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), 
    .DI1(\subg_i_spi/shift_reg_15_N_1126_3 ), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_2 ), .A0(spi1_sck_N_394_2), 
    .B0(\subg_i_spi/shift_reg_3 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_i_spi/shift_reg_15_N_1126_3 ), 
    .Q1(\subg_i_spi/shift_reg_3 ), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_2 ), .Q0(\subg_i_spi/shift_reg_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_spi/SLICE_302 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi1_sck_N_394_5), .B1(\subg_i_spi/shift_reg_6 ), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), 
    .DI1(\subg_i_spi/shift_reg_15_N_1126_5 ), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_4 ), .A0(spi1_sck_N_394_4), 
    .B0(\subg_i_spi/shift_reg_5 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_i_spi/shift_reg_15_N_1126_5 ), 
    .Q1(\subg_i_spi/shift_reg_5 ), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_4 ), .Q0(\subg_i_spi/shift_reg_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_spi/SLICE_303 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi1_sck_N_394_7), .B1(\subg_i_spi/shift_reg_8 ), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), 
    .DI1(\subg_i_spi/shift_reg_15_N_1126_7 ), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_6 ), .A0(spi1_sck_N_394_6), 
    .B0(\subg_i_spi/shift_reg_7 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_i_spi/shift_reg_15_N_1126_7 ), 
    .Q1(\subg_i_spi/shift_reg_7 ), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_6 ), .Q0(\subg_i_spi/shift_reg_6 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_spi/SLICE_304 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi1_sck_N_394_9), .B1(\subg_i_spi/shift_reg_10 ), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), 
    .DI1(\subg_i_spi/shift_reg_15_N_1126_9 ), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_8 ), .A0(spi1_sck_N_394_8), 
    .B0(\subg_i_spi/shift_reg_9 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_i_spi/shift_reg_15_N_1126_9 ), 
    .Q1(\subg_i_spi/shift_reg_9 ), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_8 ), .Q0(\subg_i_spi/shift_reg_8 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_spi/SLICE_305 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi1_sck_N_394_11), .B1(\subg_i_spi/shift_reg_12 ), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), 
    .DI1(\subg_i_spi/shift_reg_15_N_1126_11 ), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_10 ), .A0(spi1_sck_N_394_10), 
    .B0(\subg_i_spi/shift_reg_11 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_i_spi/shift_reg_15_N_1126_11 ), 
    .Q1(\subg_i_spi/shift_reg_11 ), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_10 ), .Q0(\subg_i_spi/shift_reg_10 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_i_spi/SLICE_306 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi1_sck_N_394_13), .B1(\subg_i_spi/shift_reg_14 ), 
    .C1(shift_reg_15__N_1175), .D1(1'bX), 
    .DI1(\subg_i_spi/shift_reg_15_N_1126_13 ), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_12 ), .A0(spi1_sck_N_394_12), 
    .B0(\subg_i_spi/shift_reg_13 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(\subg_i_spi/shift_reg_15_N_1126_13 ), 
    .Q1(\subg_i_spi/shift_reg_13 ), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_12 ), .Q0(\subg_i_spi/shift_reg_12 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_307( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(subg_i_fifo_data_out_14), .B1(spi1_test_pattern_14), 
    .C1(spi_test_pattern_enable_0), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_i_spi/shift_reg_15_N_1126_14 ), .A0(spi1_sck_N_394_14), 
    .B0(\subg_i_spi/shift_reg_15 ), .C0(shift_reg_15__N_1175), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_19), .CLK(internal_80MHz), .LSR(1'bX), 
    .OFX1(), .F1(spi1_sck_N_394_14), .Q1(), .OFX0(), 
    .F0(\subg_i_spi/shift_reg_15_N_1126_14 ), .Q0(\subg_i_spi/shift_reg_14 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hCACA), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_308( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(spi1_sck_N_394_15), .A0(subg_i_fifo_data_out_15), 
    .B0(spi1_test_pattern_15), .C0(spi_test_pattern_enable_0), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_20), .CLK(internal_80MHz), 
    .LSR(shift_reg_15__N_1175), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_15), .Q0(\subg_i_spi/shift_reg_15 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_q_fifo_dc/SLICE_309 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_q_fifo_dc/rcount_1 ), .B1(\subg_q_fifo_dc/rcount_2 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\subg_q_fifo_dc/r_gdata_1 ), 
    .DI0(\subg_q_fifo_dc/r_gdata_0 ), .A0(\subg_q_fifo_dc/rcount_0 ), 
    .B0(\subg_q_fifo_dc/rcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(subg_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\subg_q_fifo_dc/r_gdata_1 ), .Q1(\subg_q_fifo_dc/r_gcount_1 ), .OFX0(), 
    .F0(\subg_q_fifo_dc/r_gdata_0 ), .Q0(\subg_q_fifo_dc/r_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_q_fifo_dc/SLICE_310 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_q_fifo_dc/rcount_2 ), 
    .CE(subg_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(), .Q0(\subg_q_fifo_dc/r_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_q_fifo_dc/SLICE_311 ( 
    .M1(\subg_q_fifo_dc/r_gcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_q_fifo_dc/r_gcount_0 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\subg_q_fifo_dc/r_gcount_w1 ), .OFX0(), .F0(), 
    .Q0(\subg_q_fifo_dc/r_gcount_w0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_q_fifo_dc/SLICE_312 ( 
    .M1(\subg_q_fifo_dc/r_gcount_w0 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_q_fifo_dc/r_gcount_2 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\subg_q_fifo_dc/r_gcount_w20 ), .OFX0(), .F0(), 
    .Q0(\subg_q_fifo_dc/r_gcount_w2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \subg_q_fifo_dc/SLICE_313 ( 
    .M1(\subg_q_fifo_dc/r_gcount_w2 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_q_fifo_dc/r_gcount_w1 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\subg_q_fifo_dc/r_gcount_w22 ), .OFX0(), .F0(), 
    .Q0(\subg_q_fifo_dc/r_gcount_w21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \subg_q_fifo_dc/SLICE_314 ( 
    .M1(\subg_q_fifo_dc/rcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\subg_q_fifo_dc/rcount_0 ), 
    .CE(subg_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(\subg_q_fifo_dc/rptr_1 ), .OFX0(), .F0(), 
    .Q0(\subg_q_fifo_dc/rptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_fifo_dc/SLICE_316 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_q_fifo_dc/wcount_1 ), .B1(\subg_q_fifo_dc/wcount_2 ), .C1(1'bX), 
    .D1(1'bX), .DI1(\subg_q_fifo_dc/w_gdata_1 ), 
    .DI0(\subg_q_fifo_dc/w_gdata_0 ), .A0(\subg_q_fifo_dc/wcount_0 ), 
    .B0(\subg_q_fifo_dc/wcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\subg_q_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\subg_q_fifo_dc/w_gdata_1 ), .Q1(\subg_q_fifo_dc/w_gcount_1 ), .OFX0(), 
    .F0(\subg_q_fifo_dc/w_gdata_0 ), .Q0(\subg_q_fifo_dc/w_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \subg_q_fifo_dc/SLICE_317 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_q_fifo_dc/wcount_2 ), .CE(\subg_q_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\subg_q_fifo_dc/w_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_q_fifo_dc/SLICE_318 ( .M1(\subg_q_fifo_dc/w_gcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_q_fifo_dc/w_gcount_0 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_q_fifo_dc/w_gcount_r1 ), .OFX0(), 
    .F0(), .Q0(\subg_q_fifo_dc/w_gcount_r0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_q_fifo_dc/SLICE_319 ( .M1(\subg_q_fifo_dc/w_gcount_r0 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_q_fifo_dc/w_gcount_2 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_q_fifo_dc/w_gcount_r20 ), .OFX0(), 
    .F0(), .Q0(\subg_q_fifo_dc/w_gcount_r2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \subg_q_fifo_dc/SLICE_320 ( .M1(\subg_q_fifo_dc/w_gcount_r2 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_q_fifo_dc/w_gcount_r1 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\subg_q_fifo_dc/w_gcount_r22 ), .OFX0(), 
    .F0(), .Q0(\subg_q_fifo_dc/w_gcount_r21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_fifo_dc/SLICE_321 ( .M1(\subg_q_fifo_dc/wcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\subg_q_fifo_dc/wcount_0 ), .CE(\subg_q_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\subg_q_fifo_dc/wptr_1 ), .OFX0(), .F0(), .Q0(\subg_q_fifo_dc/wptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'hEEEE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \subg_q_spi/SLICE_323 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\subg_q_spi/bit_counter_0 ), 
    .B1(\subg_q_spi/bit_counter_3 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_q_spi/bit_counter_5_N_1168_0 ), .A0(\subg_q_spi/bit_counter_0 ), 
    .B0(shift_reg_15__N_1175_adj_1193), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(internal_80MHz), .LSR(n14288), .OFX1(), 
    .F1(\subg_q_spi/n13124 ), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/bit_counter_5_N_1168_0 ), .Q0(\subg_q_spi/bit_counter_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \subg_q_spi/SLICE_324 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_q_spi/bit_counter_1 ), 
    .B1(\subg_q_spi/bit_counter_0 ), .C1(\subg_q_spi/bit_counter_2 ), 
    .D1(1'bX), .DI1(\subg_q_spi/n6374 ), .DI0(\subg_q_spi/n6372 ), 
    .A0(\subg_q_spi/bit_counter_1 ), .B0(\subg_q_spi/bit_counter_0 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(shift_reg_15__N_1175_adj_1193), 
    .CLK(internal_80MHz), .LSR(n14288), .OFX1(), .F1(\subg_q_spi/n6374 ), 
    .Q1(\subg_q_spi/bit_counter_2 ), .OFX0(), .F0(\subg_q_spi/n6372 ), 
    .Q0(\subg_q_spi/bit_counter_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .LUT1_INITVAL(16'hFFFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_q_spi/SLICE_325 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_q_spi/bit_counter_1 ), .B1(\subg_q_spi/bit_counter_0 ), 
    .C1(\subg_q_spi/bit_counter_3 ), .D1(\subg_q_spi/bit_counter_2 ), 
    .DI1(1'bX), .DI0(\subg_q_spi/n6370 ), .A0(\subg_q_spi/bit_counter_1 ), 
    .B0(\subg_q_spi/bit_counter_0 ), .C0(\subg_q_spi/bit_counter_3 ), 
    .D0(\subg_q_spi/bit_counter_2 ), .M0(1'bX), 
    .CE(shift_reg_15__N_1175_adj_1193), .CLK(internal_80MHz), .LSR(n14288), 
    .OFX1(), .F1(\subg_q_spi/n14290 ), .Q1(), .OFX0(), .F0(\subg_q_spi/n6370 ), 
    .Q0(\subg_q_spi/bit_counter_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hF22F), .LUT1_INITVAL(16'hFFFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \subg_q_spi/SLICE_326 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\subg_q_spi/bit_counter_4 ), 
    .B1(\subg_q_spi/n13124 ), .C1(\subg_q_spi/n13122 ), 
    .D1(\subg_q_spi/bit_counter_5 ), .DI1(1'bX), 
    .DI0(\subg_q_spi/bit_counter_5_N_1144_4 ), .A0(internal_80MHz_enable_36), 
    .B0(shift_reg_15__N_1175_adj_1193), .C0(\subg_q_spi/n14290 ), 
    .D0(\subg_q_spi/bit_counter_4 ), .M0(1'bX), .CE(internal_80MHz_enable_35), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15__N_1175_adj_1193), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/bit_counter_5_N_1144_4 ), .Q0(\subg_q_spi/bit_counter_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hFE01), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_q_spi/SLICE_327 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_q_spi/bit_counter_1 ), .B1(\subg_q_spi/bit_counter_0 ), 
    .C1(\subg_q_spi/bit_counter_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_q_spi/n6366 ), .A0(\subg_q_spi/bit_counter_3 ), 
    .B0(\subg_q_spi/n14313 ), .C0(\subg_q_spi/bit_counter_4 ), 
    .D0(\subg_q_spi/bit_counter_5 ), .M0(1'bX), 
    .CE(shift_reg_15__N_1175_adj_1193), .CLK(internal_80MHz), .LSR(n14288), 
    .OFX1(), .F1(\subg_q_spi/n14313 ), .Q1(), .OFX0(), .F0(\subg_q_spi/n6366 ), 
    .Q0(\subg_q_spi/bit_counter_5 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_spi/SLICE_328 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi2_sck_N_410_1), .B1(\subg_q_spi/shift_reg_2 ), 
    .C1(shift_reg_15__N_1175_adj_1193), .D1(1'bX), 
    .DI1(\subg_q_spi/shift_reg_15_N_1126_1 ), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_0 ), .A0(spi2_sck_N_410_0), 
    .B0(\subg_q_spi/shift_reg_1 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/shift_reg_15_N_1126_1 ), 
    .Q1(\subg_q_spi/shift_reg_1 ), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_0 ), .Q0(\subg_q_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_spi/SLICE_329 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi2_sck_N_410_3), .B1(\subg_q_spi/shift_reg_4 ), 
    .C1(shift_reg_15__N_1175_adj_1193), .D1(1'bX), 
    .DI1(\subg_q_spi/shift_reg_15_N_1126_3 ), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_2 ), .A0(spi2_sck_N_410_2), 
    .B0(\subg_q_spi/shift_reg_3 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/shift_reg_15_N_1126_3 ), 
    .Q1(\subg_q_spi/shift_reg_3 ), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_2 ), .Q0(\subg_q_spi/shift_reg_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_spi/SLICE_330 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi2_sck_N_410_5), .B1(\subg_q_spi/shift_reg_6 ), 
    .C1(shift_reg_15__N_1175_adj_1193), .D1(1'bX), 
    .DI1(\subg_q_spi/shift_reg_15_N_1126_5 ), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_4 ), .A0(spi2_sck_N_410_4), 
    .B0(\subg_q_spi/shift_reg_5 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/shift_reg_15_N_1126_5 ), 
    .Q1(\subg_q_spi/shift_reg_5 ), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_4 ), .Q0(\subg_q_spi/shift_reg_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_spi/SLICE_331 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi2_sck_N_410_7), .B1(\subg_q_spi/shift_reg_8 ), 
    .C1(shift_reg_15__N_1175_adj_1193), .D1(1'bX), 
    .DI1(\subg_q_spi/shift_reg_15_N_1126_7 ), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_6 ), .A0(spi2_sck_N_410_6), 
    .B0(\subg_q_spi/shift_reg_7 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/shift_reg_15_N_1126_7 ), 
    .Q1(\subg_q_spi/shift_reg_7 ), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_6 ), .Q0(\subg_q_spi/shift_reg_6 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_spi/SLICE_332 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi2_sck_N_410_9), .B1(\subg_q_spi/shift_reg_10 ), 
    .C1(shift_reg_15__N_1175_adj_1193), .D1(1'bX), 
    .DI1(\subg_q_spi/shift_reg_15_N_1126_9 ), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_8 ), .A0(spi2_sck_N_410_8), 
    .B0(\subg_q_spi/shift_reg_9 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/shift_reg_15_N_1126_9 ), 
    .Q1(\subg_q_spi/shift_reg_9 ), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_8 ), .Q0(\subg_q_spi/shift_reg_8 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_spi/SLICE_333 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi2_sck_N_410_11), .B1(\subg_q_spi/shift_reg_12 ), 
    .C1(shift_reg_15__N_1175_adj_1193), .D1(1'bX), 
    .DI1(\subg_q_spi/shift_reg_15_N_1126_11 ), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_10 ), .A0(spi2_sck_N_410_10), 
    .B0(\subg_q_spi/shift_reg_11 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/shift_reg_15_N_1126_11 ), 
    .Q1(\subg_q_spi/shift_reg_11 ), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_10 ), .Q0(\subg_q_spi/shift_reg_10 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \subg_q_spi/SLICE_334 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi2_sck_N_410_13), .B1(\subg_q_spi/shift_reg_14 ), 
    .C1(shift_reg_15__N_1175_adj_1193), .D1(1'bX), 
    .DI1(\subg_q_spi/shift_reg_15_N_1126_13 ), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_12 ), .A0(spi2_sck_N_410_12), 
    .B0(\subg_q_spi/shift_reg_13 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\subg_q_spi/shift_reg_15_N_1126_13 ), 
    .Q1(\subg_q_spi/shift_reg_13 ), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_12 ), .Q0(\subg_q_spi/shift_reg_12 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_335( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(subg_q_fifo_data_out_14), .B1(spi2_test_pattern_14), 
    .C1(spi_test_pattern_enable_1), .D1(1'bX), .DI1(1'bX), 
    .DI0(\subg_q_spi/shift_reg_15_N_1126_14 ), .A0(spi2_sck_N_410_14), 
    .B0(\subg_q_spi/shift_reg_15 ), .C0(shift_reg_15__N_1175_adj_1193), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_35), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(spi2_sck_N_410_14), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/shift_reg_15_N_1126_14 ), .Q0(\subg_q_spi/shift_reg_14 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hCACA), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_336( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(spi2_sck_N_410_15), .A0(subg_q_fifo_data_out_15), 
    .B0(spi2_test_pattern_15), .C0(spi_test_pattern_enable_1), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_36), .CLK(internal_80MHz), 
    .LSR(shift_reg_15__N_1175_adj_1193), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_15), .Q0(\subg_q_spi/shift_reg_15 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_337( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(ufl_p7_sel_7_N_35_0), .CE(int_clk_out_enable_212), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(subg_rx_invert));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .REG0_REGSET("SET"), .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) SLICE_338( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_212), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(subg_sync_check_enable));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_339( .M1(tx_lvds_test_pattern_1), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(tx_lvds_test_pattern_0), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(n14293), .OFX1(), .F1(), .Q1(tx_ddr_data_1), 
    .OFX0(), .F0(), .Q0(tx_ddr_data_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_340( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_3), .B1(tx_ddr_data_1), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_3), 
    .DI0(tx_ddr_data_31_N_175_2), .A0(tx_lvds_test_pattern_2), 
    .B0(tx_ddr_data_0), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_3), 
    .Q1(tx_ddr_data_3), .OFX0(), .F0(tx_ddr_data_31_N_175_2), 
    .Q0(tx_ddr_data_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_341( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_5), .B1(tx_ddr_data_3), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_5), 
    .DI0(tx_ddr_data_31_N_175_4), .A0(tx_lvds_test_pattern_4), 
    .B0(tx_ddr_data_2), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_5), 
    .Q1(tx_ddr_data_5), .OFX0(), .F0(tx_ddr_data_31_N_175_4), 
    .Q0(tx_ddr_data_4));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_342( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_7), .B1(tx_ddr_data_5), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_7), 
    .DI0(tx_ddr_data_31_N_175_6), .A0(tx_lvds_test_pattern_6), 
    .B0(tx_ddr_data_4), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_7), 
    .Q1(tx_ddr_data_7), .OFX0(), .F0(tx_ddr_data_31_N_175_6), 
    .Q0(tx_ddr_data_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_343( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_9), .B1(tx_ddr_data_7), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_9), 
    .DI0(tx_ddr_data_31_N_175_8), .A0(tx_lvds_test_pattern_8), 
    .B0(tx_ddr_data_6), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_9), 
    .Q1(tx_ddr_data_9), .OFX0(), .F0(tx_ddr_data_31_N_175_8), 
    .Q0(tx_ddr_data_8));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_344( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_11), .B1(tx_ddr_data_9), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_11), 
    .DI0(tx_ddr_data_31_N_175_10), .A0(tx_lvds_test_pattern_10), 
    .B0(tx_ddr_data_8), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_11), 
    .Q1(tx_ddr_data_11), .OFX0(), .F0(tx_ddr_data_31_N_175_10), 
    .Q0(tx_ddr_data_10));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_345( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_13), .B1(tx_ddr_data_11), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_13), 
    .DI0(tx_ddr_data_31_N_175_12), .A0(tx_lvds_test_pattern_12), 
    .B0(tx_ddr_data_10), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_13), 
    .Q1(tx_ddr_data_13), .OFX0(), .F0(tx_ddr_data_31_N_175_12), 
    .Q0(tx_ddr_data_12));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_346( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_15), .B1(tx_ddr_data_13), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_15), 
    .DI0(tx_ddr_data_31_N_175_14), .A0(tx_lvds_test_pattern_14), 
    .B0(tx_ddr_data_12), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_15), 
    .Q1(tx_ddr_data_15), .OFX0(), .F0(tx_ddr_data_31_N_175_14), 
    .Q0(tx_ddr_data_14));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_347( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_17), .B1(tx_ddr_data_15), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_17), 
    .DI0(tx_ddr_data_31_N_175_16), .A0(tx_lvds_test_pattern_16), 
    .B0(tx_ddr_data_14), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_17), 
    .Q1(tx_ddr_data_17), .OFX0(), .F0(tx_ddr_data_31_N_175_16), 
    .Q0(tx_ddr_data_16));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_348( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_19), .B1(tx_ddr_data_17), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_19), 
    .DI0(tx_ddr_data_31_N_175_18), .A0(tx_lvds_test_pattern_18), 
    .B0(tx_ddr_data_16), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_19), 
    .Q1(tx_ddr_data_19), .OFX0(), .F0(tx_ddr_data_31_N_175_18), 
    .Q0(tx_ddr_data_18));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_349( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_21), .B1(tx_ddr_data_19), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_21), 
    .DI0(tx_ddr_data_31_N_175_20), .A0(tx_lvds_test_pattern_20), 
    .B0(tx_ddr_data_18), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_21), 
    .Q1(tx_ddr_data_21), .OFX0(), .F0(tx_ddr_data_31_N_175_20), 
    .Q0(tx_ddr_data_20));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_350( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_23), .B1(tx_ddr_data_21), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_23), 
    .DI0(tx_ddr_data_31_N_175_22), .A0(tx_lvds_test_pattern_22), 
    .B0(tx_ddr_data_20), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_23), 
    .Q1(tx_ddr_data_23), .OFX0(), .F0(tx_ddr_data_31_N_175_22), 
    .Q0(tx_ddr_data_22));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_351( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_25), .B1(tx_ddr_data_23), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_25), 
    .DI0(tx_ddr_data_31_N_175_24), .A0(tx_lvds_test_pattern_24), 
    .B0(tx_ddr_data_22), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_25), 
    .Q1(tx_ddr_data_25), .OFX0(), .F0(tx_ddr_data_31_N_175_24), 
    .Q0(tx_ddr_data_24));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_352( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_27), .B1(tx_ddr_data_25), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_27), 
    .DI0(tx_ddr_data_31_N_175_26), .A0(tx_lvds_test_pattern_26), 
    .B0(tx_ddr_data_24), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_27), 
    .Q1(tx_ddr_data_27), .OFX0(), .F0(tx_ddr_data_31_N_175_26), 
    .Q0(tx_ddr_data_26));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_353( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_29), .B1(tx_ddr_data_27), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_29), 
    .DI0(tx_ddr_data_31_N_175_28), .A0(tx_lvds_test_pattern_28), 
    .B0(tx_ddr_data_26), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_29), 
    .Q1(tx_ddr_data_29), .OFX0(), .F0(tx_ddr_data_31_N_175_28), 
    .Q0(tx_ddr_data_28));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1)) SLICE_354( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(tx_lvds_test_pattern_31), .B1(tx_ddr_data_29), 
    .C1(n14293), .D1(1'bX), .DI1(tx_ddr_data_31_N_175_31), 
    .DI0(tx_ddr_data_31_N_175_30), .A0(tx_lvds_test_pattern_30), 
    .B0(tx_ddr_data_28), .C0(n14293), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(internal_64MHz), .LSR(1'bX), .OFX1(), .F1(tx_ddr_data_31_N_175_31), 
    .Q1(tx_ddr_data_31), .OFX0(), .F0(tx_ddr_data_31_N_175_30), 
    .Q0(tx_ddr_data_30));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_355( .M1(tx_lvds_test_pattern_31_N_119_25), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(ufl_p7_sel_7_N_35_0), .CE(int_clk_out_enable_69), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(tx_lvds_test_pattern_1), .OFX0(), .F0(), 
    .Q0(tx_lvds_test_pattern_0));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_356( .M1(tx_lvds_test_pattern_31_N_119_27), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_26), .CE(int_clk_out_enable_69), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(tx_lvds_test_pattern_3), 
    .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_2));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_357( .M1(spi3_test_pattern_15_N_83_13), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_28), .CE(int_clk_out_enable_69), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(tx_lvds_test_pattern_5), 
    .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_4));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_358( .M1(tx_lvds_test_pattern_31_N_119_31), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_6), .CE(int_clk_out_enable_69), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(tx_lvds_test_pattern_7), 
    .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_6));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_359( .M1(tx_lvds_test_pattern_31_N_119_25), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(ufl_p7_sel_7_N_35_0), .CE(int_clk_out_enable_62), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(tx_lvds_test_pattern_9), .OFX0(), .F0(), 
    .Q0(tx_lvds_test_pattern_8));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_360( .M1(tx_lvds_test_pattern_31_N_119_27), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_26), .CE(int_clk_out_enable_62), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(tx_lvds_test_pattern_11), .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_10));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_361( .M1(spi3_test_pattern_15_N_83_13), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_28), .CE(int_clk_out_enable_62), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(tx_lvds_test_pattern_13), .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_12));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_362( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_6), .CE(int_clk_out_enable_62), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(tx_lvds_test_pattern_14));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_363( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_7), .CE(int_clk_out_enable_55), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(tx_lvds_test_pattern_15));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_364( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_0), .CE(int_clk_out_enable_54), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(tx_lvds_test_pattern_16));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_365( .M1(tx_lvds_test_pattern_31_N_119_26), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_25), .CE(int_clk_out_enable_53), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(tx_lvds_test_pattern_18), .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_17));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_366( .M1(tx_lvds_test_pattern_31_N_119_28), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_27), .CE(int_clk_out_enable_53), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(tx_lvds_test_pattern_20), .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_19));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_367( .M1(tx_lvds_test_pattern_31_N_119_6), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(spi3_test_pattern_15_N_83_13), .CE(int_clk_out_enable_53), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(tx_lvds_test_pattern_22), .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_21));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_368( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_31), .CE(int_clk_out_enable_53), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(tx_lvds_test_pattern_23));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_369( .M1(tx_lvds_test_pattern_31_N_119_25), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(ufl_p7_sel_7_N_35_0), .CE(int_clk_out_enable_46), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(tx_lvds_test_pattern_25), .OFX0(), .F0(), 
    .Q0(tx_lvds_test_pattern_24));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_370( .M1(tx_lvds_test_pattern_31_N_119_27), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_26), .CE(int_clk_out_enable_46), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(tx_lvds_test_pattern_27), .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_26));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_371( .M1(spi3_test_pattern_15_N_83_13), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_28), .CE(int_clk_out_enable_46), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(tx_lvds_test_pattern_29), .OFX0(), .F0(), .Q0(tx_lvds_test_pattern_28));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_372( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_6), .CE(int_clk_out_enable_39), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(tx_lvds_test_pattern_30));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_373( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_31), .CE(int_clk_out_enable_46), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(tx_lvds_test_pattern_31));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_375( .M1(tx_lvds_test_pattern_31_N_119_25), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(ufl_p7_sel_7_N_35_0), .CE(int_clk_out_enable_143), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(ufl_p7_sel_1), .OFX0(), .F0(), 
    .Q0(ufl_p7_sel_0));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_376( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_26), .CE(int_clk_out_enable_143), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(ufl_p7_sel_2));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_377( .M1(wb_dat_o_4), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_3), 
    .CE(int_clk_out_enable_141), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(ufl_p7_sel_4), .OFX0(), .F0(), .Q0(ufl_p7_sel_3));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_378( .M1(wb_dat_o_6), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_5), 
    .CE(int_clk_out_enable_141), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(ufl_p7_sel_6), .OFX0(), .F0(), .Q0(ufl_p7_sel_5));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_379( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_7), .CE(int_clk_out_enable_141), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(ufl_p7_sel_7));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_380( .M1(wb_dat_o_1), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_136), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(ufl_p8_sel_1), .OFX0(), .F0(), .Q0(ufl_p8_sel_0));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_381( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_2), .CE(int_clk_out_enable_136), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(), .Q0(ufl_p8_sel_2));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_382( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_27), .CE(int_clk_out_enable_134), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(ufl_p8_sel_3));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_383( .M1(wb_dat_o_5), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_4), 
    .CE(int_clk_out_enable_136), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(ufl_p8_sel_5), .OFX0(), .F0(), .Q0(ufl_p8_sel_4));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .LSRMUX("INV"), .GSR("DISABLED"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_384( .M1(wb_dat_o_7), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_6), 
    .CE(int_clk_out_enable_136), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(ufl_p8_sel_7), .OFX0(), .F0(), .Q0(ufl_p8_sel_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_385 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_2 ), .B1(\lvds_rx_09_inst/sr_1 ), 
    .C1(r_candidate_offset), .D1(1'bX), .DI1(\lvds_rx_09_inst/candidate_sr_1 ), 
    .DI0(\lvds_rx_09_inst/n14364 ), .A0(\lvds_rx_09_inst/sr_1 ), 
    .B0(\lvds_rx_09_inst/sr_0 ), .C0(r_candidate_offset), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_1 ), 
    .Q1(w_rx_09_fifo_data_1), .OFX0(), .F0(\lvds_rx_09_inst/n14364 ), 
    .Q0(w_rx_09_fifo_data_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_386 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_4 ), .B1(\lvds_rx_09_inst/sr_3 ), 
    .C1(r_candidate_offset), .D1(1'bX), .DI1(\lvds_rx_09_inst/candidate_sr_3 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_2 ), .A0(\lvds_rx_09_inst/sr_3 ), 
    .B0(\lvds_rx_09_inst/sr_2 ), .C0(r_candidate_offset), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_3 ), 
    .Q1(w_rx_09_fifo_data_3), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_2 ), 
    .Q0(w_rx_09_fifo_data_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_387 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_6 ), .B1(\lvds_rx_09_inst/sr_5 ), 
    .C1(r_candidate_offset), .D1(1'bX), .DI1(\lvds_rx_09_inst/candidate_sr_5 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_4 ), .A0(\lvds_rx_09_inst/sr_5 ), 
    .B0(\lvds_rx_09_inst/sr_4 ), .C0(r_candidate_offset), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_5 ), 
    .Q1(w_rx_09_fifo_data_5), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_4 ), 
    .Q0(w_rx_09_fifo_data_4));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_388 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_8 ), .B1(\lvds_rx_09_inst/sr_7 ), 
    .C1(r_candidate_offset), .D1(1'bX), .DI1(\lvds_rx_09_inst/candidate_sr_7 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_6 ), .A0(\lvds_rx_09_inst/sr_7 ), 
    .B0(\lvds_rx_09_inst/sr_6 ), .C0(r_candidate_offset), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_7 ), 
    .Q1(w_rx_09_fifo_data_7), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_6 ), 
    .Q0(w_rx_09_fifo_data_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_389 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_10 ), .B1(\lvds_rx_09_inst/sr_9 ), 
    .C1(r_candidate_offset), .D1(1'bX), .DI1(\lvds_rx_09_inst/candidate_sr_9 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_8 ), .A0(\lvds_rx_09_inst/sr_9 ), 
    .B0(\lvds_rx_09_inst/sr_8 ), .C0(r_candidate_offset), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_9 ), 
    .Q1(w_rx_09_fifo_data_9), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_8 ), 
    .Q0(w_rx_09_fifo_data_8));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_390 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_12 ), .B1(\lvds_rx_09_inst/sr_11 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_11 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_10 ), .A0(\lvds_rx_09_inst/sr_11 ), 
    .B0(\lvds_rx_09_inst/sr_10 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_11 ), 
    .Q1(w_rx_09_fifo_data_11), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_10 ), 
    .Q0(w_rx_09_fifo_data_10));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_391 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_14 ), .B1(\lvds_rx_09_inst/sr_13 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_13 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_12 ), .A0(\lvds_rx_09_inst/sr_13 ), 
    .B0(\lvds_rx_09_inst/sr_12 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_13 ), 
    .Q1(w_rx_09_fifo_data_13), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_12 ), 
    .Q0(w_rx_09_fifo_data_12));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_392 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(sr_16), 
    .B1(\lvds_rx_09_inst/sr_15 ), .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_15 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_14 ), .A0(\lvds_rx_09_inst/sr_15 ), 
    .B0(\lvds_rx_09_inst/sr_14 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_15 ), 
    .Q1(w_rx_09_fifo_data_15), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_14 ), 
    .Q0(w_rx_09_fifo_data_14));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_393 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_18 ), .B1(\lvds_rx_09_inst/sr_17 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_17 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_16 ), .A0(\lvds_rx_09_inst/sr_17 ), 
    .B0(sr_16), .C0(r_candidate_offset), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_17 ), 
    .Q1(w_rx_09_fifo_data_17), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_16 ), 
    .Q0(w_rx_09_fifo_data_16));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_394 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_20 ), .B1(\lvds_rx_09_inst/sr_19 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_19 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_18 ), .A0(\lvds_rx_09_inst/sr_19 ), 
    .B0(\lvds_rx_09_inst/sr_18 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_19 ), 
    .Q1(w_rx_09_fifo_data_19), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_18 ), 
    .Q0(w_rx_09_fifo_data_18));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_395 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_22 ), .B1(\lvds_rx_09_inst/sr_21 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_21 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_20 ), .A0(\lvds_rx_09_inst/sr_21 ), 
    .B0(\lvds_rx_09_inst/sr_20 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_21 ), 
    .Q1(w_rx_09_fifo_data_21), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_20 ), 
    .Q0(w_rx_09_fifo_data_20));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_396 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_24 ), .B1(\lvds_rx_09_inst/sr_23 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_23 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_22 ), .A0(\lvds_rx_09_inst/sr_23 ), 
    .B0(\lvds_rx_09_inst/sr_22 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_23 ), 
    .Q1(w_rx_09_fifo_data_23), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_22 ), 
    .Q0(w_rx_09_fifo_data_22));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_397 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_26 ), .B1(\lvds_rx_09_inst/sr_25 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_25 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_24 ), .A0(\lvds_rx_09_inst/sr_25 ), 
    .B0(\lvds_rx_09_inst/sr_24 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_25 ), 
    .Q1(w_rx_09_fifo_data_25), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_24 ), 
    .Q0(w_rx_09_fifo_data_24));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_398 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_28 ), .B1(\lvds_rx_09_inst/sr_27 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_27 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_26 ), .A0(\lvds_rx_09_inst/sr_27 ), 
    .B0(\lvds_rx_09_inst/sr_26 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_27 ), 
    .Q1(w_rx_09_fifo_data_27), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_26 ), 
    .Q0(w_rx_09_fifo_data_26));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_399 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_30 ), .B1(\lvds_rx_09_inst/sr_29 ), 
    .C1(r_candidate_offset), .D1(1'bX), 
    .DI1(\lvds_rx_09_inst/candidate_sr_29 ), 
    .DI0(\lvds_rx_09_inst/candidate_sr_28 ), .A0(\lvds_rx_09_inst/sr_29 ), 
    .B0(\lvds_rx_09_inst/sr_28 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/candidate_sr_29 ), 
    .Q1(w_rx_09_fifo_data_29), .OFX0(), .F0(\lvds_rx_09_inst/candidate_sr_28 ), 
    .Q0(w_rx_09_fifo_data_28));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_09_inst/SLICE_400 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_32 ), .B1(\lvds_rx_09_inst/sr_31 ), 
    .C1(r_candidate_offset), .D1(1'bX), .DI1(\lvds_rx_09_inst/n14362 ), 
    .DI0(candidate_sr_30), .A0(\lvds_rx_09_inst/sr_31 ), 
    .B0(\lvds_rx_09_inst/sr_30 ), .C0(r_candidate_offset), .D0(1'bX), 
    .M0(1'bX), .CE(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n14362 ), 
    .Q1(w_rx_09_fifo_data_31), .OFX0(), .F0(candidate_sr_30), 
    .Q0(w_rx_09_fifo_data_30));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h0002), .LUT1_INITVAL(16'hFFFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \lvds_rx_09_inst/SLICE_401 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(real_candidate), .B1(\lvds_rx_09_inst/n12490 ), 
    .C1(\lvds_rx_09_inst/n12492 ), .D1(\lvds_rx_09_inst/n12488 ), .DI1(1'bX), 
    .DI0(real_candidate), .A0(\lvds_rx_09_inst/n12404 ), 
    .B0(\lvds_rx_09_inst/n14364 ), .C0(candidate_sr_30), 
    .D0(\lvds_rx_09_inst/n14361 ), .M0(1'bX), .CE(1'bX), .CLK(sdr_rxclk_c), 
    .LSR(n11591), .OFX1(), .F1(\lvds_rx_09_inst/n11728 ), .Q1(), .OFX0(), 
    .F0(real_candidate), .Q0(w_rx_09_fifo_push));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hD8D8), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_402 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/r_candidate_offset ), .B1(\lvds_rx_24_inst/sr_1 ), 
    .C1(\lvds_rx_24_inst/sr_2 ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_1 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_0 ), .A0(\lvds_rx_24_inst/sr_1 ), 
    .B0(\lvds_rx_24_inst/sr_0 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_1 ), .Q1(w_rx_24_fifo_data_1), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_0 ), .Q0(w_rx_24_fifo_data_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_403 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_4 ), .B1(\lvds_rx_24_inst/sr_3 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_3 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_2 ), .A0(\lvds_rx_24_inst/sr_3 ), 
    .B0(\lvds_rx_24_inst/sr_2 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_3 ), .Q1(w_rx_24_fifo_data_3), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_2 ), .Q0(w_rx_24_fifo_data_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_404 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_6 ), .B1(\lvds_rx_24_inst/sr_5 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_5 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_4 ), .A0(\lvds_rx_24_inst/sr_5 ), 
    .B0(\lvds_rx_24_inst/sr_4 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_5 ), .Q1(w_rx_24_fifo_data_5), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_4 ), .Q0(w_rx_24_fifo_data_4));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_405 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_8 ), .B1(\lvds_rx_24_inst/sr_7 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_7 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_6 ), .A0(\lvds_rx_24_inst/sr_7 ), 
    .B0(\lvds_rx_24_inst/sr_6 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_7 ), .Q1(w_rx_24_fifo_data_7), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_6 ), .Q0(w_rx_24_fifo_data_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_406 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_10 ), .B1(\lvds_rx_24_inst/sr_9 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_9 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_8 ), .A0(\lvds_rx_24_inst/sr_9 ), 
    .B0(\lvds_rx_24_inst/sr_8 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_9 ), .Q1(w_rx_24_fifo_data_9), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_8 ), .Q0(w_rx_24_fifo_data_8));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hD8D8), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_407 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_12 ), .B1(\lvds_rx_24_inst/sr_11 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_11 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_10 ), 
    .A0(\lvds_rx_24_inst/r_candidate_offset ), .B0(\lvds_rx_24_inst/sr_10 ), 
    .C0(\lvds_rx_24_inst/sr_11 ), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/candidate_sr_11 ), 
    .Q1(w_rx_24_fifo_data_11), .OFX0(), .F0(\lvds_rx_24_inst/candidate_sr_10 ), 
    .Q0(w_rx_24_fifo_data_10));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_408 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_14 ), .B1(\lvds_rx_24_inst/sr_13 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_13 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_12 ), .A0(\lvds_rx_24_inst/sr_13 ), 
    .B0(\lvds_rx_24_inst/sr_12 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_13 ), .Q1(w_rx_24_fifo_data_13), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_12 ), .Q0(w_rx_24_fifo_data_12));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hD8D8), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_409 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_16 ), .B1(\lvds_rx_24_inst/sr_15 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_15 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_14 ), 
    .A0(\lvds_rx_24_inst/r_candidate_offset ), .B0(\lvds_rx_24_inst/sr_14 ), 
    .C0(\lvds_rx_24_inst/sr_15 ), .D0(1'bX), .M0(1'bX), 
    .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), .CLK(sdr_rxclk_c), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/candidate_sr_15 ), 
    .Q1(w_rx_24_fifo_data_15), .OFX0(), .F0(\lvds_rx_24_inst/candidate_sr_14 ), 
    .Q0(w_rx_24_fifo_data_14));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_410 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_18 ), .B1(\lvds_rx_24_inst/sr_17 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_17 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_16 ), .A0(\lvds_rx_24_inst/sr_17 ), 
    .B0(\lvds_rx_24_inst/sr_16 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_17 ), .Q1(w_rx_24_fifo_data_17), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_16 ), .Q0(w_rx_24_fifo_data_16));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_411 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_20 ), .B1(\lvds_rx_24_inst/sr_19 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_19 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_18 ), .A0(\lvds_rx_24_inst/sr_19 ), 
    .B0(\lvds_rx_24_inst/sr_18 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_19 ), .Q1(w_rx_24_fifo_data_19), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_18 ), .Q0(w_rx_24_fifo_data_18));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_412 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_22 ), .B1(\lvds_rx_24_inst/sr_21 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_21 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_20 ), .A0(\lvds_rx_24_inst/sr_21 ), 
    .B0(\lvds_rx_24_inst/sr_20 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_21 ), .Q1(w_rx_24_fifo_data_21), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_20 ), .Q0(w_rx_24_fifo_data_20));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_413 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_24 ), .B1(\lvds_rx_24_inst/sr_23 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_23 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_22 ), .A0(\lvds_rx_24_inst/sr_23 ), 
    .B0(\lvds_rx_24_inst/sr_22 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_23 ), .Q1(w_rx_24_fifo_data_23), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_22 ), .Q0(w_rx_24_fifo_data_22));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_414 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_26 ), .B1(\lvds_rx_24_inst/sr_25 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_25 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_24 ), .A0(\lvds_rx_24_inst/sr_25 ), 
    .B0(\lvds_rx_24_inst/sr_24 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_25 ), .Q1(w_rx_24_fifo_data_25), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_24 ), .Q0(w_rx_24_fifo_data_24));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_415 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_28 ), .B1(\lvds_rx_24_inst/sr_27 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_27 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_26 ), .A0(\lvds_rx_24_inst/sr_27 ), 
    .B0(\lvds_rx_24_inst/sr_26 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_27 ), .Q1(w_rx_24_fifo_data_27), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_26 ), .Q0(w_rx_24_fifo_data_26));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_416 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/r_candidate_offset ), .B1(\lvds_rx_24_inst/sr_30 ), 
    .C1(\lvds_rx_24_inst/sr_29 ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_29 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_28 ), .A0(\lvds_rx_24_inst/sr_29 ), 
    .B0(\lvds_rx_24_inst/sr_28 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_29 ), .Q1(w_rx_24_fifo_data_29), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_28 ), .Q0(w_rx_24_fifo_data_28));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \lvds_rx_24_inst/SLICE_417 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/r_candidate_offset ), .B1(\lvds_rx_24_inst/sr_32 ), 
    .C1(\lvds_rx_24_inst/sr_31 ), .D1(1'bX), 
    .DI1(\lvds_rx_24_inst/candidate_sr_31 ), 
    .DI0(\lvds_rx_24_inst/candidate_sr_30 ), .A0(\lvds_rx_24_inst/sr_31 ), 
    .B0(\lvds_rx_24_inst/sr_30 ), .C0(\lvds_rx_24_inst/r_candidate_offset ), 
    .D0(1'bX), .M0(1'bX), .CE(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/candidate_sr_31 ), .Q1(w_rx_24_fifo_data_31), .OFX0(), 
    .F0(\lvds_rx_24_inst/candidate_sr_30 ), .Q0(w_rx_24_fifo_data_30));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h4444), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_LSR(1'b1)) \lvds_rx_24_inst/SLICE_418 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\lvds_rx_24_inst/real_candidate ), .A0(\lvds_rx_24_inst/sr_16 ), 
    .B0(\lvds_rx_24_inst/n11 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(sdr_rxclk_c), .LSR(\lvds_rx_24_inst/n12244 ), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\lvds_rx_24_inst/real_candidate ), .Q0(w_rx_24_fifo_push));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hFBFB), .LUT1_INITVAL(16'hFBFB), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_420( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n12153), .B1(n12156), 
    .C1(n3019), .D1(1'bX), .DI1(data_mux_1), .DI0(data_mux_0), .A0(n12153), 
    .B0(n12156), .C0(n3020), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(data_mux_1), 
    .Q1(wb_dat_i_1), .OFX0(), .F0(data_mux_0), .Q0(wb_dat_i_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hFBFB), .LUT1_INITVAL(16'hFBFB), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_421( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n14915), .B1(n12156), 
    .C1(n12153), .D1(1'bX), .DI1(data_mux_3), .DI0(data_mux_2), .A0(n12153), 
    .B0(n12156), .C0(n3018), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(data_mux_3), 
    .Q1(wb_dat_i_3), .OFX0(), .F0(data_mux_2), .Q0(wb_dat_i_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hFBFB), .LUT1_INITVAL(16'hFBFB), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_422( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n3015), .B1(n12156), 
    .C1(n12153), .D1(1'bX), .DI1(data_mux_5), .DI0(data_mux_4), .A0(n3016), 
    .B0(n12156), .C0(n12153), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(data_mux_5), 
    .Q1(wb_dat_i_5), .OFX0(), .F0(data_mux_4), .Q0(wb_dat_i_4));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'hFBFB), .LUT1_INITVAL(16'hFBFB), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) 
    SLICE_423( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n3013), .B1(n12156), 
    .C1(n12153), .D1(1'bX), .DI1(data_mux_7), .DI0(data_mux_6), .A0(n3014), 
    .B0(n12156), .C0(n12153), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(data_mux_7), 
    .Q1(wb_dat_i_7), .OFX0(), .F0(data_mux_6), .Q0(wb_dat_i_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hECA0), .LUT1_INITVAL(16'hECA0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_424 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_dat_i_1), 
    .B1(\i2c_slave/data_next_7_N_737_1 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/n1525 ), .DI1(\i2c_slave/n3913 ), .DI0(\i2c_slave/n3914 ), 
    .A0(wb_dat_i_0), .B0(\i2c_slave/data_next_7_N_737_0 ), 
    .C0(\i2c_slave/n1527 ), .D0(\i2c_slave/n1525 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_178 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n3913 ), .Q1(wb_dat_o_1), .OFX0(), 
    .F0(\i2c_slave/n3914 ), .Q0(wb_dat_o_0));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hECA0), .LUT1_INITVAL(16'hECA0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_425 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_dat_i_3), 
    .B1(\i2c_slave/data_next_7_N_737_3 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/n1525 ), .DI1(\i2c_slave/n3911 ), .DI0(\i2c_slave/n3912 ), 
    .A0(wb_dat_i_2), .B0(\i2c_slave/data_next_7_N_737_2 ), 
    .C0(\i2c_slave/n1527 ), .D0(\i2c_slave/n1525 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_178 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n3911 ), .Q1(wb_dat_o_3), .OFX0(), 
    .F0(\i2c_slave/n3912 ), .Q0(wb_dat_o_2));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hECA0), .LUT1_INITVAL(16'hECA0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_426 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_dat_i_5), 
    .B1(\i2c_slave/data_next_7_N_737_5 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/n1525 ), .DI1(\i2c_slave/n3909 ), .DI0(\i2c_slave/n3910 ), 
    .A0(wb_dat_i_4), .B0(\i2c_slave/data_next_7_N_737_4 ), 
    .C0(\i2c_slave/n1527 ), .D0(\i2c_slave/n1525 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_178 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n3909 ), .Q1(wb_dat_o_5), .OFX0(), 
    .F0(\i2c_slave/n3910 ), .Q0(wb_dat_o_4));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hECA0), .LUT1_INITVAL(16'hECA0), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \i2c_slave/SLICE_427 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_dat_i_7), 
    .B1(\i2c_slave/data_next_7_N_737_7 ), .C1(\i2c_slave/n1527 ), 
    .D1(\i2c_slave/n1525 ), .DI1(\i2c_slave/n3907 ), .DI0(\i2c_slave/n3908 ), 
    .A0(wb_dat_i_6), .B0(\i2c_slave/data_next_7_N_737_6 ), 
    .C0(\i2c_slave/n1527 ), .D0(\i2c_slave/n1525 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_178 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n3907 ), .Q1(wb_dat_o_7), .OFX0(), 
    .F0(\i2c_slave/n3908 ), .Q0(wb_dat_o_6));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), .GSR("DISABLED"), 
    .LUT0_INITVAL(16'h8F80), .LUT1_INITVAL(16'h08F8), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \i2c_slave/SLICE_428 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/n14344 ), .B1(\i2c_slave/n14339 ), 
    .C1(\i2c_slave/n14342 ), .D1(wb_ack_i), .DI1(1'bX), 
    .DI0(\i2c_slave/wb_stb_o_next ), .A0(\i2c_slave/n14278 ), 
    .B0(\i2c_slave/int_clk_out_enable_12 ), .C0(\i2c_slave/n1525 ), 
    .D0(\i2c_slave/n4964 ), .M0(1'bX), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(stm_fpga_spare5_c), .OFX1(), .F1(\i2c_slave/n4964 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/wb_stb_o_next ), .Q0(wb_stb_o));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hB000), .LUT1_INITVAL(16'h1511), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_429 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/n12456 ), .B1(\i2c_slave/n1528 ), 
    .C1(\i2c_slave/n14300 ), .D1(\i2c_slave/int_clk_out_enable_12 ), 
    .DI1(1'bX), .DI0(\i2c_slave/n4894 ), .A0(\i2c_slave/data_out_last ), 
    .B0(\i2c_slave/n14300 ), .C0(\i2c_slave/n1525 ), 
    .D0(\i2c_slave/int_clk_out_enable_12 ), .M0(1'bX), 
    .CE(\i2c_slave/int_clk_out_enable_38 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/int_clk_out_enable_178 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n4894 ), .Q0(wb_we_o));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_i_fifo_dc/SLICE_430 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_i_fifo_dc/rcount_1 ), .B1(\wifi_i_fifo_dc/rcount_2 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\wifi_i_fifo_dc/r_gdata_1 ), 
    .DI0(\wifi_i_fifo_dc/r_gdata_0 ), .A0(\wifi_i_fifo_dc/rcount_0 ), 
    .B0(\wifi_i_fifo_dc/rcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(wifi_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\wifi_i_fifo_dc/r_gdata_1 ), .Q1(\wifi_i_fifo_dc/r_gcount_1 ), .OFX0(), 
    .F0(\wifi_i_fifo_dc/r_gdata_0 ), .Q0(\wifi_i_fifo_dc/r_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_i_fifo_dc/SLICE_431 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_i_fifo_dc/rcount_2 ), 
    .CE(wifi_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(), .Q0(\wifi_i_fifo_dc/r_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_i_fifo_dc/SLICE_432 ( 
    .M1(\wifi_i_fifo_dc/r_gcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_i_fifo_dc/r_gcount_0 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\wifi_i_fifo_dc/r_gcount_w1 ), .OFX0(), .F0(), 
    .Q0(\wifi_i_fifo_dc/r_gcount_w0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_i_fifo_dc/SLICE_433 ( 
    .M1(\wifi_i_fifo_dc/r_gcount_w0 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_i_fifo_dc/r_gcount_2 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\wifi_i_fifo_dc/r_gcount_w20 ), .OFX0(), .F0(), 
    .Q0(\wifi_i_fifo_dc/r_gcount_w2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_i_fifo_dc/SLICE_434 ( 
    .M1(\wifi_i_fifo_dc/r_gcount_w2 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_i_fifo_dc/r_gcount_w1 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\wifi_i_fifo_dc/r_gcount_w22 ), .OFX0(), .F0(), 
    .Q0(\wifi_i_fifo_dc/r_gcount_w21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_i_fifo_dc/SLICE_435 ( 
    .M1(\wifi_i_fifo_dc/rcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_i_fifo_dc/rcount_0 ), 
    .CE(wifi_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(\wifi_i_fifo_dc/rptr_1 ), .OFX0(), .F0(), 
    .Q0(\wifi_i_fifo_dc/rptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_fifo_dc/SLICE_437 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_i_fifo_dc/wcount_1 ), .B1(\wifi_i_fifo_dc/wcount_2 ), .C1(1'bX), 
    .D1(1'bX), .DI1(\wifi_i_fifo_dc/w_gdata_1 ), 
    .DI0(\wifi_i_fifo_dc/w_gdata_0 ), .A0(\wifi_i_fifo_dc/wcount_0 ), 
    .B0(\wifi_i_fifo_dc/wcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_i_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\wifi_i_fifo_dc/w_gdata_1 ), .Q1(\wifi_i_fifo_dc/w_gcount_1 ), .OFX0(), 
    .F0(\wifi_i_fifo_dc/w_gdata_0 ), .Q0(\wifi_i_fifo_dc/w_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \wifi_i_fifo_dc/SLICE_438 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_i_fifo_dc/wcount_2 ), .CE(\wifi_i_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\wifi_i_fifo_dc/w_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_i_fifo_dc/SLICE_439 ( .M1(\wifi_i_fifo_dc/w_gcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_i_fifo_dc/w_gcount_0 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_i_fifo_dc/w_gcount_r1 ), .OFX0(), 
    .F0(), .Q0(\wifi_i_fifo_dc/w_gcount_r0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_i_fifo_dc/SLICE_440 ( .M1(\wifi_i_fifo_dc/w_gcount_r0 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_i_fifo_dc/w_gcount_2 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_i_fifo_dc/w_gcount_r20 ), .OFX0(), 
    .F0(), .Q0(\wifi_i_fifo_dc/w_gcount_r2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_i_fifo_dc/SLICE_441 ( .M1(\wifi_i_fifo_dc/w_gcount_r2 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_i_fifo_dc/w_gcount_r1 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_i_fifo_dc/w_gcount_r22 ), .OFX0(), 
    .F0(), .Q0(\wifi_i_fifo_dc/w_gcount_r21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_fifo_dc/SLICE_442 ( .M1(\wifi_i_fifo_dc/wcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_i_fifo_dc/wcount_0 ), .CE(\wifi_i_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\wifi_i_fifo_dc/wptr_1 ), .OFX0(), .F0(), .Q0(\wifi_i_fifo_dc/wptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'hEEEE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \wifi_i_spi/SLICE_444 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\wifi_i_spi/bit_counter_2 ), 
    .B1(\wifi_i_spi/bit_counter_1 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_i_spi/bit_counter_5_N_1168_0 ), .A0(\wifi_i_spi/bit_counter_0 ), 
    .B0(shift_reg_15__N_1175_adj_1194), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(internal_80MHz), .LSR(n14287), .OFX1(), 
    .F1(\wifi_i_spi/n13146 ), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/bit_counter_5_N_1168_0 ), .Q0(\wifi_i_spi/bit_counter_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_i_spi/SLICE_445 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_i_spi/bit_counter_1 ), 
    .B1(\wifi_i_spi/bit_counter_0 ), .C1(\wifi_i_spi/bit_counter_2 ), 
    .D1(1'bX), .DI1(\wifi_i_spi/n6364 ), .DI0(\wifi_i_spi/n6362 ), 
    .A0(\wifi_i_spi/bit_counter_1 ), .B0(\wifi_i_spi/bit_counter_0 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(shift_reg_15__N_1175_adj_1194), 
    .CLK(internal_80MHz), .LSR(n14287), .OFX1(), .F1(\wifi_i_spi/n6364 ), 
    .Q1(\wifi_i_spi/bit_counter_2 ), .OFX0(), .F0(\wifi_i_spi/n6362 ), 
    .Q0(\wifi_i_spi/bit_counter_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .LUT1_INITVAL(16'hFFFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_i_spi/SLICE_446 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_i_spi/bit_counter_1 ), .B1(\wifi_i_spi/bit_counter_0 ), 
    .C1(\wifi_i_spi/bit_counter_3 ), .D1(\wifi_i_spi/bit_counter_2 ), 
    .DI1(1'bX), .DI0(\wifi_i_spi/n6360 ), .A0(\wifi_i_spi/bit_counter_1 ), 
    .B0(\wifi_i_spi/bit_counter_0 ), .C0(\wifi_i_spi/bit_counter_3 ), 
    .D0(\wifi_i_spi/bit_counter_2 ), .M0(1'bX), 
    .CE(shift_reg_15__N_1175_adj_1194), .CLK(internal_80MHz), .LSR(n14287), 
    .OFX1(), .F1(\wifi_i_spi/n14289 ), .Q1(), .OFX0(), .F0(\wifi_i_spi/n6360 ), 
    .Q0(\wifi_i_spi/bit_counter_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hF22F), .LUT1_INITVAL(16'hFFFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \wifi_i_spi/SLICE_447 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\wifi_i_spi/bit_counter_4 ), 
    .B1(\wifi_i_spi/n13148 ), .C1(\wifi_i_spi/n13146 ), 
    .D1(\wifi_i_spi/bit_counter_5 ), .DI1(1'bX), 
    .DI0(\wifi_i_spi/bit_counter_5_N_1144_4 ), .A0(internal_80MHz_enable_52), 
    .B0(shift_reg_15__N_1175_adj_1194), .C0(\wifi_i_spi/n14289 ), 
    .D0(\wifi_i_spi/bit_counter_4 ), .M0(1'bX), .CE(internal_80MHz_enable_51), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15__N_1175_adj_1194), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/bit_counter_5_N_1144_4 ), .Q0(\wifi_i_spi/bit_counter_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hFE01), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_i_spi/SLICE_448 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_i_spi/bit_counter_1 ), .B1(\wifi_i_spi/bit_counter_0 ), 
    .C1(\wifi_i_spi/bit_counter_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_i_spi/n6356 ), .A0(\wifi_i_spi/bit_counter_3 ), 
    .B0(\wifi_i_spi/n14312 ), .C0(\wifi_i_spi/bit_counter_4 ), 
    .D0(\wifi_i_spi/bit_counter_5 ), .M0(1'bX), 
    .CE(shift_reg_15__N_1175_adj_1194), .CLK(internal_80MHz), .LSR(n14287), 
    .OFX1(), .F1(\wifi_i_spi/n14312 ), .Q1(), .OFX0(), .F0(\wifi_i_spi/n6356 ), 
    .Q0(\wifi_i_spi/bit_counter_5 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_spi/SLICE_449 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi3_sck_N_426_1), .B1(\wifi_i_spi/shift_reg_2 ), 
    .C1(shift_reg_15__N_1175_adj_1194), .D1(1'bX), 
    .DI1(\wifi_i_spi/shift_reg_15_N_1126_1 ), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_0 ), .A0(spi3_sck_N_426_0), 
    .B0(\wifi_i_spi/shift_reg_1 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/shift_reg_15_N_1126_1 ), 
    .Q1(\wifi_i_spi/shift_reg_1 ), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_0 ), .Q0(\wifi_i_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_spi/SLICE_450 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi3_sck_N_426_3), .B1(\wifi_i_spi/shift_reg_4 ), 
    .C1(shift_reg_15__N_1175_adj_1194), .D1(1'bX), 
    .DI1(\wifi_i_spi/shift_reg_15_N_1126_3 ), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_2 ), .A0(spi3_sck_N_426_2), 
    .B0(\wifi_i_spi/shift_reg_3 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/shift_reg_15_N_1126_3 ), 
    .Q1(\wifi_i_spi/shift_reg_3 ), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_2 ), .Q0(\wifi_i_spi/shift_reg_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_spi/SLICE_451 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi3_sck_N_426_5), .B1(\wifi_i_spi/shift_reg_6 ), 
    .C1(shift_reg_15__N_1175_adj_1194), .D1(1'bX), 
    .DI1(\wifi_i_spi/shift_reg_15_N_1126_5 ), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_4 ), .A0(spi3_sck_N_426_4), 
    .B0(\wifi_i_spi/shift_reg_5 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/shift_reg_15_N_1126_5 ), 
    .Q1(\wifi_i_spi/shift_reg_5 ), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_4 ), .Q0(\wifi_i_spi/shift_reg_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_spi/SLICE_452 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi3_sck_N_426_7), .B1(\wifi_i_spi/shift_reg_8 ), 
    .C1(shift_reg_15__N_1175_adj_1194), .D1(1'bX), 
    .DI1(\wifi_i_spi/shift_reg_15_N_1126_7 ), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_6 ), .A0(spi3_sck_N_426_6), 
    .B0(\wifi_i_spi/shift_reg_7 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/shift_reg_15_N_1126_7 ), 
    .Q1(\wifi_i_spi/shift_reg_7 ), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_6 ), .Q0(\wifi_i_spi/shift_reg_6 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_spi/SLICE_453 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi3_sck_N_426_9), .B1(\wifi_i_spi/shift_reg_10 ), 
    .C1(shift_reg_15__N_1175_adj_1194), .D1(1'bX), 
    .DI1(\wifi_i_spi/shift_reg_15_N_1126_9 ), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_8 ), .A0(spi3_sck_N_426_8), 
    .B0(\wifi_i_spi/shift_reg_9 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/shift_reg_15_N_1126_9 ), 
    .Q1(\wifi_i_spi/shift_reg_9 ), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_8 ), .Q0(\wifi_i_spi/shift_reg_8 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_spi/SLICE_454 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi3_sck_N_426_11), .B1(\wifi_i_spi/shift_reg_12 ), 
    .C1(shift_reg_15__N_1175_adj_1194), .D1(1'bX), 
    .DI1(\wifi_i_spi/shift_reg_15_N_1126_11 ), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_10 ), .A0(spi3_sck_N_426_10), 
    .B0(\wifi_i_spi/shift_reg_11 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/shift_reg_15_N_1126_11 ), 
    .Q1(\wifi_i_spi/shift_reg_11 ), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_10 ), .Q0(\wifi_i_spi/shift_reg_10 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_i_spi/SLICE_455 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi3_sck_N_426_13), .B1(\wifi_i_spi/shift_reg_14 ), 
    .C1(shift_reg_15__N_1175_adj_1194), .D1(1'bX), 
    .DI1(\wifi_i_spi/shift_reg_15_N_1126_13 ), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_12 ), .A0(spi3_sck_N_426_12), 
    .B0(\wifi_i_spi/shift_reg_13 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_i_spi/shift_reg_15_N_1126_13 ), 
    .Q1(\wifi_i_spi/shift_reg_13 ), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_12 ), .Q0(\wifi_i_spi/shift_reg_12 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_456( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(wifi_i_fifo_data_out_14), .B1(spi3_test_pattern_14), 
    .C1(spi_test_pattern_enable_2), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_i_spi/shift_reg_15_N_1126_14 ), .A0(spi3_sck_N_426_14), 
    .B0(\wifi_i_spi/shift_reg_15 ), .C0(shift_reg_15__N_1175_adj_1194), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_51), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(spi3_sck_N_426_14), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/shift_reg_15_N_1126_14 ), .Q0(\wifi_i_spi/shift_reg_14 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hCACA), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_457( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(spi3_sck_N_426_15), .A0(wifi_i_fifo_data_out_15), 
    .B0(spi3_test_pattern_15), .C0(spi_test_pattern_enable_2), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_52), .CLK(internal_80MHz), 
    .LSR(shift_reg_15__N_1175_adj_1194), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_15), .Q0(\wifi_i_spi/shift_reg_15 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_fifo_dc/SLICE_458 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_q_fifo_dc/rcount_1 ), .B1(\wifi_q_fifo_dc/rcount_2 ), 
    .C1(1'bX), .D1(1'bX), .DI1(\wifi_q_fifo_dc/r_gdata_1 ), 
    .DI0(\wifi_q_fifo_dc/r_gdata_0 ), .A0(\wifi_q_fifo_dc/rcount_0 ), 
    .B0(\wifi_q_fifo_dc/rcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(wifi_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\wifi_q_fifo_dc/r_gdata_1 ), .Q1(\wifi_q_fifo_dc/r_gcount_1 ), .OFX0(), 
    .F0(\wifi_q_fifo_dc/r_gdata_0 ), .Q0(\wifi_q_fifo_dc/r_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_q_fifo_dc/SLICE_459 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_q_fifo_dc/rcount_2 ), 
    .CE(wifi_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(), .Q0(\wifi_q_fifo_dc/r_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_fifo_dc/SLICE_460 ( 
    .M1(\wifi_q_fifo_dc/r_gcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_q_fifo_dc/r_gcount_0 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\wifi_q_fifo_dc/r_gcount_w1 ), .OFX0(), .F0(), 
    .Q0(\wifi_q_fifo_dc/r_gcount_w0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_fifo_dc/SLICE_461 ( 
    .M1(\wifi_q_fifo_dc/r_gcount_w0 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_q_fifo_dc/r_gcount_2 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\wifi_q_fifo_dc/r_gcount_w20 ), .OFX0(), .F0(), 
    .Q0(\wifi_q_fifo_dc/r_gcount_w2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_fifo_dc/SLICE_462 ( 
    .M1(\wifi_q_fifo_dc/r_gcount_w2 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_q_fifo_dc/r_gcount_w1 ), 
    .CE(1'bX), .CLK(sdr_rxclk_c), .LSR(main_reset_n_N_208), .OFX1(), .F1(), 
    .Q1(\wifi_q_fifo_dc/r_gcount_w22 ), .OFX0(), .F0(), 
    .Q0(\wifi_q_fifo_dc/r_gcount_w21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), 
    .LSRMUX("SIG"), .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) \wifi_q_fifo_dc/SLICE_463 ( 
    .M1(\wifi_q_fifo_dc/rcount_1 ), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(\wifi_q_fifo_dc/rcount_0 ), 
    .CE(wifi_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(), .Q1(\wifi_q_fifo_dc/rptr_1 ), .OFX0(), .F0(), 
    .Q0(\wifi_q_fifo_dc/rptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'h6666), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_fifo_dc/SLICE_465 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_q_fifo_dc/wcount_1 ), .B1(\wifi_q_fifo_dc/wcount_2 ), .C1(1'bX), 
    .D1(1'bX), .DI1(\wifi_q_fifo_dc/w_gdata_1 ), 
    .DI0(\wifi_q_fifo_dc/w_gdata_0 ), .A0(\wifi_q_fifo_dc/wcount_0 ), 
    .B0(\wifi_q_fifo_dc/wcount_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(\wifi_q_fifo_dc/wren_i ), .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), 
    .F1(\wifi_q_fifo_dc/w_gdata_1 ), .Q1(\wifi_q_fifo_dc/w_gcount_1 ), .OFX0(), 
    .F0(\wifi_q_fifo_dc/w_gdata_0 ), .Q0(\wifi_q_fifo_dc/w_gcount_0 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \wifi_q_fifo_dc/SLICE_466 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_q_fifo_dc/wcount_2 ), .CE(\wifi_q_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), 
    .Q0(\wifi_q_fifo_dc/w_gcount_2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_q_fifo_dc/SLICE_467 ( .M1(\wifi_q_fifo_dc/w_gcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_q_fifo_dc/w_gcount_0 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_q_fifo_dc/w_gcount_r1 ), .OFX0(), 
    .F0(), .Q0(\wifi_q_fifo_dc/w_gcount_r0 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_q_fifo_dc/SLICE_468 ( .M1(\wifi_q_fifo_dc/w_gcount_r0 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_q_fifo_dc/w_gcount_2 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_q_fifo_dc/w_gcount_r20 ), .OFX0(), 
    .F0(), .Q0(\wifi_q_fifo_dc/w_gcount_r2 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1)) 
    \wifi_q_fifo_dc/SLICE_469 ( .M1(\wifi_q_fifo_dc/w_gcount_r2 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_q_fifo_dc/w_gcount_r1 ), .CE(1'bX), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(\wifi_q_fifo_dc/w_gcount_r22 ), .OFX0(), 
    .F0(), .Q0(\wifi_q_fifo_dc/w_gcount_r21 ));
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), 
    .SRMODE("ASYNC"), .CHECK_M1(1'b1), .CHECK_M0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_fifo_dc/SLICE_470 ( .M1(\wifi_q_fifo_dc/wcount_1 ), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(\wifi_q_fifo_dc/wcount_0 ), .CE(\wifi_q_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(\wifi_q_fifo_dc/wptr_1 ), .OFX0(), .F0(), .Q0(\wifi_q_fifo_dc/wptr_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h6666), .LUT1_INITVAL(16'hEEEE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_LSR(1'b1)) \wifi_q_spi/SLICE_472 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\wifi_q_spi/bit_counter_0 ), 
    .B1(\wifi_q_spi/bit_counter_3 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_q_spi/bit_counter_5_N_1168_0 ), .A0(\wifi_q_spi/bit_counter_0 ), 
    .B0(shift_reg_15__N_1175_adj_1195), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(internal_80MHz), .LSR(n14285), .OFX1(), 
    .F1(\wifi_q_spi/n13140 ), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/bit_counter_5_N_1168_0 ), .Q0(\wifi_q_spi/bit_counter_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'h9999), .LUT1_INITVAL(16'hE1E1), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) \wifi_q_spi/SLICE_473 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_q_spi/bit_counter_1 ), 
    .B1(\wifi_q_spi/bit_counter_0 ), .C1(\wifi_q_spi/bit_counter_2 ), 
    .D1(1'bX), .DI1(\wifi_q_spi/n6354 ), .DI0(\wifi_q_spi/n6352 ), 
    .A0(\wifi_q_spi/bit_counter_1 ), .B0(\wifi_q_spi/bit_counter_0 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(shift_reg_15__N_1175_adj_1195), 
    .CLK(internal_80MHz), .LSR(n14285), .OFX1(), .F1(\wifi_q_spi/n6354 ), 
    .Q1(\wifi_q_spi/bit_counter_2 ), .OFX0(), .F0(\wifi_q_spi/n6352 ), 
    .Q0(\wifi_q_spi/bit_counter_1 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hF0E1), .LUT1_INITVAL(16'hFFFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_q_spi/SLICE_474 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_q_spi/bit_counter_1 ), .B1(\wifi_q_spi/bit_counter_0 ), 
    .C1(\wifi_q_spi/bit_counter_3 ), .D1(\wifi_q_spi/bit_counter_2 ), 
    .DI1(1'bX), .DI0(\wifi_q_spi/n6350 ), .A0(\wifi_q_spi/bit_counter_1 ), 
    .B0(\wifi_q_spi/bit_counter_0 ), .C0(\wifi_q_spi/bit_counter_3 ), 
    .D0(\wifi_q_spi/bit_counter_2 ), .M0(1'bX), 
    .CE(shift_reg_15__N_1175_adj_1195), .CLK(internal_80MHz), .LSR(n14285), 
    .OFX1(), .F1(\wifi_q_spi/n14286 ), .Q1(), .OFX0(), .F0(\wifi_q_spi/n6350 ), 
    .Q0(\wifi_q_spi/bit_counter_3 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hF22F), .LUT1_INITVAL(16'hFFFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) \wifi_q_spi/SLICE_475 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\wifi_q_spi/bit_counter_4 ), 
    .B1(\wifi_q_spi/n13140 ), .C1(\wifi_q_spi/n13138 ), 
    .D1(\wifi_q_spi/bit_counter_5 ), .DI1(1'bX), 
    .DI0(\wifi_q_spi/bit_counter_5_N_1144_4 ), .A0(internal_80MHz_enable_68), 
    .B0(shift_reg_15__N_1175_adj_1195), .C0(\wifi_q_spi/n14286 ), 
    .D0(\wifi_q_spi/bit_counter_4 ), .M0(1'bX), .CE(internal_80MHz_enable_67), 
    .CLK(internal_80MHz), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15__N_1175_adj_1195), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/bit_counter_5_N_1144_4 ), .Q0(\wifi_q_spi/bit_counter_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hFE01), .LUT1_INITVAL(16'hFEFE), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_q_spi/SLICE_476 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_q_spi/bit_counter_1 ), .B1(\wifi_q_spi/bit_counter_0 ), 
    .C1(\wifi_q_spi/bit_counter_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_q_spi/n6346 ), .A0(\wifi_q_spi/bit_counter_3 ), 
    .B0(\wifi_q_spi/n14309 ), .C0(\wifi_q_spi/bit_counter_4 ), 
    .D0(\wifi_q_spi/bit_counter_5 ), .M0(1'bX), 
    .CE(shift_reg_15__N_1175_adj_1195), .CLK(internal_80MHz), .LSR(n14285), 
    .OFX1(), .F1(\wifi_q_spi/n14309 ), .Q1(), .OFX0(), .F0(\wifi_q_spi/n6346 ), 
    .Q0(\wifi_q_spi/bit_counter_5 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_spi/SLICE_477 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_N_442_1), .B1(\wifi_q_spi/shift_reg_2 ), 
    .C1(shift_reg_15__N_1175_adj_1195), .D1(1'bX), 
    .DI1(\wifi_q_spi/shift_reg_15_N_1126_1 ), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_0 ), .A0(spi4_sck_N_442_0), 
    .B0(\wifi_q_spi/shift_reg_1 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/shift_reg_15_N_1126_1 ), 
    .Q1(\wifi_q_spi/shift_reg_1 ), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_0 ), .Q0(\wifi_q_spi/shift_reg_0 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_spi/SLICE_478 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_N_442_3), .B1(\wifi_q_spi/shift_reg_4 ), 
    .C1(shift_reg_15__N_1175_adj_1195), .D1(1'bX), 
    .DI1(\wifi_q_spi/shift_reg_15_N_1126_3 ), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_2 ), .A0(spi4_sck_N_442_2), 
    .B0(\wifi_q_spi/shift_reg_3 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/shift_reg_15_N_1126_3 ), 
    .Q1(\wifi_q_spi/shift_reg_3 ), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_2 ), .Q0(\wifi_q_spi/shift_reg_2 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_spi/SLICE_479 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_N_442_5), .B1(\wifi_q_spi/shift_reg_6 ), 
    .C1(shift_reg_15__N_1175_adj_1195), .D1(1'bX), 
    .DI1(\wifi_q_spi/shift_reg_15_N_1126_5 ), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_4 ), .A0(spi4_sck_N_442_4), 
    .B0(\wifi_q_spi/shift_reg_5 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/shift_reg_15_N_1126_5 ), 
    .Q1(\wifi_q_spi/shift_reg_5 ), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_4 ), .Q0(\wifi_q_spi/shift_reg_4 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_spi/SLICE_480 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_N_442_7), .B1(\wifi_q_spi/shift_reg_8 ), 
    .C1(shift_reg_15__N_1175_adj_1195), .D1(1'bX), 
    .DI1(\wifi_q_spi/shift_reg_15_N_1126_7 ), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_6 ), .A0(spi4_sck_N_442_6), 
    .B0(\wifi_q_spi/shift_reg_7 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/shift_reg_15_N_1126_7 ), 
    .Q1(\wifi_q_spi/shift_reg_7 ), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_6 ), .Q0(\wifi_q_spi/shift_reg_6 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_spi/SLICE_481 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_N_442_9), .B1(\wifi_q_spi/shift_reg_10 ), 
    .C1(shift_reg_15__N_1175_adj_1195), .D1(1'bX), 
    .DI1(\wifi_q_spi/shift_reg_15_N_1126_9 ), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_8 ), .A0(spi4_sck_N_442_8), 
    .B0(\wifi_q_spi/shift_reg_9 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/shift_reg_15_N_1126_9 ), 
    .Q1(\wifi_q_spi/shift_reg_9 ), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_8 ), .Q0(\wifi_q_spi/shift_reg_8 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_spi/SLICE_482 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_N_442_11), .B1(\wifi_q_spi/shift_reg_12 ), 
    .C1(shift_reg_15__N_1175_adj_1195), .D1(1'bX), 
    .DI1(\wifi_q_spi/shift_reg_15_N_1126_11 ), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_10 ), .A0(spi4_sck_N_442_10), 
    .B0(\wifi_q_spi/shift_reg_11 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/shift_reg_15_N_1126_11 ), 
    .Q1(\wifi_q_spi/shift_reg_11 ), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_10 ), .Q0(\wifi_q_spi/shift_reg_10 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG1_SD("VHI"), 
    .REG0_SD("VHI"), .CHECK_DI1(1'b1), .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) 
    \wifi_q_spi/SLICE_483 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(spi4_sck_N_442_13), .B1(\wifi_q_spi/shift_reg_14 ), 
    .C1(shift_reg_15__N_1175_adj_1195), .D1(1'bX), 
    .DI1(\wifi_q_spi/shift_reg_15_N_1126_13 ), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_12 ), .A0(spi4_sck_N_442_12), 
    .B0(\wifi_q_spi/shift_reg_13 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(\wifi_q_spi/shift_reg_15_N_1126_13 ), 
    .Q1(\wifi_q_spi/shift_reg_13 ), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_12 ), .Q0(\wifi_q_spi/shift_reg_12 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hCACA), .REG0_SD("VHI"), 
    .CHECK_DI0(1'b1), .CHECK_CE(1'b1)) SLICE_484( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(wifi_q_fifo_data_out_14), .B1(spi4_test_pattern_14), 
    .C1(spi_test_pattern_enable_3), .D1(1'bX), .DI1(1'bX), 
    .DI0(\wifi_q_spi/shift_reg_15_N_1126_14 ), .A0(spi4_sck_N_442_14), 
    .B0(\wifi_q_spi/shift_reg_15 ), .C0(shift_reg_15__N_1175_adj_1195), 
    .D0(1'bX), .M0(1'bX), .CE(internal_80MHz_enable_67), .CLK(internal_80MHz), 
    .LSR(1'bX), .OFX1(), .F1(spi4_sck_N_442_14), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/shift_reg_15_N_1126_14 ), .Q0(\wifi_q_spi/shift_reg_14 ));
  SLOGICB #(.CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("SIG"), 
    .LUT0_INITVAL(16'hCACA), .REG0_SD("VHI"), .CHECK_DI0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_485( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(spi4_sck_N_442_15), .A0(wifi_q_fifo_data_out_15), 
    .B0(spi4_test_pattern_15), .C0(spi_test_pattern_enable_3), .D0(1'bX), 
    .M0(1'bX), .CE(internal_80MHz_enable_68), .CLK(internal_80MHz), 
    .LSR(shift_reg_15__N_1175_adj_1195), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_15), .Q0(\wifi_q_spi/shift_reg_15 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .REG0_REGSET("SET"), .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) SLICE_486( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_1), 
    .CE(int_clk_out_enable_212), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(wifi_rx_invert));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .REG0_REGSET("SET"), .GSR("DISABLED"), .CHECK_M0(1'b1), .CHECK_CE(1'b1), 
    .CHECK_LSR(1'b1)) SLICE_487( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(1'bX), 
    .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(wb_dat_o_3), 
    .CE(int_clk_out_enable_212), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(), .Q0(wifi_sync_check_enable));
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \mux_859_i3/SLICE_488 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_4), 
    .B1(n13477), .C1(n13395), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n2881), 
    .B0(n2893), .C0(wb_adr_o_1), .D0(1'bX), .M0(n13431), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n3018), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \mux_859_i2/SLICE_489 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_4), 
    .B1(n13470), .C1(n13392), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n2882), 
    .B0(n2894), .C0(wb_adr_o_1), .D0(1'bX), .M0(n13431), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n3019), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'h8888), 
    .LUT1_INITVAL(16'hE4E4)) \i10478/SLICE_490 ( .M1(wb_adr_o_2), .FXA(n13471), 
    .FXB(n13472), .A1(wb_adr_o_0), .B1(ufl_p8_sel_2), 
    .C1(subg_sync_check_enable), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(ufl_p7_sel_2), .B0(wb_adr_o_0), .C0(1'bX), .D0(1'bX), .M0(wb_adr_o_1), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(n13475), .F1(), .Q1(), 
    .OFX0(n13472), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'hE4E4)) 
    \i10485/SLICE_491 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(ufl_p8_sel_3), .C1(wifi_sync_check_enable), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(ufl_p7_sel_3), .B0(wb_adr_o_0), .C0(1'bX), .D0(1'bX), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(n13479), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \i10486/SLICE_492 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(spi2_test_pattern_11), .C1(spi2_test_pattern_3), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi1_test_pattern_11), .B0(spi1_test_pattern_3), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n13480), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10479/SLICE_493 ( .M1(wb_adr_o_3), .FXA(n13475), 
    .FXB(n13476), .A1(wb_adr_o_0), .B1(spi2_test_pattern_10), 
    .C1(spi2_test_pattern_2), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi1_test_pattern_10), .B0(spi1_test_pattern_2), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(n13477), .F1(), .Q1(), .OFX0(n13473), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCA0A), .LUT1_INITVAL(16'h5140)) 
    \i10907/SLICE_494 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(wb_adr_o_2), .C1(ufl_p8_sel_4), .D1(reg2_4), .DI1(1'bX), .DI0(1'bX), 
    .A0(n14004), .B0(wb_adr_o_0), .C0(wb_adr_o_2), .D0(ufl_p7_sel_4), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(n14120), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hD8D8)) \i10905/SLICE_495 ( .M1(wb_adr_o_3), .FXA(n14120), 
    .FXB(n14118), .A1(wb_adr_o_2), .B1(n2867), .C1(n2843), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(n2831), .B0(n2855), .C0(wb_adr_o_2), .D0(1'bX), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(n14121), .F1(), 
    .Q1(), .OFX0(n14118), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \i10487/SLICE_496 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(spi4_test_pattern_11), .C1(spi4_test_pattern_3), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi3_test_pattern_11), .B0(spi3_test_pattern_3), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n13481), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10480/SLICE_497 ( .M1(wb_adr_o_2), .FXA(n13473), 
    .FXB(n13474), .A1(wb_adr_o_0), .B1(spi4_test_pattern_10), 
    .C1(spi4_test_pattern_2), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi3_test_pattern_10), .B0(spi3_test_pattern_2), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(n13476), .F1(), .Q1(), .OFX0(n13474), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCA0A), .LUT1_INITVAL(16'h5140)) 
    \i10900/SLICE_498 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(wb_adr_o_2), .C1(ufl_p8_sel_5), .D1(reg2_5), .DI1(1'bX), .DI0(1'bX), 
    .A0(n14021), .B0(wb_adr_o_0), .C0(wb_adr_o_2), .D0(ufl_p7_sel_5), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(n14114), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hD8D8)) \i10898/SLICE_499 ( .M1(wb_adr_o_3), .FXA(n14114), 
    .FXB(n14112), .A1(wb_adr_o_2), .B1(n2866), .C1(n2842), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(n2830), .B0(n2854), .C0(wb_adr_o_2), .D0(1'bX), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(n14115), .F1(), 
    .Q1(), .OFX0(n14112), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCA0A), .LUT1_INITVAL(16'h5140)) 
    \i10891/SLICE_500 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(wb_adr_o_2), .C1(ufl_p8_sel_6), .D1(reg2_6), .DI1(1'bX), .DI0(1'bX), 
    .A0(n14031), .B0(wb_adr_o_0), .C0(wb_adr_o_2), .D0(ufl_p7_sel_6), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(n14105), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hD8D8)) \i10889/SLICE_501 ( .M1(wb_adr_o_3), .FXA(n14105), 
    .FXB(n14103), .A1(wb_adr_o_2), .B1(n2865), .C1(n2841), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(n2829), .B0(n2853), .C0(wb_adr_o_2), .D0(1'bX), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(n14106), .F1(), 
    .Q1(), .OFX0(n14103), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \i10470/SLICE_502 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(reg2_1), .C1(second_pll_lock), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(reg0_1), .B0(reg1_1), .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n13464), 
    .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'h4444)) 
    \i10477/SLICE_503 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(reg2_2), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(reg0_2), 
    .B0(reg1_2), .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n13471), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCA0A), .LUT1_INITVAL(16'h5140)) 
    \i10881/SLICE_504 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(wb_adr_o_2), .C1(ufl_p8_sel_7), .D1(reg2_7), .DI1(1'bX), .DI0(1'bX), 
    .A0(n14058), .B0(wb_adr_o_0), .C0(wb_adr_o_2), .D0(ufl_p7_sel_7), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(n14092), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \i10396/SLICE_505 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(tx_lvds_test_pattern_16), .C1(tx_lvds_test_pattern_8), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(spi_test_pattern_enable_0), 
    .B0(tx_lvds_test_pattern_24), .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n13388), 
    .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10471/SLICE_506 ( .M1(wb_adr_o_2), .FXA(n13464), 
    .FXB(n13465), .A1(wb_adr_o_0), .B1(ufl_p8_sel_1), .C1(wifi_rx_invert), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(led_rst), .B0(ufl_p7_sel_1), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(n13468), .F1(), .Q1(), .OFX0(n13465), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hD8D8)) \i10879/SLICE_507 ( .M1(wb_adr_o_3), .FXA(n14092), 
    .FXB(n14090), .A1(wb_adr_o_2), .B1(n2864), .C1(n2840), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(n2828), .B0(n2852), .C0(wb_adr_o_2), .D0(1'bX), 
    .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(n14093), .F1(), 
    .Q1(), .OFX0(n14090), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \i10499/SLICE_508 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(reg2_0), .C1(pll_lock), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(reg0_0), 
    .B0(reg1_0), .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n13493), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10500/SLICE_509 ( .M1(wb_adr_o_2), .FXA(n13493), 
    .FXB(n13494), .A1(wb_adr_o_0), .B1(ufl_p8_sel_0), .C1(subg_rx_invert), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(internal_rst), .B0(ufl_p7_sel_0), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(n13497), .F1(), .Q1(), .OFX0(n13494), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10501/SLICE_510 ( .M1(wb_adr_o_3), .FXA(n13497), 
    .FXB(n13498), .A1(wb_adr_o_0), .B1(spi2_test_pattern_8), 
    .C1(spi2_test_pattern_0), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi1_test_pattern_8), .B0(spi1_test_pattern_0), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(n13499), .F1(), .Q1(), .OFX0(n13495), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10502/SLICE_511 ( .M1(wb_adr_o_2), .FXA(n13495), 
    .FXB(n13496), .A1(wb_adr_o_0), .B1(spi4_test_pattern_8), 
    .C1(spi4_test_pattern_0), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi3_test_pattern_8), .B0(spi3_test_pattern_0), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(n13498), .F1(), .Q1(), .OFX0(n13496), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \i11224/SLICE_512 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_2), 
    .B1(n13480), .C1(n13481), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n14912), 
    .B0(n13479), .C0(wb_adr_o_2), .D0(1'bX), .M0(wb_adr_o_3), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(n14914), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10472/SLICE_513 ( .M1(wb_adr_o_3), .FXA(n13468), 
    .FXB(n13469), .A1(wb_adr_o_0), .B1(spi2_test_pattern_9), 
    .C1(spi2_test_pattern_1), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi1_test_pattern_9), .B0(spi1_test_pattern_1), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(n13470), .F1(), .Q1(), .OFX0(n13466), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hE2E2), 
    .LUT1_INITVAL(16'h1010)) \i11222/SLICE_514 ( .M1(wb_adr_o_4), .FXA(n14914), 
    .FXB(n14910), .A1(wb_adr_o_1), .B1(wb_adr_o_0), 
    .C1(tx_lvds_test_pattern_3), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(n13397), .B0(wb_adr_o_1), .C0(n13398), .D0(1'bX), .M0(wb_adr_o_2), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(n14915), .F1(), .Q1(), 
    .OFX0(n14910), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10473/SLICE_515 ( .M1(wb_adr_o_2), .FXA(n13466), 
    .FXB(n13467), .A1(wb_adr_o_0), .B1(spi4_test_pattern_9), 
    .C1(spi4_test_pattern_1), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi3_test_pattern_9), .B0(spi3_test_pattern_1), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(wb_adr_o_1), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(n13469), .F1(), .Q1(), .OFX0(n13467), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .M1MUX("SIG"), .LUT0_INITVAL(16'hCACA), 
    .LUT1_INITVAL(16'hE4E4)) \i10398/SLICE_516 ( .M1(n13431), .FXA(n13388), 
    .FXB(n13390), .A1(wb_adr_o_4), .B1(n13499), .C1(subg_delay_loadn), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(tx_lvds_test_pattern_0), 
    .B0(tx_lvds_test_pattern_enable), .C0(wb_adr_o_0), .D0(1'bX), .M0(n13411), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(n3020), .F1(), .Q1(), 
    .OFX0(n13390), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h0808), .LUT1_INITVAL(16'h0858)) 
    \i10996/SLICE_517 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(tx_lvds_test_pattern_28), .C1(wb_adr_o_2), .D1(wb_adr_o_1), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_0), .B0(tx_lvds_test_pattern_28), .C0(wb_adr_o_2), 
    .D0(1'bX), .M0(tx_lvds_test_pattern_4), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n14409), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \mux_859_i8/SLICE_518 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_4), 
    .B1(n14093), .C1(n14400), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(tx_lvds_test_pattern_23), .B0(tx_lvds_test_pattern_15), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(n13453), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n3013), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \mux_859_i7/SLICE_519 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_4), 
    .B1(n14106), .C1(n14397), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(tx_lvds_test_pattern_22), .B0(tx_lvds_test_pattern_14), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(n13453), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n3014), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h0808), .LUT1_INITVAL(16'h0858)) 
    \i10992/SLICE_520 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(tx_lvds_test_pattern_29), .C1(wb_adr_o_2), .D1(wb_adr_o_1), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_0), .B0(tx_lvds_test_pattern_29), .C0(wb_adr_o_2), 
    .D0(1'bX), .M0(tx_lvds_test_pattern_5), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n14403), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \mux_859_i6/SLICE_521 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_4), 
    .B1(n14115), .C1(n14403), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(tx_lvds_test_pattern_21), .B0(tx_lvds_test_pattern_13), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(n13453), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n3015), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h0808), .LUT1_INITVAL(16'h0858)) 
    \i10990/SLICE_522 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(tx_lvds_test_pattern_31), .C1(wb_adr_o_2), .D1(wb_adr_o_1), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_0), .B0(tx_lvds_test_pattern_31), .C0(wb_adr_o_2), 
    .D0(1'bX), .M0(tx_lvds_test_pattern_7), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n14400), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h2000), .LUT1_INITVAL(16'hEEE4)) 
    \i2c_slave/i2c_slave_inst/i38/SLICE_523 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(state_reg_0), .B1(\i2c_slave/i2c_slave_inst/n14374 ), 
    .C1(\i2c_slave/i2c_slave_inst/n14368 ), 
    .D1(\i2c_slave/i2c_slave_inst/n14292 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C0(state_reg_0), 
    .D0(\i2c_slave/i2c_slave_inst/n14370 ), 
    .M0(\i2c_slave/i2c_slave_inst/state_reg_2 ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/i2c_slave_inst/n22 ), 
    .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h4040), .LUT1_INITVAL(16'h4088)) 
    \i2c_slave/i2c_slave_inst/i10815/SLICE_524 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .B1(\i2c_slave/i2c_slave_inst/n14318 ), 
    .C1(\i2c_slave/i2c_slave_inst/data_valid_reg ), 
    .D1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .D0(1'bX), .M0(state_reg_0), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/n13967 ), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h2000), .LUT1_INITVAL(16'h7000)) 
    \i2c_slave/i2c_slave_inst/mux_865_i1/SLICE_525 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\i2c_slave/i2c_slave_inst/n14318 ), 
    .B1(\i2c_slave/i2c_slave_inst/data_valid_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/n14368 ), .D1(\i2c_slave/data_in_reg_0 ), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C0(sda_i_reg), 
    .D0(\i2c_slave/i2c_slave_inst/n14370 ), 
    .M0(\i2c_slave/i2c_slave_inst/state_reg_2 ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/i2c_slave_inst/n3050 ), 
    .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h0700), .LUT1_INITVAL(16'h0008)) 
    \i2c_slave/i2c_slave_inst/mux_964_Mux_0_i6/SLICE_526 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(state_reg_0), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .D1(sda_i_reg), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/data_in_ready ), 
    .B0(\i2c_slave/data_in_valid_reg ), 
    .C0(\i2c_slave/i2c_slave_inst/data_valid_reg ), .D0(state_reg_0), 
    .M0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/i2c_slave_inst/n6 ), 
    .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCAC0), .LUT1_INITVAL(16'h7F70)) 
    \i2c_slave/i2c_slave_inst/mux_1078_i1/SLICE_527 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(sda_i_reg), .B1(\i2c_slave/i2c_slave_inst/n14374 ), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .D1(\i2c_slave/i2c_slave_inst/n8344 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/n11865 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14367 ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .D0(state_reg_0), 
    .M0(\i2c_slave/i2c_slave_inst/n6_adj_1177 ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/i2c_slave_inst/n3800 ), 
    .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hDCCC), .LUT1_INITVAL(16'h2000)) 
    \i2c_slave/i2c_slave_inst/i38_adj_118/SLICE_528 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(state_reg_0), .B1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .C1(\i2c_slave/data_in_valid_reg ), .D1(\i2c_slave/data_in_ready ), 
    .DI1(1'bX), .DI0(1'bX), .A0(state_reg_0), 
    .B0(\i2c_slave/i2c_slave_inst/n8188 ), .C0(mode_read_reg), 
    .D0(\i2c_slave/i2c_slave_inst/n14367 ), 
    .M0(\i2c_slave/i2c_slave_inst/state_reg_2 ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(\i2c_slave/i2c_slave_inst/n32 ), 
    .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h0004), .LUT1_INITVAL(16'hFDF0)) 
    \i2c_slave/i2c_slave_inst/i10994/SLICE_529 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/n14372 ), .D1(fpga_scl_out), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .C0(\i2c_slave/i2c_slave_inst/n11479 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14370 ), 
    .M0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\i2c_slave/i2c_slave_inst/n14406 ), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'hE4E4)) 
    \mux_859_i5/SLICE_530 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_4), 
    .B1(n14121), .C1(n14409), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(tx_lvds_test_pattern_20), .B0(tx_lvds_test_pattern_12), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(n13453), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n3016), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h0808), .LUT1_INITVAL(16'h0858)) 
    \i10988/SLICE_531 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(tx_lvds_test_pattern_30), .C1(wb_adr_o_2), .D1(wb_adr_o_1), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_0), .B0(tx_lvds_test_pattern_30), .C0(wb_adr_o_2), 
    .D0(1'bX), .M0(tx_lvds_test_pattern_6), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(n14397), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hFEFE)) 
    \lvds_rx_24_inst/i10986/SLICE_532 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_8 ), .B1(\lvds_rx_24_inst/sr_6 ), 
    .C1(\lvds_rx_24_inst/sr_26 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\lvds_rx_24_inst/sr_28 ), .B0(\lvds_rx_24_inst/sr_8 ), 
    .C0(\lvds_rx_24_inst/sr_14 ), .D0(\lvds_rx_24_inst/sr_10 ), 
    .M0(\lvds_rx_24_inst/r_candidate_offset ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(\lvds_rx_24_inst/n14394 ), .F0(), 
    .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'h1000), .LUT1_INITVAL(16'h4444)) 
    \lvds_rx_24_inst/i22/SLICE_533 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/r_candidate_offset ), .B1(\lvds_rx_24_inst/n9573 ), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_0 ), 
    .B0(\lvds_rx_24_inst/sr_30 ), .C0(\lvds_rx_24_inst/n68 ), 
    .D0(\lvds_rx_24_inst/r_candidate_offset ), .M0(\lvds_rx_24_inst/sr_15 ), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(\lvds_rx_24_inst/n11 ), .F0(), .Q0());
  SLOGICB #(.M0MUX("SIG"), .LUT0_INITVAL(16'hFEFE), .LUT1_INITVAL(16'hFFFE)) 
    \lvds_rx_24_inst/i10984/SLICE_534 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_16 ), .B1(\lvds_rx_24_inst/sr_0 ), 
    .C1(\lvds_rx_24_inst/sr_30 ), .D1(\lvds_rx_24_inst/sr_24 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_26 ), .B0(\lvds_rx_24_inst/sr_22 ), 
    .C0(\lvds_rx_24_inst/sr_16 ), .D0(1'bX), 
    .M0(\lvds_rx_24_inst/r_candidate_offset ), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(\lvds_rx_24_inst/n14391 ), .F0(), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h30AA), .LUT1_INITVAL(16'hCACA)) SLICE_535( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(reg0_3), .B1(reg1_3), 
    .C1(wb_adr_o_0), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n2769), 
    .B0(wb_adr_o_0), .C0(reg2_3), .D0(wb_adr_o_1), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n2769), .Q1(), .OFX0(), .F0(n14912), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1311), .LUT1_INITVAL(16'hA2A2)) 
    \lvds_rx_09_inst/SLICE_536 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(r_state_1), .B1(r_state_0), .C1(real_candidate), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(r_state_0), .B0(\lvds_rx_09_inst/n14 ), .C0(n14315), 
    .D0(\lvds_rx_09_inst/n11728 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n14 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/sdr_rxclk_c_enable_86 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF011), .LUT1_INITVAL(16'h2020)) 
    \i2c_slave/i2c_slave_inst/SLICE_537 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(state_reg_0), .B1(sda_i_reg), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(state_reg_0), .B0(\i2c_slave/i2c_slave_inst/n14370 ), 
    .C0(\i2c_slave/i2c_slave_inst/n11585 ), 
    .D0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n11585 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n14916 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h40F0), .LUT1_INITVAL(16'hF535)) 
    \i2c_slave/i2c_slave_inst/SLICE_538 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14292 ), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .D1(\i2c_slave/i2c_slave_inst/n12470 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .C0(\i2c_slave/i2c_slave_inst/data_valid_reg ), .D0(fpga_scl_out), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n4085 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14292 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDBDB), .LUT1_INITVAL(16'hCACC)) 
    \i2c_slave/i2c_slave_inst/SLICE_539 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n4085 ), 
    .B1(\i2c_slave/i2c_slave_inst/n4095 ), 
    .C1(\i2c_slave/i2c_slave_inst/n3102 ), .D1(state_reg_0), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .C0(\i2c_slave/i2c_slave_inst/n3102 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n4108 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n4095 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEFEE), .LUT1_INITVAL(16'hFFEC)) 
    \lvds_rx_24_inst/SLICE_540 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/r_candidate_offset ), .B1(\lvds_rx_24_inst/n12360 ), 
    .C1(\lvds_rx_24_inst/sr_10 ), .D1(\lvds_rx_24_inst/n12358 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_24_inst/n12364 ), .B0(\lvds_rx_24_inst/n42 ), 
    .C0(\lvds_rx_24_inst/r_candidate_offset ), .D0(\lvds_rx_24_inst/sr_30 ), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/n12364 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n12434 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFCEE), .LUT1_INITVAL(16'hCACA)) 
    \lvds_rx_24_inst/SLICE_541 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_4 ), .B1(\lvds_rx_24_inst/sr_2 ), 
    .C1(\lvds_rx_24_inst/r_candidate_offset ), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_24 ), .B0(\lvds_rx_24_inst/n5175 ), 
    .C0(\lvds_rx_24_inst/sr_22 ), .D0(\lvds_rx_24_inst/r_candidate_offset ), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/n5175 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n12446 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFFFB)) 
    \my_led/SLICE_542 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n12912 ), .B1(\my_led/counter_13 ), .C1(\my_led/n12936 ), 
    .D1(\my_led/n12924 ), .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_21 ), 
    .B0(\my_led/counter_8 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\my_led/n12946 ), .Q1(), .OFX0(), 
    .F0(\my_led/n12912 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'hFFFD)) 
    \my_led/SLICE_543 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/n13276 ), .B1(\my_led/n12928 ), .C1(\my_led/n12920 ), 
    .D1(\my_led/n12918 ), .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_9 ), 
    .B0(\my_led/counter_12 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\my_led/n12948 ), .Q1(), .OFX0(), 
    .F0(\my_led/n13276 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFFFD)) 
    \my_led/SLICE_544 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/counter_11 ), .B1(\my_led/counter_6 ), .C1(\my_led/n12922 ), 
    .D1(\my_led/counter_3 ), .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_24 ), 
    .B0(\my_led/counter_20 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\my_led/n12942 ), .Q1(), .OFX0(), 
    .F0(\my_led/n12922 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h7777), .LUT1_INITVAL(16'h0800), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) SLICE_545( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(stm_fpga_spare5_c), .B1(second_pll_lock), 
    .C1(internal_rst), .D1(pll_lock), .DI1(1'bX), .DI0(1'bX), .A0(n14366), 
    .B0(tx_lvds_test_pattern_enable), .C0(1'bX), .D0(1'bX), 
    .M0(ufl_p7_sel_7_N_35_0), .CE(int_clk_out_enable_28), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(n14366), .Q1(), .OFX0(), .F0(sdr_txdata_N_388), 
    .Q0(tx_lvds_test_pattern_enable));
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h0080)) SLICE_546( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\lvds_rx_09_inst/candidate_sr_14 ), 
    .B1(\lvds_rx_09_inst/n14362 ), .C1(n14363), .D1(sr_16), .DI1(1'bX), 
    .DI0(1'bX), .A0(r_state_0), .B0(r_state_1), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/n12834 ), .Q1(), .OFX0(), .F0(n14363), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF7F7), .LUT1_INITVAL(16'hFFDF)) SLICE_547( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\lvds_rx_09_inst/n13290 ), 
    .B1(\lvds_rx_09_inst/n10 ), .C1(sample_count_1), 
    .D1(\lvds_rx_09_inst/sample_count_5 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(r_state_0), .B0(r_state_1), .C0(n14315), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n14315), .Q1(), .OFX0(), 
    .F0(n11591), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0004), .LUT1_INITVAL(16'h5D55)) SLICE_548( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(stm_fpga_spare5_c), .B1(n12964), 
    .C1(n11958), .D1(n12966), .DI1(1'bX), .DI0(1'bX), .A0(n14354), .B0(n12954), 
    .C0(n9012), .D0(wb_adr_o_8), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(int_clk_out_enable_212), .Q1(), .OFX0(), .F0(n12966), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF2F2), .LUT1_INITVAL(16'hFFFE)) SLICE_549( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\subg_i_spi/bit_counter_4 ), 
    .B1(\subg_i_spi/n13132 ), .C1(\subg_i_spi/n13130 ), 
    .D1(\subg_i_spi/bit_counter_5 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(stm_fpga_spare1_c), .B0(subg_i_empty), .C0(shift_reg_15__N_1175), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(shift_reg_15__N_1175), .Q1(), .OFX0(), .F0(internal_80MHz_enable_19), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBBBB), .LUT1_INITVAL(16'h0040)) SLICE_550( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n12618), .B1(n14330), 
    .C1(wb_adr_o_2), .D1(n14325), .DI1(1'bX), .DI0(1'bX), 
    .A0(int_clk_out_enable_91), .B0(stm_fpga_spare5_c), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(int_clk_out_enable_91), .Q1(), .OFX0(), .F0(int_clk_out_enable_92), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h0400)) SLICE_551( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_2), 
    .B1(\i2c_slave/n14386 ), .C1(n14354), .D1(n14351), .DI1(1'bX), .DI0(1'bX), 
    .A0(wb_stb_o), .B0(wb_we_o), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n14301 ), .Q1(), .OFX0(), 
    .F0(n14351), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0008), .LUT1_INITVAL(16'h10E0)) SLICE_552( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), .B1(wb_adr_o_1), 
    .C1(n14330), .D1(wb_adr_o_2), .DI1(1'bX), .DI0(1'bX), .A0(wb_stb_o), 
    .B0(wb_we_o), .C0(wb_adr_o_7), .D0(wb_adr_o_6), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n14291 ), .Q1(), .OFX0(), 
    .F0(n14330), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h080F), .LUT1_INITVAL(16'h0020)) SLICE_553( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n13180), .B1(n11958), 
    .C1(\i2c_slave/n13182 ), .D1(n14354), .DI1(1'bX), .DI0(1'bX), 
    .A0(wb_stb_o), .B0(wb_we_o), .C0(n14352), .D0(stm_fpga_spare5_c), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(int_clk_out_enable_15), .Q1(), .OFX0(), .F0(n13180), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFD), .LUT1_INITVAL(16'h2000)) SLICE_554( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(tx_counter_2), .B1(n13234), 
    .C1(tx_counter_1), .D1(tx_counter_3), .DI1(1'bX), .DI0(1'bX), 
    .A0(tx_counter_0), .B0(tx_counter_5), .C0(n13230), .D0(tx_counter_7), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n7334), .Q1(), 
    .OFX0(), .F0(n13234), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0705), .LUT1_INITVAL(16'h1010)) SLICE_555( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_5), .B1(wb_adr_o_3), 
    .C1(wb_adr_o_4), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n11664), 
    .B0(n12168), .C0(n9012), .D0(n11601), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(n11601), .Q1(), .OFX0(), .F0(n12156), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFFFE)) SLICE_556( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/n14382 ), 
    .B1(\i2c_slave/n14383 ), .C1(n14352), .D1(n11664), .DI1(1'bX), .DI0(1'bX), 
    .A0(wb_adr_o_4), .B0(wb_adr_o_5), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n13362 ), .Q1(), 
    .OFX0(), .F0(n11664), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1000), .LUT1_INITVAL(16'hEEEE)) SLICE_557( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/wb_adr_o_9 ), 
    .B1(\i2c_slave/wb_adr_o_14 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wb_adr_o_4), .B0(n14352), .C0(wb_adr_o_1), .D0(wb_adr_o_0), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n14352), .Q1(), .OFX0(), 
    .F0(n12964), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'h1000)) SLICE_558( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n14354), .B1(n9012), .C1(n13044), 
    .D1(n14351), .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_7), .B0(wb_adr_o_6), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n13056 ), .Q1(), .OFX0(), .F0(n9012), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2000), .LUT1_INITVAL(16'h2222)) SLICE_559( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_1), .B1(wb_adr_o_0), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n13162), .B0(n11958), 
    .C0(n14384), .D0(n13180), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(n14384), .Q1(), .OFX0(), .F0(int_clk_out_enable_32), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0100), .LUT1_INITVAL(16'hEEEE)) SLICE_560( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_5), .B1(wb_adr_o_3), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n14354), .B0(n14356), 
    .C0(wb_adr_o_6), .D0(n14345), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(n14354), .Q1(), .OFX0(), .F0(n13162), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1000), .LUT1_INITVAL(16'h0008)) SLICE_561( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n11601), .B1(n12798), .C1(n13302), 
    .D1(\i2c_slave/n13354 ), .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_2), 
    .B0(wb_adr_o_0), .C0(wb_adr_o_1), .D0(n14330), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_54), .Q1(), 
    .OFX0(), .F0(n12798), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0004), .LUT1_INITVAL(16'hFFFE)) SLICE_562( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/wb_adr_o_15 ), 
    .B1(\i2c_slave/wb_adr_o_11 ), .C1(\i2c_slave/wb_adr_o_14 ), 
    .D1(\i2c_slave/wb_adr_o_9 ), .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_2), 
    .B0(wb_adr_o_0), .C0(wb_adr_o_1), .D0(n13302), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n13302), .Q1(), .OFX0(), .F0(n12812), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) SLICE_563( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\lvds_rx_09_inst/match_count_2 ), 
    .B1(match_count_1), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(n102), .B0(sr_16), .C0(r_state_1), .D0(match_count_0), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n102), .Q1(), .OFX0(), 
    .F0(n12896), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8000)) 
    \lvds_rx_09_inst/SLICE_564 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(sample_count_2), .B1(n14337), .C1(\lvds_rx_09_inst/sample_count_4 ), 
    .D1(sample_count_3), .DI1(1'bX), .DI0(1'bX), .A0(sample_count_1), 
    .B0(sample_count_0), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n14273 ), .Q1(), 
    .OFX0(), .F0(n14337), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFDFD), .LUT1_INITVAL(16'hCACA)) 
    \lvds_rx_09_inst/SLICE_565 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_17 ), .B1(\lvds_rx_09_inst/sr_15 ), 
    .C1(r_candidate_offset), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(r_state_0), 
    .B0(\lvds_rx_09_inst/n14364 ), .C0(\lvds_rx_09_inst/n14361 ), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/n14361 ), .Q1(), .OFX0(), .F0(n12902), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h5044), .LUT1_INITVAL(16'h0100)) 
    \lvds_rx_09_inst/SLICE_566 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_17 ), .B1(\lvds_rx_09_inst/sr_1 ), 
    .C1(\lvds_rx_09_inst/sr_31 ), .D1(\lvds_rx_09_inst/sr_32 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(sr_16), .B0(\lvds_rx_09_inst/n12314 ), .C0(n11488), 
    .D0(\lvds_rx_09_inst/sr_15 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(n11488), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/sdr_rxclk_c_enable_2 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0035), .LUT1_INITVAL(16'h0020)) 
    \lvds_rx_09_inst/SLICE_567 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/n12834 ), .B1(n14315), .C1(\lvds_rx_09_inst/n13296 ), 
    .D1(\lvds_rx_09_inst/n14364 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\lvds_rx_09_inst/sr_17 ), .B0(\lvds_rx_09_inst/sr_15 ), 
    .C0(r_candidate_offset), .D0(candidate_sr_30), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/sdr_rxclk_c_enable_40 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n13296 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8000), .LUT1_INITVAL(16'h8080)) 
    \lvds_rx_09_inst/SLICE_568 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(sample_count_1), .B1(sample_count_0), .C1(sample_count_2), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(sample_count_3), .B0(n14304), 
    .C0(\lvds_rx_09_inst/sample_count_5 ), 
    .D0(\lvds_rx_09_inst/sample_count_4 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(n14304), .Q1(), .OFX0(), .F0(n14268), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_09_inst/SLICE_569 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_28 ), .B1(\lvds_rx_09_inst/sr_8 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/n39 ), 
    .B0(\lvds_rx_09_inst/n12476 ), .C0(\lvds_rx_09_inst/n12478 ), 
    .D0(\lvds_rx_09_inst/sr_21 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_09_inst/n12476 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n12490 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA), .LUT1_INITVAL(16'h0001)) 
    \lvds_rx_09_inst/SLICE_570 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/n39 ), .B1(\lvds_rx_09_inst/n12492 ), 
    .C1(\lvds_rx_09_inst/n12488 ), .D1(\lvds_rx_09_inst/n12682 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_32 ), .B0(\lvds_rx_09_inst/sr_0 ), 
    .C0(r_candidate_offset), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/valid_candidate_N_1125 ), .Q1(), 
    .OFX0(), .F0(\lvds_rx_09_inst/n39 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_09_inst/SLICE_571 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_26 ), .B1(\lvds_rx_09_inst/sr_18 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/n12486 ), 
    .B0(\lvds_rx_09_inst/sr_3 ), .C0(\lvds_rx_09_inst/n11628 ), 
    .D0(\lvds_rx_09_inst/sr_31 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_09_inst/n11628 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n12492 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_09_inst/SLICE_572 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_23 ), .B1(\lvds_rx_09_inst/sr_29 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_15 ), 
    .B0(\lvds_rx_09_inst/n11658 ), .C0(\lvds_rx_09_inst/n12520 ), 
    .D0(\lvds_rx_09_inst/sr_13 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_09_inst/n12520 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n12486 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_09_inst/SLICE_573 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_27 ), .B1(\lvds_rx_09_inst/sr_9 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/n12502 ), 
    .B0(\lvds_rx_09_inst/n11716 ), .C0(\lvds_rx_09_inst/n12504 ), 
    .D0(\lvds_rx_09_inst/n12496 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n12496 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n12488 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_09_inst/SLICE_574 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_4 ), .B1(\lvds_rx_09_inst/sr_24 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_14 ), 
    .B0(\lvds_rx_09_inst/n12516 ), .C0(\lvds_rx_09_inst/n12508 ), 
    .D0(\lvds_rx_09_inst/sr_22 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_09_inst/n12508 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n11716 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0400), .LUT1_INITVAL(16'hDDDD)) 
    \i2c_slave/SLICE_575 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(int_clk_out_enable_99), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(n13302), .B0(\i2c_slave/n12984 ), 
    .C0(\i2c_slave/n14383 ), .D0(\i2c_slave/n13014 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_98), .Q1(), 
    .OFX0(), .F0(int_clk_out_enable_99), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0100), .LUT1_INITVAL(16'h8080)) 
    \i2c_slave/SLICE_576 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_2), 
    .B1(wb_adr_o_0), .C1(wb_adr_o_3), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wb_adr_o_1), .B0(wb_adr_o_8), .C0(\i2c_slave/wb_adr_o_13 ), 
    .D0(\i2c_slave/n13008 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n13008 ), .Q1(), .OFX0(), .F0(\i2c_slave/n13014 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0010), .LUT1_INITVAL(16'h0004)) 
    \i2c_slave/SLICE_577 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_1), 
    .B1(\i2c_slave/n13176 ), .C1(wb_adr_o_0), .D1(wb_adr_o_4), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_8), .B0(wb_adr_o_7), .C0(wb_adr_o_2), 
    .D0(wb_adr_o_6), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/n13182 ), .Q1(), .OFX0(), .F0(\i2c_slave/n13176 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'h0020)) 
    \i2c_slave/SLICE_578 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/int_clk_out_enable_12 ), .B1(\i2c_slave/n3 ), 
    .C1(\i2c_slave/n13188 ), .D1(\i2c_slave/count_reg_3 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/count_reg_0 ), .B0(\i2c_slave/count_reg_1 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n13196 ), .Q1(), .OFX0(), .F0(\i2c_slave/n3 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFA), .LUT1_INITVAL(16'h2022)) 
    \i2c_slave/SLICE_579 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n1529 ), .B1(\i2c_slave/data_out_valid ), 
    .C1(\i2c_slave/data_in_valid_reg ), .D1(\i2c_slave/data_in_ready ), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n6551 ), .B0(\i2c_slave/n13246 ), 
    .C0(\i2c_slave/n11558 ), .D0(\i2c_slave/int_clk_out_enable_12 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n6551 ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n12648 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4000), .LUT1_INITVAL(16'hDDDD)) 
    \i2c_slave/SLICE_580 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(int_clk_out_enable_55), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(n13302), .B0(n11601), .C0(\i2c_slave/n14291 ), 
    .D0(\i2c_slave/n12822 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(int_clk_out_enable_62), .Q1(), .OFX0(), 
    .F0(int_clk_out_enable_55), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0100), .LUT1_INITVAL(16'hEEEE)) 
    \i2c_slave/SLICE_581 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/wb_adr_o_10 ), .B1(\i2c_slave/wb_adr_o_12 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n14383 ), 
    .B0(\i2c_slave/wb_adr_o_13 ), .C0(wb_adr_o_8), .D0(\i2c_slave/n14350 ), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/n14383 ), .Q1(), .OFX0(), .F0(\i2c_slave/n12822 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0040), .LUT1_INITVAL(16'hDDDD)) 
    \i2c_slave/SLICE_582 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(int_clk_out_enable_77), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n13362 ), .B0(n14330), 
    .C0(\i2c_slave/n12994 ), .D0(wb_adr_o_0), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_76), .Q1(), .OFX0(), 
    .F0(int_clk_out_enable_77), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1000), .LUT1_INITVAL(16'h8888)) 
    \i2c_slave/SLICE_583 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_1), 
    .B1(wb_adr_o_3), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wb_adr_o_8), .B0(\i2c_slave/wb_adr_o_13 ), .C0(\i2c_slave/n14377 ), 
    .D0(wb_adr_o_2), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/n14377 ), .Q1(), .OFX0(), .F0(\i2c_slave/n12994 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEFEF)) 
    \i2c_slave/SLICE_584 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/wb_adr_o_9 ), .B1(\i2c_slave/wb_adr_o_14 ), .C1(wb_adr_o_3), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(n11664), .B0(\i2c_slave/n12612 ), 
    .C0(\i2c_slave/n12606 ), .D0(wb_adr_o_0), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n12612 ), .Q1(), .OFX0(), .F0(n12618), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0040), .LUT1_INITVAL(16'hDDDD)) 
    \i2c_slave/SLICE_585 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(int_clk_out_enable_107), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n13362 ), .B0(\i2c_slave/n13030 ), 
    .C0(n14330), .D0(\i2c_slave/n13300 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_106), .Q1(), .OFX0(), 
    .F0(int_clk_out_enable_107), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0400), .LUT1_INITVAL(16'hDDDD)) 
    \i2c_slave/SLICE_586 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(int_clk_out_enable_83), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n14319 ), .B0(\i2c_slave/n12984 ), 
    .C0(\i2c_slave/n14382 ), .D0(\i2c_slave/n12978 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_84), .Q1(), 
    .OFX0(), .F0(int_clk_out_enable_83), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1000), .LUT1_INITVAL(16'h8888)) 
    \i2c_slave/SLICE_587 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(wb_adr_o_2), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/wb_adr_o_13 ), .B0(wb_adr_o_8), .C0(\i2c_slave/n12972 ), 
    .D0(\i2c_slave/n14377 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n12972 ), .Q1(), .OFX0(), .F0(\i2c_slave/n12978 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFEF), .LUT1_INITVAL(16'h55D5)) 
    \i2c_slave/SLICE_588 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n12886 ), .C1(n11601), 
    .D1(\i2c_slave/n13286 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/wb_adr_o_9 ), .B0(\i2c_slave/wb_adr_o_14 ), 
    .C0(\i2c_slave/n14386 ), .D0(\i2c_slave/n14383 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_69), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n13286 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hFFFE)) 
    \i2c_slave/SLICE_589 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/wb_adr_o_10 ), .B1(\i2c_slave/n14353 ), 
    .C1(\i2c_slave/wb_adr_o_15 ), .D1(\i2c_slave/wb_adr_o_13 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_9 ), .B0(\i2c_slave/wb_adr_o_14 ), 
    .C0(wb_adr_o_8), .D0(n11958), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(n11958), .Q1(), .OFX0(), .F0(n12153), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'h7555)) 
    \i2c_slave/SLICE_590 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n12212 ), .C1(\i2c_slave/n12874 ), 
    .D1(\i2c_slave/n14332 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/wb_adr_o_9 ), .B0(\i2c_slave/wb_adr_o_14 ), .C0(wb_adr_o_8), 
    .D0(wb_adr_o_6), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(int_clk_out_enable_171), .Q1(), .OFX0(), .F0(\i2c_slave/n12212 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h7500), .LUT1_INITVAL(16'h8888)) 
    \i2c_slave/SLICE_591 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/data_out_ready_reg ), .B1(\i2c_slave/data_out_valid ), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/int_clk_out_enable_12 ), .B0(\i2c_slave/data_out_last ), 
    .C0(\i2c_slave/n14298 ), .D0(\i2c_slave/n1525 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/int_clk_out_enable_12 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/n5080 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0040), .LUT1_INITVAL(16'hEEEE)) 
    \i2c_slave/SLICE_592 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/wb_adr_o_15 ), .B1(\i2c_slave/wb_adr_o_11 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n14382 ), .B0(n14330), 
    .C0(\i2c_slave/n12878 ), .D0(wb_adr_o_8), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n14382 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n12886 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'h5755)) 
    \i2c_slave/SLICE_593 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n13358 ), .C1(n11958), 
    .D1(\i2c_slave/n13056 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/wb_adr_o_9 ), .B0(\i2c_slave/wb_adr_o_14 ), .C0(wb_adr_o_8), 
    .D0(wb_adr_o_1), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(int_clk_out_enable_28), .Q1(), .OFX0(), .F0(\i2c_slave/n13358 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0800), .LUT1_INITVAL(16'hDDDD)) 
    \i2c_slave/SLICE_594 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(int_clk_out_enable_39), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(n11601), .B0(n12812), .C0(\i2c_slave/n13354 ), 
    .D0(n14330), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(int_clk_out_enable_46), .Q1(), .OFX0(), .F0(int_clk_out_enable_39), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'h0040)) 
    \i2c_slave/SLICE_595 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n12212 ), .B1(\i2c_slave/n14332 ), .C1(\i2c_slave/n12632 ), 
    .D1(\i2c_slave/n14353 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/wb_adr_o_11 ), .B0(\i2c_slave/wb_adr_o_12 ), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/n11604 ), .Q1(), .OFX0(), .F0(\i2c_slave/n14353 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'h0004)) 
    \i2c_slave/SLICE_596 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n13350 ), .B1(n14384), .C1(\i2c_slave/n13310 ), 
    .D1(\i2c_slave/n14387 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/wb_adr_o_11 ), .B0(\i2c_slave/wb_adr_o_12 ), 
    .C0(wb_adr_o_4), .D0(wb_adr_o_2), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n12874 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n13350 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1000), .LUT1_INITVAL(16'h5D55)) 
    \i2c_slave/SLICE_597 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n14332 ), .C1(\i2c_slave/n13382 ), 
    .D1(\i2c_slave/n14331 ), .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_5), 
    .B0(wb_adr_o_3), .C0(wb_we_o), .D0(wb_stb_o), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_164), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n14332 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF0F8), .LUT1_INITVAL(16'hEEEE)) 
    \i2c_slave/SLICE_598 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n1527 ), .B1(\i2c_slave/n1524 ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/int_clk_out_enable_12 ), 
    .B0(\i2c_slave/n1528 ), .C0(\i2c_slave/n14342 ), .D0(\i2c_slave/n3 ), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/n14342 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/int_clk_out_enable_202 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2A2A), .LUT1_INITVAL(16'hFFFE)) 
    \i2c_slave/SLICE_599 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n14378 ), .B1(\i2c_slave/count_reg_0 ), 
    .C1(\i2c_slave/n11 ), .D1(\i2c_slave/n14376 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/n14298 ), .B0(\i2c_slave/n1525 ), 
    .C0(\i2c_slave/data_out_last ), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n14298 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14277 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFFFE)) 
    \i2c_slave/SLICE_600 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n11 ), .B1(\i2c_slave/n14376 ), 
    .C1(\i2c_slave/count_reg_0 ), .D1(\i2c_slave/n14378 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/count_reg_5 ), .B0(\i2c_slave/count_reg_6 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n14300 ), .Q1(), .OFX0(), .F0(\i2c_slave/n14376 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFE), .LUT1_INITVAL(16'hFEFE)) 
    \i2c_slave/SLICE_601 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/count_reg_4 ), .B1(\i2c_slave/count_reg_2 ), 
    .C1(\i2c_slave/count_reg_7 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/count_reg_5 ), .B0(\i2c_slave/count_reg_6 ), 
    .C0(\i2c_slave/n11 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n11 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14328 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hF0F1)) 
    \i2c_slave/SLICE_602 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n14378 ), .B1(\i2c_slave/count_reg_0 ), 
    .C1(\i2c_slave/data_out_last ), .D1(\i2c_slave/n14328 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/count_reg_1 ), .B0(\i2c_slave/count_reg_3 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n14278 ), .Q1(), .OFX0(), .F0(\i2c_slave/n14378 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFE), .LUT1_INITVAL(16'h0100)) 
    \i2c_slave/SLICE_603 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n14376 ), .B1(\i2c_slave/n11 ), .C1(\i2c_slave/n14327 ), 
    .D1(\i2c_slave/n14307 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/count_reg_1 ), .B0(\i2c_slave/count_reg_3 ), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n12071 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14327 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'h0400)) 
    \i2c_slave/SLICE_604 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n14352), 
    .B1(\i2c_slave/n12984 ), .C1(n14325), .D1(\i2c_slave/n13068 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_10 ), .B0(\i2c_slave/wb_adr_o_12 ), 
    .C0(\i2c_slave/wb_adr_o_11 ), .D0(\i2c_slave/wb_adr_o_15 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_111), 
    .Q1(), .OFX0(), .F0(n14325), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444), .LUT1_INITVAL(16'h55D5)) 
    \i2c_slave/SLICE_605 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n6568 ), .C1(\i2c_slave/n14385 ), 
    .D1(wb_adr_o_2), .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_1), .B0(wb_adr_o_0), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(int_clk_out_enable_128), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14385 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0040), .LUT1_INITVAL(16'h0400)) 
    \i2c_slave/SLICE_606 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n13302), 
    .B1(\i2c_slave/n12984 ), .C1(\i2c_slave/n14383 ), .D1(\i2c_slave/n12728 ), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_1), .B0(wb_adr_o_0), 
    .C0(\i2c_slave/n6568 ), .D0(wb_adr_o_2), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n6568 ), .Q1(), .OFX0(), 
    .F0(int_clk_out_enable_129), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1111), .LUT1_INITVAL(16'h55D5)) 
    \i2c_slave/SLICE_607 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n6568 ), .C1(\i2c_slave/n14386 ), 
    .D1(wb_adr_o_2), .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_0), .B0(wb_adr_o_1), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(int_clk_out_enable_121), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14386 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFE), .LUT1_INITVAL(16'h5575)) 
    \i2c_slave/SLICE_608 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n13382 ), .C1(\i2c_slave/n14332 ), 
    .D1(\i2c_slave/n14333 ), .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_0), 
    .B0(wb_adr_o_1), .C0(wb_adr_o_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_150), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n14333 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFE), .LUT1_INITVAL(16'hFFFE)) 
    \i2c_slave/SLICE_609 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n12212 ), .B1(\i2c_slave/n13360 ), .C1(\i2c_slave/n14353 ), 
    .D1(\i2c_slave/n13310 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/wb_adr_o_10 ), .B0(\i2c_slave/wb_adr_o_15 ), 
    .C0(wb_adr_o_4), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n13382 ), .Q1(), .OFX0(), .F0(\i2c_slave/n13360 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0002), .LUT1_INITVAL(16'h5D55)) 
    \i2c_slave/SLICE_610 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/n12850 ), .C1(\i2c_slave/n12212 ), 
    .D1(\i2c_slave/n14301 ), .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n12842 ), 
    .B0(\i2c_slave/n14353 ), .C0(\i2c_slave/n13294 ), 
    .D0(\i2c_slave/wb_adr_o_13 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(int_clk_out_enable_27), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n12850 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0001), .LUT1_INITVAL(16'hFFF2)) 
    \i2c_slave/SLICE_611 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n1529 ), .B1(\i2c_slave/data_out_valid ), 
    .C1(\i2c_slave/n1524 ), .D1(\i2c_slave/n1527 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/n3863 ), .B0(\i2c_slave/n3866 ), .C0(\i2c_slave/n3893 ), 
    .D0(\i2c_slave/n12588 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n12588 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/int_clk_out_enable_157 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hD0F0), .LUT1_INITVAL(16'h4444)) 
    \i2c_slave/SLICE_612 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/data_out_valid ), .B1(bus_addressed), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_in_ready ), 
    .B0(\i2c_slave/data_in_valid_reg ), .C0(\i2c_slave/n1526 ), 
    .D0(\i2c_slave/n14340 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n14340 ), .Q1(), .OFX0(), .F0(\i2c_slave/n3866 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8080), .LUT1_INITVAL(16'hCCEC)) 
    \i2c_slave/SLICE_613 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/count_reg_0 ), .B1(\i2c_slave/n14342 ), 
    .C1(\i2c_slave/n14317 ), .D1(\i2c_slave/count_reg_1 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/data_out_ready_reg ), 
    .B0(\i2c_slave/data_out_valid ), .C0(\i2c_slave/n1528 ), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/int_clk_out_enable_210 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14317 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h7070), .LUT1_INITVAL(16'hFFFE)) 
    \i2c_slave/SLICE_614 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/n3893 ), .B1(\i2c_slave/n14334 ), .C1(\i2c_slave/n5052 ), 
    .D1(\i2c_slave/n12450 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/data_out_ready_reg ), .B0(\i2c_slave/data_out_valid ), 
    .C0(\i2c_slave/n1525 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n12456 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n3893 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0100), .LUT1_INITVAL(16'hEEEE)) 
    \i2c_slave/SLICE_615 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_7), 
    .B1(\i2c_slave/wb_adr_o_10 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/n13294 ), .B0(\i2c_slave/n13334 ), 
    .C0(\i2c_slave/wb_adr_o_15 ), .D0(wb_adr_o_2), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n13294 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n12632 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h8000)) 
    \i2c_slave/SLICE_616 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/count_reg_2 ), .B1(\i2c_slave/n14335 ), 
    .C1(\i2c_slave/count_reg_4 ), .D1(\i2c_slave/count_reg_3 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/count_reg_1 ), .B0(\i2c_slave/count_reg_0 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n14272 ), .Q1(), .OFX0(), .F0(\i2c_slave/n14335 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8000), .LUT1_INITVAL(16'h8080)) 
    \i2c_slave/SLICE_617 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/count_reg_1 ), .B1(\i2c_slave/count_reg_0 ), 
    .C1(\i2c_slave/count_reg_2 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/count_reg_3 ), .B0(\i2c_slave/n14303 ), 
    .C0(\i2c_slave/count_reg_5 ), .D0(\i2c_slave/count_reg_4 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n14303 ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n14267 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1000), .LUT1_INITVAL(16'hEEEE)) 
    \i2c_slave/SLICE_618 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_2), 
    .B1(\i2c_slave/wb_adr_o_13 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/n13300 ), .B0(wb_adr_o_8), .C0(\i2c_slave/n14377 ), 
    .D0(wb_adr_o_0), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/n13300 ), .Q1(), .OFX0(), .F0(\i2c_slave/n13068 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFFFB)) 
    \i2c_slave/i2c_slave_inst/SLICE_619 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n12524 ), 
    .B1(\i2c_slave/i2c_slave_inst/data_reg_4 ), 
    .C1(\i2c_slave/i2c_slave_inst/n12528 ), 
    .D1(\i2c_slave/i2c_slave_inst/n12526 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/data_reg_1 ), 
    .B0(\i2c_slave/i2c_slave_inst/data_reg_6 ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n11479 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n12526 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBAFE), .LUT1_INITVAL(16'h400F)) 
    \i2c_slave/i2c_slave_inst/SLICE_620 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14372 ), 
    .B1(\i2c_slave/i2c_slave_inst/n14318 ), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_1 ), .D1(state_reg_0), .DI1(1'bX), 
    .DI0(1'bX), .A0(n14324), .B0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .C0(\i2c_slave/i2c_slave_inst/n8188 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14297 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n8188 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/int_clk_out_enable_25 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h555D), .LUT1_INITVAL(16'h8888)) 
    \i2c_slave/i2c_slave_inst/SLICE_621 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_reg ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(state_reg_0), 
    .B0(\i2c_slave/i2c_slave_inst/n12748 ), .C0(sda_i_reg), 
    .D0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n12748 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n12342 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4848), .LUT1_INITVAL(16'h5D55)) 
    \i2c_slave/i2c_slave_inst/SLICE_622 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/i2c_slave_inst/n12562 ), 
    .C1(n14324), .D1(\i2c_slave/i2c_slave_inst/n14318 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/state_reg_2 ), .B0(state_reg_0), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/int_clk_out_enable_34 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n12562 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444), .LUT1_INITVAL(16'hF4FF)) 
    \i2c_slave/i2c_slave_inst/SLICE_623 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14367 ), .B1(fpga_scl_out), 
    .C1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .D1(\i2c_slave/i2c_slave_inst/data_valid_reg ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n11865 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14367 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFC), .LUT1_INITVAL(16'h6060)) 
    \i2c_slave/i2c_slave_inst/SLICE_624 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(sda_i_reg), .B1(\i2c_slave/i2c_slave_inst/last_sda_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/scl_i_reg ), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/n14374 ), 
    .B0(\i2c_slave/i2c_slave_inst/n32 ), .C0(n14324), 
    .D0(\i2c_slave/i2c_slave_inst/n14916 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(n14324), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/int_clk_out_enable_36 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'h1F0F)) 
    \i2c_slave/i2c_slave_inst/SLICE_625 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .B1(\i2c_slave/i2c_slave_inst/n11479 ), .C1(state_reg_0), 
    .D1(\i2c_slave/i2c_slave_inst/n14374 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/bit_count_reg_2 ), 
    .B0(\i2c_slave/i2c_slave_inst/bit_count_reg_1 ), 
    .C0(\i2c_slave/i2c_slave_inst/bit_count_reg_0 ), 
    .D0(\i2c_slave/i2c_slave_inst/bit_count_reg_3 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/int_clk_out_enable_1 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14370 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hB6B6), .LUT1_INITVAL(16'h0700)) 
    \i2c_slave/i2c_slave_inst/SLICE_626 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14379 ), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/n4108 ), .D1(\i2c_slave/i2c_slave_inst/n14 ), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .B0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .C0(state_reg_0), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/int_clk_out_enable_181 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFF1F)) 
    \i2c_slave/i2c_slave_inst/SLICE_627 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .B1(\i2c_slave/i2c_slave_inst/n14381 ), .C1(stm_fpga_spare5_c), 
    .D1(n14324), .DI1(1'bX), .DI0(1'bX), .A0(state_reg_0), 
    .B0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n12184 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14381 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFEF), .LUT1_INITVAL(16'hFBFB)) 
    \i2c_slave/i2c_slave_inst/SLICE_628 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(state_reg_0), .B0(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14323 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n14323 ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n6480 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hE4EE), .LUT1_INITVAL(16'hC505)) 
    \i2c_slave/i2c_slave_inst/SLICE_629 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14323 ), 
    .B1(\i2c_slave/i2c_slave_inst/n12346 ), .C1(state_reg_0), 
    .D1(\i2c_slave/i2c_slave_inst/n14318 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .B0(\i2c_slave/i2c_slave_inst/n3787 ), 
    .C0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .D0(\i2c_slave/i2c_slave_inst/scl_i_reg ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n3787 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n13386 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h32FA), .LUT1_INITVAL(16'h1414)) 
    \i2c_slave/i2c_slave_inst/SLICE_630 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/state_reg_1 ), .B1(state_reg_0), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/n12342 ), 
    .B0(\i2c_slave/i2c_slave_inst/n3102 ), 
    .C0(\i2c_slave/i2c_slave_inst/n4085 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14374 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n3102 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n4111 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'h0200)) 
    \lvds_rx_24_inst/SLICE_631 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/n11 ), .B1(n15), .C1(\lvds_rx_24_inst/sr_16 ), 
    .D1(\lvds_rx_24_inst/n14359 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(r_state_0_adj_1181), .B0(r_state_1_adj_1180), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/sdr_rxclk_c_enable_73 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n14359 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8000), .LUT1_INITVAL(16'h8080)) 
    \lvds_rx_24_inst/SLICE_632 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(sample_count_1_adj_1186), .B1(sample_count_0_adj_1187), 
    .C1(sample_count_2_adj_1185), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(sample_count_3_adj_1184), .B0(n14305), 
    .C0(\lvds_rx_24_inst/sample_count_5 ), 
    .D0(\lvds_rx_24_inst/sample_count_4 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(n14305), .Q1(), .OFX0(), .F0(n14269), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444), .LUT1_INITVAL(16'hFFFE)) 
    \lvds_rx_24_inst/SLICE_633 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/n12390 ), .B1(\lvds_rx_24_inst/n14355 ), 
    .C1(\lvds_rx_24_inst/n12382 ), .D1(\lvds_rx_24_inst/sr_15 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_24_inst/r_candidate_offset ), 
    .B0(\lvds_rx_24_inst/sr_32 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n42 ), .Q1(), 
    .OFX0(), .F0(\lvds_rx_24_inst/n14355 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hFF4F)) 
    \lvds_rx_24_inst/SLICE_634 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_16 ), .B1(\lvds_rx_24_inst/n11 ), 
    .C1(\lvds_rx_24_inst/n12436 ), .D1(n15), .DI1(1'bX), .DI0(1'bX), 
    .A0(\lvds_rx_24_inst/n12434 ), .B0(\lvds_rx_24_inst/n12428 ), 
    .C0(\lvds_rx_24_inst/n36 ), .D0(\lvds_rx_24_inst/n14394 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n9592 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n12436 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hFCAA)) 
    \lvds_rx_24_inst/SLICE_635 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_6 ), .B1(\lvds_rx_24_inst/sr_28 ), 
    .C1(\lvds_rx_24_inst/sr_4 ), .D1(\lvds_rx_24_inst/r_candidate_offset ), 
    .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/n14391 ), 
    .B0(\lvds_rx_24_inst/n12446 ), .C0(\lvds_rx_24_inst/n24 ), 
    .D0(\lvds_rx_24_inst/n12444 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n12444 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n12428 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFBFA), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_24_inst/SLICE_636 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_3 ), .B1(\lvds_rx_24_inst/sr_5 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/n12400 ), 
    .B0(\lvds_rx_24_inst/r_candidate_offset ), .C0(\lvds_rx_24_inst/sr_19 ), 
    .D0(\lvds_rx_24_inst/sr_2 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_24_inst/n12400 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n36 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h45E5), .LUT1_INITVAL(16'h4544)) 
    \lvds_rx_24_inst/SLICE_637 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(n15), 
    .B1(\lvds_rx_24_inst/n12436 ), .C1(\lvds_rx_24_inst/sr_16 ), 
    .D1(\lvds_rx_24_inst/n11 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(r_state_1_adj_1180), .B0(\lvds_rx_24_inst/n25 ), 
    .C0(r_state_0_adj_1181), .D0(\lvds_rx_24_inst/n9592 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n25 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/sdr_rxclk_c_enable_82 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444), .LUT1_INITVAL(16'h00CA)) 
    \lvds_rx_24_inst/SLICE_638 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/n14238 ), .B1(\lvds_rx_24_inst/n14236 ), 
    .C1(\lvds_rx_24_inst/sr_31 ), .D1(n14360), .DI1(1'bX), .DI0(1'bX), 
    .A0(\lvds_rx_24_inst/n40 ), .B0(\lvds_rx_24_inst/sr_14 ), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_24_inst/sdr_rxclk_c_enable_5 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n14236 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0008), .LUT1_INITVAL(16'h2222), .CHECK_M0(1'b1)) 
    \lvds_rx_24_inst/SLICE_639 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/n14237 ), .B1(\lvds_rx_24_inst/sr_16 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_15 ), 
    .B0(\lvds_rx_24_inst/sr_32 ), .C0(\lvds_rx_24_inst/sr_1 ), 
    .D0(\lvds_rx_24_inst/sr_17 ), .M0(\lvds_rx_24_inst/sr_30 ), .CE(1'bX), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n14238 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n14237 ), 
    .Q0(\lvds_rx_24_inst/sr_32 ));
  SLOGICB #(.LUT0_INITVAL(16'h20FF), .LUT1_INITVAL(16'h40FF)) 
    \i2c_slave/SLICE_640 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_1), 
    .B1(wb_adr_o_0), .C1(\i2c_slave/n11604 ), .D1(stm_fpga_spare5_c), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_1), .B0(wb_adr_o_0), 
    .C0(\i2c_slave/n11604 ), .D0(stm_fpga_spare5_c), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(int_clk_out_enable_143), .Q1(), 
    .OFX0(), .F0(int_clk_out_enable_134), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDCDC), .LUT1_INITVAL(16'h1010)) SLICE_641( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wifi_i_empty), 
    .B1(shift_reg_15__N_1175_adj_1194), .C1(stm_fpga_spare2_c), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wifi_i_empty), 
    .B0(shift_reg_15__N_1175_adj_1194), .C0(stm_fpga_spare2_c), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n14287), .Q1(), 
    .OFX0(), .F0(internal_80MHz_enable_51), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010), .LUT1_INITVAL(16'hDCDC)) SLICE_642( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(subg_q_empty), 
    .B1(shift_reg_15__N_1175_adj_1193), .C1(stm_fpga_spare1_c), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(subg_q_empty), 
    .B0(shift_reg_15__N_1175_adj_1193), .C0(stm_fpga_spare1_c), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(internal_80MHz_enable_35), .Q1(), .OFX0(), .F0(n14288), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h2424), .LUT1_INITVAL(16'h4242), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_i_fifo_dc/SLICE_643 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_i_fifo_dc/w_gcount_r22 ), .B1(\subg_i_fifo_dc/rcount_2 ), 
    .C1(\subg_i_fifo_dc/rptr_2 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_i_fifo_dc/w_gcount_r22 ), .B0(\subg_i_fifo_dc/rcount_2 ), 
    .C0(\subg_i_fifo_dc/rptr_2 ), .D0(1'bX), .M0(\subg_i_fifo_dc/rcount_2 ), 
    .CE(subg_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\subg_i_fifo_dc/empty_cmp_clr ), .Q1(), .OFX0(), 
    .F0(\subg_i_fifo_dc/empty_cmp_set ), .Q0(\subg_i_fifo_dc/rptr_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h1818), .LUT1_INITVAL(16'h8181), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \subg_i_fifo_dc/SLICE_644 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_i_fifo_dc/r_gcount_w22 ), 
    .B1(\subg_i_fifo_dc/wcount_2 ), .C1(\subg_i_fifo_dc/wptr_2 ), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_i_fifo_dc/r_gcount_w22 ), 
    .B0(\subg_i_fifo_dc/wcount_2 ), .C0(\subg_i_fifo_dc/wptr_2 ), .D0(1'bX), 
    .M0(\subg_i_fifo_dc/wcount_2 ), .CE(\subg_i_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(\subg_i_fifo_dc/full_cmp_clr ), 
    .Q1(), .OFX0(), .F0(\subg_i_fifo_dc/full_cmp_set ), 
    .Q0(\subg_i_fifo_dc/wptr_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h0808), .LUT1_INITVAL(16'h0080), .CHECK_M0(1'b1)) 
    \lvds_rx_09_inst/SLICE_645 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/candidate_sr_14 ), .B1(\lvds_rx_09_inst/n14362 ), 
    .C1(n102), .D1(sr_16), .DI1(1'bX), .DI0(1'bX), 
    .A0(\lvds_rx_09_inst/candidate_sr_14 ), .B0(\lvds_rx_09_inst/n14362 ), 
    .C0(sr_16), .D0(1'bX), .M0(\lvds_rx_09_inst/sr_14 ), .CE(1'bX), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n12718 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_09_inst/n12404 ), .Q0(sr_16));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h2424), .LUT1_INITVAL(16'h4242), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_i_fifo_dc/SLICE_646 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_i_fifo_dc/w_gcount_r22 ), .B1(\wifi_i_fifo_dc/rcount_2 ), 
    .C1(\wifi_i_fifo_dc/rptr_2 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_i_fifo_dc/w_gcount_r22 ), .B0(\wifi_i_fifo_dc/rcount_2 ), 
    .C0(\wifi_i_fifo_dc/rptr_2 ), .D0(1'bX), .M0(\wifi_i_fifo_dc/rcount_2 ), 
    .CE(wifi_i_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\wifi_i_fifo_dc/empty_cmp_clr ), .Q1(), .OFX0(), 
    .F0(\wifi_i_fifo_dc/empty_cmp_set ), .Q0(\wifi_i_fifo_dc/rptr_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h1818), .LUT1_INITVAL(16'h8181), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \wifi_i_fifo_dc/SLICE_647 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_i_fifo_dc/r_gcount_w22 ), 
    .B1(\wifi_i_fifo_dc/wcount_2 ), .C1(\wifi_i_fifo_dc/wptr_2 ), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_fifo_dc/r_gcount_w22 ), 
    .B0(\wifi_i_fifo_dc/wcount_2 ), .C0(\wifi_i_fifo_dc/wptr_2 ), .D0(1'bX), 
    .M0(\wifi_i_fifo_dc/wcount_2 ), .CE(\wifi_i_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(\wifi_i_fifo_dc/full_cmp_clr ), 
    .Q1(), .OFX0(), .F0(\wifi_i_fifo_dc/full_cmp_set ), 
    .Q0(\wifi_i_fifo_dc/wptr_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h2424), .LUT1_INITVAL(16'h4242), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \subg_q_fifo_dc/SLICE_648 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_q_fifo_dc/w_gcount_r22 ), .B1(\subg_q_fifo_dc/rcount_2 ), 
    .C1(\subg_q_fifo_dc/rptr_2 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_q_fifo_dc/w_gcount_r22 ), .B0(\subg_q_fifo_dc/rcount_2 ), 
    .C0(\subg_q_fifo_dc/rptr_2 ), .D0(1'bX), .M0(\subg_q_fifo_dc/rcount_2 ), 
    .CE(subg_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\subg_q_fifo_dc/empty_cmp_clr ), .Q1(), .OFX0(), 
    .F0(\subg_q_fifo_dc/empty_cmp_set ), .Q0(\subg_q_fifo_dc/rptr_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h1818), .LUT1_INITVAL(16'h8181), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \subg_q_fifo_dc/SLICE_649 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\subg_q_fifo_dc/r_gcount_w22 ), 
    .B1(\subg_q_fifo_dc/wcount_2 ), .C1(\subg_q_fifo_dc/wptr_2 ), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_q_fifo_dc/r_gcount_w22 ), 
    .B0(\subg_q_fifo_dc/wcount_2 ), .C0(\subg_q_fifo_dc/wptr_2 ), .D0(1'bX), 
    .M0(\subg_q_fifo_dc/wcount_2 ), .CE(\subg_q_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(\subg_q_fifo_dc/full_cmp_clr ), 
    .Q1(), .OFX0(), .F0(\subg_q_fifo_dc/full_cmp_set ), 
    .Q0(\subg_q_fifo_dc/wptr_2 ));
  SLOGICB #(.LUT0_INITVAL(16'h1010), .LUT1_INITVAL(16'hDCDC)) SLICE_650( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wifi_q_empty), 
    .B1(shift_reg_15__N_1175_adj_1195), .C1(stm_fpga_spare2_c), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wifi_q_empty), 
    .B0(shift_reg_15__N_1175_adj_1195), .C0(stm_fpga_spare2_c), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(internal_80MHz_enable_67), .Q1(), .OFX0(), .F0(n14285), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8080), .LUT1_INITVAL(16'h0010)) 
    \i2c_slave/SLICE_651 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_0), 
    .B1(wb_adr_o_1), .C1(\i2c_slave/n6568 ), .D1(wb_adr_o_2), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_0), .B0(wb_adr_o_1), .C0(wb_adr_o_2), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(int_clk_out_enable_122), .Q1(), .OFX0(), .F0(n12168), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBFFF), .LUT1_INITVAL(16'h4040)) 
    \i2c_slave/SLICE_652 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/data_out_valid ), .B1(bus_addressed), 
    .C1(\i2c_slave/n1526 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/data_out_valid ), .B0(bus_addressed), 
    .C0(stm_fpga_spare5_c), .D0(\i2c_slave/n1526 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n12856 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n12324 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h8080), .LUT1_INITVAL(16'h0808), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1)) \i2c_slave/SLICE_653 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(\i2c_slave/n1524 ), .B1(wb_ack_i), 
    .C1(\i2c_slave/last_cycle_reg ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/n1524 ), .B0(wb_ack_i), .C0(\i2c_slave/last_cycle_reg ), 
    .D0(1'bX), .M0(\i2c_slave/data_out_last ), 
    .CE(\i2c_slave/int_clk_out_enable_12 ), .CLK(int_clk_out), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n11557 ), .Q1(), .OFX0(), .F0(\i2c_slave/n11558 ), 
    .Q0(\i2c_slave/last_cycle_reg ));
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'h8000)) 
    \i2c_slave/SLICE_654 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/count_reg_1 ), .B1(\i2c_slave/count_reg_0 ), 
    .C1(\i2c_slave/count_reg_3 ), .D1(\i2c_slave/count_reg_2 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/count_reg_1 ), .B0(\i2c_slave/count_reg_2 ), 
    .C0(\i2c_slave/count_reg_4 ), .D0(\i2c_slave/count_reg_3 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/n14281 ), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n13214 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2020), .LUT1_INITVAL(16'h4040)) 
    \i2c_slave/SLICE_655 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wb_adr_o_1), 
    .B1(wb_adr_o_0), .C1(\i2c_slave/n11604 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_1), .B0(wb_adr_o_0), .C0(\i2c_slave/n11604 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(int_clk_out_enable_141), .Q1(), .OFX0(), .F0(int_clk_out_enable_136), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4040), .LUT1_INITVAL(16'h0008)) 
    \i2c_slave/i2c_slave_inst/SLICE_656 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .B1(mode_read_reg), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .D1(\i2c_slave/i2c_slave_inst/scl_i_reg ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C0(mode_read_reg), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n14178 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14320 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2000), .LUT1_INITVAL(16'hFEFE)) 
    \i2c_slave/i2c_slave_inst/SLICE_657 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(state_reg_0), .B1(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .C1(\i2c_slave/i2c_slave_inst/state_reg_2 ), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(state_reg_0), .B0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .C0(\i2c_slave/i2c_slave_inst/data_valid_reg ), 
    .D0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n14326 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n12668 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFDFD), .LUT1_INITVAL(16'hFFFB)) 
    \i2c_slave/i2c_slave_inst/SLICE_658 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .B1(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .C1(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .D1(\i2c_slave/i2c_slave_inst/n14381 ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .C0(\i2c_slave/i2c_slave_inst/n14370 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n14297 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n14321 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .REG0_REGSET("SET"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .LUT0_INITVAL(16'h00D7), 
    .LUT1_INITVAL(16'h7D55), .CHECK_M0(1'b1)) 
    \i2c_slave/i2c_slave_inst/SLICE_659 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(sda_i_reg), 
    .C1(\i2c_slave/i2c_slave_inst/last_sda_i_reg ), 
    .D1(\i2c_slave/i2c_slave_inst/scl_i_reg ), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), .B0(sda_i_reg), 
    .C0(\i2c_slave/i2c_slave_inst/last_sda_i_reg ), 
    .D0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .M0(sda_i_reg), .CE(1'bX), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/n6297 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/int_clk_out_enable_29 ), 
    .Q0(\i2c_slave/i2c_slave_inst/last_sda_i_reg ));
  SLOGICB #(.LUT0_INITVAL(16'h1040), .LUT1_INITVAL(16'h1010)) 
    \lvds_rx_24_inst/SLICE_660 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(r_state_1_adj_1180), .B1(\lvds_rx_24_inst/match_count_0 ), 
    .C1(r_state_0_adj_1181), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(r_state_1_adj_1180), .B0(\lvds_rx_24_inst/match_count_1 ), 
    .C0(r_state_0_adj_1181), .D0(\lvds_rx_24_inst/match_count_0 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n13114 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n13106 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("INV"), .LSRMUX("SIG"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'h2424), .LUT1_INITVAL(16'h4242), 
    .CHECK_M0(1'b1), .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) 
    \wifi_q_fifo_dc/SLICE_661 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_q_fifo_dc/w_gcount_r22 ), .B1(\wifi_q_fifo_dc/rcount_2 ), 
    .C1(\wifi_q_fifo_dc/rptr_2 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_q_fifo_dc/w_gcount_r22 ), .B0(\wifi_q_fifo_dc/rcount_2 ), 
    .C0(\wifi_q_fifo_dc/rptr_2 ), .D0(1'bX), .M0(\wifi_q_fifo_dc/rcount_2 ), 
    .CE(wifi_q_empty), .CLK(internal_80MHz), .LSR(main_reset_n_N_208), .OFX1(), 
    .F1(\wifi_q_fifo_dc/empty_cmp_clr ), .Q1(), .OFX0(), 
    .F0(\wifi_q_fifo_dc/empty_cmp_set ), .Q0(\wifi_q_fifo_dc/rptr_2 ));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .SRMODE("ASYNC"), 
    .LUT0_INITVAL(16'h1818), .LUT1_INITVAL(16'h8181), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) \wifi_q_fifo_dc/SLICE_662 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(\wifi_q_fifo_dc/r_gcount_w22 ), 
    .B1(\wifi_q_fifo_dc/wcount_2 ), .C1(\wifi_q_fifo_dc/wptr_2 ), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_q_fifo_dc/r_gcount_w22 ), 
    .B0(\wifi_q_fifo_dc/wcount_2 ), .C0(\wifi_q_fifo_dc/wptr_2 ), .D0(1'bX), 
    .M0(\wifi_q_fifo_dc/wcount_2 ), .CE(\wifi_q_fifo_dc/wren_i ), 
    .CLK(sdr_rxclk_c), .LSR(1'bX), .OFX1(), .F1(\wifi_q_fifo_dc/full_cmp_clr ), 
    .Q1(), .OFX0(), .F0(\wifi_q_fifo_dc/full_cmp_set ), 
    .Q0(\wifi_q_fifo_dc/wptr_2 ));
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFFFE)) 
    \lvds_rx_24_inst/SLICE_663 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_11 ), .B1(\lvds_rx_24_inst/sr_21 ), 
    .C1(\lvds_rx_24_inst/sr_18 ), .D1(\lvds_rx_24_inst/sr_25 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_12 ), .B0(\lvds_rx_24_inst/sr_13 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_24_inst/n12390 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n12382 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hFFFE)) 
    \lvds_rx_24_inst/SLICE_664 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_24_inst/sr_31 ), .B1(\lvds_rx_24_inst/sr_1 ), 
    .C1(\lvds_rx_24_inst/sr_17 ), .D1(\lvds_rx_24_inst/sr_29 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_7 ), .B0(\lvds_rx_24_inst/sr_27 ), 
    .C0(\lvds_rx_24_inst/sr_23 ), .D0(\lvds_rx_24_inst/sr_20 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n12360 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n12358 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hEEEE)) 
    \i2c_slave/i2c_slave_inst/SLICE_665 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .B1(\i2c_slave/i2c_slave_inst/n11479 ), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/data_reg_0 ), 
    .B0(\i2c_slave/i2c_slave_inst/data_reg_3 ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n14299), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n12528 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'h1000)) 
    \lvds_rx_09_inst/SLICE_666 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_0 ), .B1(\lvds_rx_09_inst/sr_30 ), 
    .C1(\lvds_rx_09_inst/sr_31 ), .D1(\lvds_rx_09_inst/sr_14 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_2 ), .B0(\lvds_rx_09_inst/sr_6 ), 
    .C0(\lvds_rx_09_inst/sr_10 ), .D0(\lvds_rx_09_inst/sr_20 ), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_09_inst/n12314 ), 
    .Q1(), .OFX0(), .F0(\lvds_rx_09_inst/n12516 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_09_inst/SLICE_667 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_17 ), .B1(\lvds_rx_09_inst/sr_1 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_7 ), 
    .B0(\lvds_rx_09_inst/sr_5 ), .C0(\lvds_rx_09_inst/sr_19 ), 
    .D0(\lvds_rx_09_inst/sr_12 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_09_inst/n12502 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n12504 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hDFFF)) SLICE_668( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(tx_counter_2), .B1(n13234), 
    .C1(tx_counter_1), .D1(tx_counter_3), .DI1(1'bX), .DI0(1'bX), 
    .A0(tx_counter_4), .B0(tx_counter_6), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(n14293), .Q1(), .OFX0(), 
    .F0(n13230), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hEEEE)) 
    \my_led/SLICE_669 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/counter_18 ), .B1(\my_led/counter_15 ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_17 ), .B0(\my_led/counter_2 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\my_led/n12920 ), .Q1(), .OFX0(), .F0(\my_led/n12918 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'hFFFE)) 
    \my_led/SLICE_670 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\my_led/counter_5 ), .B1(\my_led/counter_23 ), .C1(\my_led/counter_0 ), 
    .D1(\my_led/counter_14 ), .DI1(1'bX), .DI0(1'bX), .A0(\my_led/counter_25 ), 
    .B0(\my_led/counter_4 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\my_led/n12936 ), .Q1(), .OFX0(), 
    .F0(\my_led/n12924 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFF02), .LUT1_INITVAL(16'h2222)) 
    \i2c_slave/i2c_slave_inst/SLICE_671 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(sda_i_reg), .B1(\i2c_slave/i2c_slave_inst/last_sda_i_reg ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/n14 ), 
    .B0(\i2c_slave/i2c_slave_inst/n4108 ), 
    .C0(\i2c_slave/i2c_slave_inst/n14329 ), 
    .D0(\i2c_slave/i2c_slave_inst/start_bit ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n14379 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/int_clk_out_enable_180 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE), .LUT1_INITVAL(16'hEEEE)) 
    \lvds_rx_09_inst/SLICE_672 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\lvds_rx_09_inst/sr_11 ), .B1(\lvds_rx_09_inst/sr_25 ), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_21 ), 
    .B0(\lvds_rx_09_inst/n12476 ), .C0(\lvds_rx_09_inst/sr_11 ), 
    .D0(\lvds_rx_09_inst/sr_25 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\lvds_rx_09_inst/n12478 ), .Q1(), .OFX0(), 
    .F0(\lvds_rx_09_inst/n12682 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0010), .LUT1_INITVAL(16'hFFFE)) 
    \i2c_slave/SLICE_673 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/wb_adr_o_10 ), .B1(\i2c_slave/wb_adr_o_12 ), 
    .C1(\i2c_slave/wb_adr_o_14 ), .D1(\i2c_slave/wb_adr_o_9 ), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_6), .B0(wb_adr_o_7), .C0(n14351), .D0(n11664), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/n14319 ), .Q1(), .OFX0(), .F0(\i2c_slave/n12984 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'h8888)) 
    \wifi_q_spi/SLICE_674 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\wifi_q_spi/shift_reg_0 ), .B1(shift_reg_15__N_1175_adj_1195), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\wifi_q_spi/bit_counter_2 ), .B0(\wifi_q_spi/bit_counter_1 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\wifi_q_spi/o_mosi_N_1176 ), .Q1(), .OFX0(), 
    .F0(\wifi_q_spi/n13138 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE), .LUT1_INITVAL(16'h8888)) 
    \subg_q_spi/SLICE_675 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_q_spi/shift_reg_0 ), .B1(shift_reg_15__N_1175_adj_1193), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_q_spi/bit_counter_2 ), .B0(\subg_q_spi/bit_counter_1 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\subg_q_spi/o_mosi_N_1176 ), .Q1(), .OFX0(), 
    .F0(\subg_q_spi/n13122 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFE00), .LUT1_INITVAL(16'hFEFE)) 
    \i2c_slave/SLICE_676 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/count_reg_5 ), .B1(\i2c_slave/count_reg_6 ), 
    .C1(\i2c_slave/count_reg_0 ), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/n14376 ), .B0(\i2c_slave/n11 ), .C0(\i2c_slave/n14327 ), 
    .D0(\i2c_slave/n1528 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(\i2c_slave/n13212 ), .Q1(), .OFX0(), .F0(\i2c_slave/n14276 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'hFFFB)) 
    \lvds_rx_09_inst/SLICE_677 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(sample_count_6), .B1(sample_count_0), 
    .C1(\lvds_rx_09_inst/sample_count_4 ), .D1(sample_count_7), .DI1(1'bX), 
    .DI0(1'bX), .A0(sample_count_2), .B0(sample_count_3), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\lvds_rx_09_inst/n10 ), .Q1(), .OFX0(), .F0(\lvds_rx_09_inst/n13290 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'hF7F7)) 
    \lvds_rx_24_inst/SLICE_678 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(r_state_0_adj_1181), .B1(r_state_1_adj_1180), .C1(n15), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(sample_count_3_adj_1184), 
    .B0(sample_count_2_adj_1185), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\lvds_rx_24_inst/n12244 ), .Q1(), 
    .OFX0(), .F0(\lvds_rx_24_inst/n13280 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h000B), .LUT1_INITVAL(16'h5D5D)) 
    \i2c_slave/i2c_slave_inst/SLICE_679 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(stm_fpga_spare5_c), .B1(\i2c_slave/i2c_slave_inst/n13967 ), 
    .C1(n14324), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/n14367 ), .B0(fpga_scl_out), 
    .C0(\i2c_slave/i2c_slave_inst/n12664 ), .D0(n14324), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\i2c_slave/i2c_slave_inst/int_clk_out_enable_35 ), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/int_clk_out_enable_195 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hF0F1), .LUT1_INITVAL(16'h4444)) 
    \i2c_slave/i2c_slave_inst/SLICE_680 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\i2c_slave/i2c_slave_inst/n14370 ), 
    .B1(\i2c_slave/i2c_slave_inst/data_valid_reg ), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/bit_count_reg_2 ), 
    .B0(\i2c_slave/i2c_slave_inst/bit_count_reg_1 ), 
    .C0(\i2c_slave/i2c_slave_inst/bit_count_reg_0 ), 
    .D0(\i2c_slave/i2c_slave_inst/bit_count_reg_3 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\i2c_slave/i2c_slave_inst/n12346 ), 
    .Q1(), .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n14308 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444), .LUT1_INITVAL(16'h8888)) SLICE_681( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(\wifi_i_spi/shift_reg_0 ), 
    .B1(shift_reg_15__N_1175_adj_1194), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_empty), .B0(stm_fpga_spare2_c), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\wifi_i_spi/o_mosi_N_1176 ), .Q1(), .OFX0(), 
    .F0(internal_80MHz_enable_52), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444), .LUT1_INITVAL(16'h5555)) SLICE_682( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(wifi_q_empty), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(wifi_q_empty), 
    .B0(stm_fpga_spare2_c), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\wifi_q_fifo_dc/rden_i ), .Q1(), 
    .OFX0(), .F0(internal_80MHz_enable_68), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888), .LUT1_INITVAL(16'hEEEE)) 
    \subg_i_spi/SLICE_683 ( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), 
    .A1(\subg_i_spi/bit_counter_0 ), .B1(\subg_i_spi/bit_counter_3 ), 
    .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\subg_i_spi/shift_reg_0 ), .B0(shift_reg_15__N_1175), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(\subg_i_spi/n13132 ), .Q1(), .OFX0(), .F0(\subg_i_spi/o_mosi_N_1176 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444), .LUT1_INITVAL(16'h5555)) SLICE_684( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(subg_q_empty), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(subg_q_empty), 
    .B0(stm_fpga_spare1_c), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(\subg_q_fifo_dc/rden_i ), .Q1(), 
    .OFX0(), .F0(internal_80MHz_enable_36), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \my_led/SLICE_685 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\my_led/counter_7 ), .B0(\my_led/counter_1 ), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\my_led/n12928 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8000)) \my_led/SLICE_686 ( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(\my_led/counter_10 ), .B0(\my_led/counter_22 ), 
    .C0(\my_led/counter_16 ), .D0(\my_led/counter_19 ), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\my_led/n13348 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h5555)) SLICE_687( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(tx_ddr_data_31), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(tx_ddr_data_31__N_385), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_688( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi1_test_pattern_12), .B0(spi1_test_pattern_4), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2831), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h5555)) SLICE_689( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(tx_ddr_data_30), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(tx_ddr_data_30__N_387), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBBBB)) SLICE_690( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(r_state_0), .B0(r_state_1), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(sdr_rxclk_c_enable_88), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) SLICE_691( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(stm_fpga_spare1_c), .B0(subg_i_empty), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(internal_80MHz_enable_20), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \wifi_i_spi/SLICE_692 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_spi/bit_counter_0 ), 
    .B0(\wifi_i_spi/bit_counter_3 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_i_spi/n13148 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hE0E0)) SLICE_693( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(r_state_1), .B0(r_state_0), .C0(n14315), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n14294), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8080)) SLICE_694( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_stb_o), .B0(wb_we_o), .C0(wb_adr_o_2), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n12954), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hF7FF), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_695( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(stm_fpga_spare5_c), .B0(second_pll_lock), 
    .C0(internal_rst), .D0(pll_lock), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_15), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(main_reset_n_N_208), .Q0(internal_rst));
  SLOGICB #(.LUT0_INITVAL(16'h4848)) SLICE_696( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(match_count_1), .B0(r_state_0), .C0(match_count_0), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(n13080), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_697( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(tx_lvds_test_pattern_19), .B0(tx_lvds_test_pattern_11), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n13398), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_698( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(tx_lvds_test_pattern_17), .B0(tx_lvds_test_pattern_9), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2894), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_699( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi_test_pattern_enable_1), .B0(tx_lvds_test_pattern_25), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2882), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_700( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(tx_lvds_test_pattern_18), .B0(tx_lvds_test_pattern_10), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2893), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_701( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi_test_pattern_enable_2), .B0(tx_lvds_test_pattern_26), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2881), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_702( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_4), .B0(spi3_test_pattern_4), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_4), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_703( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_5), .B0(spi3_test_pattern_5), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_5), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_704( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_0), .B0(spi2_test_pattern_0), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_0), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_705( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_6), .B0(spi3_test_pattern_6), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_6), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_706( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_7), .B0(spi3_test_pattern_7), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_7), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_707( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_1), .B0(spi1_test_pattern_1), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(wb_dat_o_1), 
    .CE(int_clk_out_enable_129), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi1_sck_N_394_1), 
    .Q0(spi1_test_pattern_1));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_708( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_2), .B0(spi1_test_pattern_2), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_2), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_709( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_3), .B0(spi1_test_pattern_3), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_3), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_710( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_4), .B0(spi1_test_pattern_4), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(wb_dat_o_4), 
    .CE(int_clk_out_enable_129), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi1_sck_N_394_4), 
    .Q0(spi1_test_pattern_4));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_711( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_5), .B0(spi1_test_pattern_5), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_5), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_712( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_6), .B0(spi1_test_pattern_6), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_6), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_713( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_7), .B0(spi1_test_pattern_7), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_7), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_714( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_8), .B0(spi1_test_pattern_8), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_122), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi1_sck_N_394_8), 
    .Q0(spi1_test_pattern_8));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_715( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_9), .B0(spi1_test_pattern_9), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_9), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_716( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_10), .B0(spi1_test_pattern_10), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_10), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_717( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(subg_i_fifo_data_out_11), .B0(spi1_test_pattern_11), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_27), .CE(int_clk_out_enable_121), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_11), .Q0(spi1_test_pattern_11));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_718( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_12), .B0(spi1_test_pattern_12), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_12), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_719( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_13), .B0(spi1_test_pattern_13), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_13), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_720( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_1), .B0(spi2_test_pattern_1), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_1), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_721( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_2), .B0(spi2_test_pattern_2), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_2), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_722( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_3), .B0(spi2_test_pattern_3), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_3), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_723( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_4), .B0(spi2_test_pattern_4), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_4), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_724( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_5), .B0(spi2_test_pattern_5), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_5), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_725( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_6), .B0(spi2_test_pattern_6), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_6), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_726( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_7), .B0(spi2_test_pattern_7), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_7), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_727( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_8), .B0(spi2_test_pattern_8), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_107), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi2_sck_N_410_8), 
    .Q0(spi2_test_pattern_8));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hC0CA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_728( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(tx_lvds_test_pattern_1), .B0(subg_delay_move), 
    .C0(wb_adr_o_1), .D0(wb_adr_o_0), .M0(wb_dat_o_1), 
    .CE(int_clk_out_enable_32), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n13392), .Q0(subg_delay_move));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_729( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_9), .B0(spi2_test_pattern_9), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_9), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_730( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_10), .B0(spi2_test_pattern_10), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_10), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_731( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_i_fifo_data_out_0), .B0(spi1_test_pattern_0), 
    .C0(spi_test_pattern_enable_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi1_sck_N_394_0), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_732( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_11), .B0(spi2_test_pattern_11), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_11), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_733( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_12), .B0(spi2_test_pattern_12), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_12), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_734( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(subg_q_fifo_data_out_13), .B0(spi2_test_pattern_13), 
    .C0(spi_test_pattern_enable_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi2_sck_N_410_13), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_735( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_1), .B0(spi3_test_pattern_1), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(wb_dat_o_1), 
    .CE(int_clk_out_enable_99), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi3_sck_N_426_1), 
    .Q0(spi3_test_pattern_1));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_736( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wifi_i_fifo_data_out_2), .B0(spi3_test_pattern_2), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_26), .CE(int_clk_out_enable_98), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_2), .Q0(spi3_test_pattern_2));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_737( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_3), .B0(spi3_test_pattern_3), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_3), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_738( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wifi_i_fifo_data_out_8), .B0(spi3_test_pattern_8), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(ufl_p7_sel_7_N_35_0), 
    .CE(int_clk_out_enable_92), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(spi3_sck_N_426_8), .Q0(spi3_test_pattern_8));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hC0CA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_739( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(tx_lvds_test_pattern_2), .B0(subg_delay_direction), 
    .C0(wb_adr_o_1), .D0(wb_adr_o_0), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_32), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n13395), .Q0(subg_delay_direction));
  SLOGICB #(.LUT0_INITVAL(16'hDDDD)) SLICE_740( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_4), .B0(wb_adr_o_1), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n13411), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \subg_i_fifo_dc/SLICE_741 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_i_fifo_dc/w_gcount_r22 ), 
    .B0(\subg_i_fifo_dc/w_gcount_r21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_i_fifo_dc/wcount_r1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \subg_i_fifo_dc/SLICE_742 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_i_fifo_dc/w_gcount_r22 ), 
    .B0(\subg_i_fifo_dc/w_gcount_r21 ), .C0(\subg_i_fifo_dc/w_gcount_r20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\subg_i_fifo_dc/wcount_r0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \subg_i_fifo_dc/SLICE_743 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_i_fifo_dc/r_gcount_w22 ), 
    .B0(\subg_i_fifo_dc/r_gcount_w21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_i_fifo_dc/rcount_w1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \subg_i_fifo_dc/SLICE_744 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_i_fifo_dc/r_gcount_w22 ), 
    .B0(\subg_i_fifo_dc/r_gcount_w21 ), .C0(\subg_i_fifo_dc/r_gcount_w20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\subg_i_fifo_dc/rcount_w0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \subg_i_fifo_dc/SLICE_745 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(w_rx_09_fifo_push), .B0(\subg_i_fifo_dc/Full ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\subg_i_fifo_dc/wren_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h5555)) \subg_i_fifo_dc/SLICE_746 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(subg_i_empty), .B0(1'bX), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\subg_i_fifo_dc/rden_i ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_747( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_9), .B0(spi3_test_pattern_9), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(wb_dat_o_1), 
    .CE(int_clk_out_enable_91), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi3_sck_N_426_9), 
    .Q0(spi3_test_pattern_9));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_748( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wifi_i_fifo_data_out_10), .B0(spi3_test_pattern_10), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_26), .CE(int_clk_out_enable_92), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_10), .Q0(spi3_test_pattern_10));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_749( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_11), .B0(spi3_test_pattern_11), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_11), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_750( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_fifo_data_out_12), .B0(spi3_test_pattern_12), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_12), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDFDF)) SLICE_751( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_4), .B0(wb_adr_o_2), .C0(wb_adr_o_1), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n13453), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_752( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wifi_i_fifo_data_out_13), .B0(spi3_test_pattern_13), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), 
    .M0(spi3_test_pattern_15_N_83_13), .CE(int_clk_out_enable_92), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi3_sck_N_426_13), .Q0(spi3_test_pattern_13));
  SLOGICB #(.LUT0_INITVAL(16'hE2E2)) SLICE_753( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(reg0_4), .B0(wb_adr_o_0), .C0(reg1_4), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n14004), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_754( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_0), .B0(spi4_test_pattern_0), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_83), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi4_sck_N_442_0), 
    .Q0(spi4_test_pattern_0));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_755( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wifi_q_fifo_data_out_1), .B0(spi4_test_pattern_1), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_25), .CE(int_clk_out_enable_84), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_1), .Q0(spi4_test_pattern_1));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_756( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_2), .B0(spi4_test_pattern_2), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_83), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi4_sck_N_442_2), 
    .Q0(spi4_test_pattern_2));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_757( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_3), .B0(spi4_test_pattern_3), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_3), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_758( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_4), .B0(spi4_test_pattern_4), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_4), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_759( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wifi_i_fifo_data_out_0), .B0(spi3_test_pattern_0), 
    .C0(spi_test_pattern_enable_2), .D0(1'bX), .M0(ufl_p7_sel_7_N_35_0), 
    .CE(int_clk_out_enable_98), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(spi3_sck_N_426_0), .Q0(spi3_test_pattern_0));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_760( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_5), .B0(spi4_test_pattern_5), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_5), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDDDD)) SLICE_761( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_4), .B0(wb_adr_o_2), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n13431), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_762( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_6), .B0(spi4_test_pattern_6), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_6), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_763( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_7), .B0(spi4_test_pattern_7), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_7), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_764( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_8), .B0(spi4_test_pattern_8), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(wb_dat_o_0), 
    .CE(int_clk_out_enable_77), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi4_sck_N_442_8), 
    .Q0(spi4_test_pattern_8));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_765( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(wifi_q_fifo_data_out_9), .B0(spi4_test_pattern_9), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), 
    .M0(tx_lvds_test_pattern_31_N_119_25), .CE(int_clk_out_enable_76), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_9), .Q0(spi4_test_pattern_9));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_766( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_10), .B0(spi4_test_pattern_10), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(wb_dat_o_2), 
    .CE(int_clk_out_enable_77), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi4_sck_N_442_10), 
    .Q0(spi4_test_pattern_10));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_767( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_11), .B0(spi4_test_pattern_11), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_11), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_768( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_12), .B0(spi4_test_pattern_12), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(spi4_sck_N_442_12), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_769( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_q_fifo_data_out_13), .B0(spi4_test_pattern_13), 
    .C0(spi_test_pattern_enable_3), .D0(1'bX), .M0(wb_dat_o_5), 
    .CE(int_clk_out_enable_77), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(spi4_sck_N_442_13), 
    .Q0(spi4_test_pattern_13));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_770( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi2_test_pattern_15), .B0(spi2_test_pattern_7), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(tx_lvds_test_pattern_31_N_119_31), 
    .CE(int_clk_out_enable_114), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(n2840), .Q0(spi2_test_pattern_7));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_771( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi1_test_pattern_15), .B0(spi1_test_pattern_7), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2828), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_772( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi4_test_pattern_15), .B0(spi4_test_pattern_7), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_dat_o_7), .CE(int_clk_out_enable_83), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n2864), .Q0(spi4_test_pattern_7));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_773( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi4_test_pattern_14), .B0(spi4_test_pattern_6), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(tx_lvds_test_pattern_31_N_119_6), 
    .CE(int_clk_out_enable_84), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(n2865), .Q0(spi4_test_pattern_6));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_774( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi3_test_pattern_14), .B0(spi3_test_pattern_6), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_dat_o_6), .CE(int_clk_out_enable_99), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n2853), .Q0(spi3_test_pattern_6));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_775( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi2_test_pattern_14), .B0(spi2_test_pattern_6), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_dat_o_6), .CE(int_clk_out_enable_107), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n2841), .Q0(spi2_test_pattern_14));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_776( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi1_test_pattern_14), .B0(spi1_test_pattern_6), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_dat_o_6), .CE(int_clk_out_enable_129), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n2829), .Q0(spi1_test_pattern_6));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_777( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi4_test_pattern_13), .B0(spi4_test_pattern_5), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_dat_o_5), .CE(int_clk_out_enable_83), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n2866), .Q0(spi4_test_pattern_5));
  SLOGICB #(.LUT0_INITVAL(16'hE2E2)) SLICE_778( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(reg0_5), .B0(wb_adr_o_0), .C0(reg1_5), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n14021), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_779( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi3_test_pattern_13), .B0(spi3_test_pattern_5), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(spi3_test_pattern_15_N_83_13), .CE(int_clk_out_enable_98), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2854), 
    .Q0(spi3_test_pattern_5));
  SLOGICB #(.LUT0_INITVAL(16'h4444)) \lvds_rx_09_inst/SLICE_780 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(sr_16), .B0(\lvds_rx_09_inst/sr_15 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n13204), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCA00)) \lvds_rx_09_inst/SLICE_781 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_32 ), 
    .B0(\lvds_rx_09_inst/sr_31 ), .C0(r_candidate_offset), 
    .D0(\lvds_rx_09_inst/candidate_sr_14 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n14316), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \lvds_rx_09_inst/SLICE_782 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_09_inst/sr_30 ), .B0(sr_16), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\lvds_rx_09_inst/n11658 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8000)) \lvds_rx_09_inst/SLICE_783 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(sample_count_1), .B0(sample_count_0), 
    .C0(sample_count_3), .D0(sample_count_2), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\lvds_rx_09_inst/n14282 ), 
    .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_784( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi3_test_pattern_15), .B0(spi3_test_pattern_7), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(tx_lvds_test_pattern_31_N_119_31), 
    .CE(int_clk_out_enable_98), .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(n2852), .Q0(spi3_test_pattern_7));
  SLOGICB #(.LUT0_INITVAL(16'h8888)) SLICE_785( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_2), .B0(wb_adr_o_4), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n14345), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hE2E2)) SLICE_786( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(reg0_6), .B0(wb_adr_o_0), .C0(reg1_6), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n14031), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .GSR("DISABLED"), 
    .SRMODE("ASYNC"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1)) SLICE_787( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(spi2_test_pattern_13), .B0(spi2_test_pattern_5), .C0(wb_adr_o_0), 
    .D0(1'bX), .M0(spi3_test_pattern_15_N_83_13), .CE(int_clk_out_enable_106), 
    .CLK(int_clk_out), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2842), 
    .Q0(spi2_test_pattern_13));
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_788( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi1_test_pattern_13), .B0(spi1_test_pattern_5), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_dat_o_5), .CE(int_clk_out_enable_122), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n2830), .Q0(spi1_test_pattern_13));
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_789( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi_test_pattern_enable_3), .B0(tx_lvds_test_pattern_27), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n13397), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8080)) SLICE_790( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wb_adr_o_2), .B0(wb_adr_o_4), .C0(wb_adr_o_0), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n13044), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_791( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi4_test_pattern_12), .B0(spi4_test_pattern_4), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2867), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) SLICE_792( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi3_test_pattern_12), .B0(spi3_test_pattern_4), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n2855), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \wifi_i_fifo_dc/SLICE_793 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_fifo_dc/w_gcount_r22 ), 
    .B0(\wifi_i_fifo_dc/w_gcount_r21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_i_fifo_dc/wcount_r1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \wifi_i_fifo_dc/SLICE_794 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_fifo_dc/w_gcount_r22 ), 
    .B0(\wifi_i_fifo_dc/w_gcount_r21 ), .C0(\wifi_i_fifo_dc/w_gcount_r20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\wifi_i_fifo_dc/wcount_r0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \wifi_i_fifo_dc/SLICE_795 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_fifo_dc/r_gcount_w22 ), 
    .B0(\wifi_i_fifo_dc/r_gcount_w21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_i_fifo_dc/rcount_w1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \wifi_i_fifo_dc/SLICE_796 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_i_fifo_dc/r_gcount_w22 ), 
    .B0(\wifi_i_fifo_dc/r_gcount_w21 ), .C0(\wifi_i_fifo_dc/r_gcount_w20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\wifi_i_fifo_dc/rcount_w0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \wifi_i_fifo_dc/SLICE_797 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(w_rx_24_fifo_push), .B0(\wifi_i_fifo_dc/Full ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\wifi_i_fifo_dc/wren_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \subg_q_fifo_dc/SLICE_798 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_q_fifo_dc/w_gcount_r22 ), 
    .B0(\subg_q_fifo_dc/w_gcount_r21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_q_fifo_dc/wcount_r1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \subg_q_fifo_dc/SLICE_799 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_q_fifo_dc/w_gcount_r22 ), 
    .B0(\subg_q_fifo_dc/w_gcount_r21 ), .C0(\subg_q_fifo_dc/w_gcount_r20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\subg_q_fifo_dc/wcount_r0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \subg_q_fifo_dc/SLICE_800 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_q_fifo_dc/r_gcount_w22 ), 
    .B0(\subg_q_fifo_dc/r_gcount_w21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\subg_q_fifo_dc/rcount_w1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \subg_q_fifo_dc/SLICE_801 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\subg_q_fifo_dc/r_gcount_w22 ), 
    .B0(\subg_q_fifo_dc/r_gcount_w21 ), .C0(\subg_q_fifo_dc/r_gcount_w20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\subg_q_fifo_dc/rcount_w0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \subg_q_fifo_dc/SLICE_802 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(w_rx_09_fifo_push), .B0(\subg_q_fifo_dc/Full ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\subg_q_fifo_dc/wren_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hE2E2)) SLICE_803( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(reg0_7), .B0(wb_adr_o_0), .C0(reg1_7), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(n14058), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h5555)) SLICE_804( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(wifi_i_empty), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n14347), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_805 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_8), .B0(wb_adr_o_7), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(n14356), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888)) \i2c_slave/SLICE_806 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1528 ), 
    .B0(\i2c_slave/data_out_last ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n13246 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888)) \i2c_slave/SLICE_807 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_0), .B0(wb_adr_o_1), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\i2c_slave/n14350 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_808 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1526 ), .B0(\i2c_slave/n1525 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n3934 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444)) \i2c_slave/SLICE_809 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_13 ), .B0(wb_adr_o_2), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n12878 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFE)) \i2c_slave/SLICE_810 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_13 ), .B0(wb_adr_o_8), 
    .C0(wb_adr_o_1), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n12606 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBBBB)) \i2c_slave/SLICE_811 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_valid ), 
    .B0(bus_addressed), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n14371 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0008)) \i2c_slave/SLICE_812 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_1), .B0(wb_adr_o_3), .C0(wb_adr_o_8), 
    .D0(wb_adr_o_0), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), 
    .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n13030 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_813 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_0 ), .B0(wb_dat_o_0), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE)) \i2c_slave/SLICE_814 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_10 ), 
    .B0(\i2c_slave/wb_adr_o_12 ), .C0(wb_adr_o_8), 
    .D0(\i2c_slave/wb_adr_o_13 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n13354 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0404)) \i2c_slave/SLICE_815 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_1), .B0(wb_adr_o_0), .C0(wb_adr_o_2), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\i2c_slave/n14331 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_816 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_10 ), 
    .B0(\i2c_slave/wb_adr_o_15 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14387 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_817 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/count_reg_3 ), 
    .B0(\i2c_slave/count_reg_2 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14388 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE)) \i2c_slave/SLICE_818 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/count_reg_3 ), 
    .B0(\i2c_slave/count_reg_2 ), .C0(\i2c_slave/count_reg_5 ), 
    .D0(\i2c_slave/count_reg_4 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n13098 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444)) \i2c_slave/SLICE_819 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_15 ), .B0(wb_adr_o_4), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n12842 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFEFE)) \i2c_slave/SLICE_820 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/count_reg_2 ), 
    .B0(\i2c_slave/count_reg_0 ), .C0(\i2c_slave/count_reg_4 ), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n13090 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0400)) \i2c_slave/SLICE_821 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_valid ), 
    .B0(bus_addressed), .C0(\i2c_slave/data_in_valid_reg ), 
    .D0(\i2c_slave/data_in_ready ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n14307 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h77F7)) \i2c_slave/SLICE_822 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_ready_reg ), 
    .B0(\i2c_slave/data_out_valid ), .C0(\i2c_slave/n14298 ), 
    .D0(\i2c_slave/data_out_last ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n14275 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h7070)) \i2c_slave/SLICE_823 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_ready_reg ), 
    .B0(\i2c_slave/data_out_valid ), .C0(\i2c_slave/n1528 ), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\i2c_slave/n3863 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_824 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_3 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10810 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_825 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_2 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10812 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_826 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/wb_adr_o_13 ), .B0(wb_adr_o_7), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n13310 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_827 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_5 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10790 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_828 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_4 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10792 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_829 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_7 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10802 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_830 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_6 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10804 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_831 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10800 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_832 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1527 ), .B0(\i2c_slave/n1524 ), 
    .C0(\i2c_slave/data_out_1 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n10814 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_833 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_4), .B0(\i2c_slave/wb_adr_o_13 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n13334 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_834 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/count_reg_1 ), 
    .B0(\i2c_slave/count_reg_2 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14336 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8F80)) \i2c_slave/SLICE_835 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n14278 ), 
    .B0(\i2c_slave/int_clk_out_enable_12 ), .C0(\i2c_slave/n1525 ), 
    .D0(\i2c_slave/n1529 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/int_clk_out_enable_38 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/SLICE_836 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_adr_o_8), .B0(\i2c_slave/wb_adr_o_13 ), 
    .C0(wb_adr_o_3), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n12728 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_837 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_1 ), .B0(wb_dat_o_1), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_838 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_2 ), .B0(wb_dat_o_2), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_2 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_839 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_3 ), .B0(wb_dat_o_3), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_3 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_840 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_4 ), .B0(wb_dat_o_4), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_4 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_841 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_5 ), .B0(wb_dat_o_5), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_5 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_842 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_6 ), .B0(wb_dat_o_6), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_6 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hCACA)) \i2c_slave/SLICE_843 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_7 ), .B0(wb_dat_o_7), 
    .C0(\i2c_slave/count_reg_0 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/data_next_7_N_737_7 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888)) \i2c_slave/SLICE_844 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_ack_i), .B0(\i2c_slave/n1527 ), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\i2c_slave/n1554 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444)) \i2c_slave/SLICE_845 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(wb_ack_i), .B0(\i2c_slave/n1524 ), .C0(1'bX), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\i2c_slave/n5052 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \i2c_slave/SLICE_846 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1529 ), 
    .B0(\i2c_slave/data_out_valid ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n14344 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h4444)) \i2c_slave/SLICE_847 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_out_last ), 
    .B0(\i2c_slave/n1528 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/n13188 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/SLICE_848 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/n1526 ), .B0(\i2c_slave/n1529 ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\i2c_slave/n12450 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'h2222), .CHECK_M0(1'b1), 
    .CHECK_LSR(1'b1)) SLICE_849( .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), 
    .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/n1527 ), .B0(wb_ack_i), .C0(1'bX), .D0(1'bX), .M0(wb_stb_o), 
    .CE(1'bX), .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\i2c_slave/n14334 ), .Q0(wb_ack_i));
  SLOGICB #(.LUT0_INITVAL(16'h7777)) \i2c_slave/i2c_slave_inst/SLICE_850 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(state_reg_0), 
    .B0(\i2c_slave/i2c_slave_inst/state_reg_2 ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n13424 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \i2c_slave/i2c_slave_inst/SLICE_851 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/data_reg_2 ), 
    .B0(\i2c_slave/i2c_slave_inst/data_reg_5 ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n12524 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888)) \i2c_slave/i2c_slave_inst/SLICE_852 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/data_in_ready ), 
    .B0(\i2c_slave/data_in_valid_reg ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14368 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDDDD)) \i2c_slave/i2c_slave_inst/SLICE_853 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n14373 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDFDF)) \i2c_slave/i2c_slave_inst/SLICE_854 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/scl_i_reg ), 
    .B0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), .C0(sda_i_reg), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n14322 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h00B0)) \i2c_slave/i2c_slave_inst/SLICE_855 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/n14367 ), 
    .B0(fpga_scl_out), .C0(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14372 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n14296 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBBBB)) \i2c_slave/i2c_slave_inst/SLICE_856 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/state_reg_2 ), 
    .B0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .C0(1'bX), .D0(1'bX), 
    .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), 
    .OFX0(), .F0(\i2c_slave/i2c_slave_inst/n14375 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h5555)) \i2c_slave/i2c_slave_inst/SLICE_857 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(stm_fpga_spare5_c), .B0(1'bX), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(n14343), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hDDDD)) \i2c_slave/i2c_slave_inst/SLICE_858 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(stm_fpga_spare5_c), 
    .B0(int_clk_out_enable_111), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(int_clk_out_enable_114), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hDDDD), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_859( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(stm_fpga_spare5_c), .B0(led_rst), .C0(1'bX), .D0(1'bX), 
    .M0(wb_dat_o_1), .CE(int_clk_out_enable_15), .CLK(int_clk_out), 
    .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(fpga_led_N_383), .Q0(led_rst));
  SLOGICB #(.LUT0_INITVAL(16'hDDDD)) \i2c_slave/i2c_slave_inst/SLICE_860 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(stm_fpga_spare5_c), 
    .B0(int_clk_out_enable_54), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(int_clk_out_enable_53), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h1010)) \i2c_slave/i2c_slave_inst/SLICE_861 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), 
    .A0(\i2c_slave/i2c_slave_inst/state_reg_1 ), .B0(n14324), 
    .C0(\i2c_slave/i2c_slave_inst/n22 ), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/int_clk_out_enable_188 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBFB0)) \i2c_slave/i2c_slave_inst/SLICE_862 ( 
    .M1(1'bX), .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), 
    .D1(1'bX), .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/n14372 ), 
    .B0(\i2c_slave/i2c_slave_inst/n14318 ), 
    .C0(\i2c_slave/i2c_slave_inst/state_reg_1 ), 
    .D0(\i2c_slave/i2c_slave_inst/n14323 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n8344 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("VHI"), .REG0_REGSET("SET"), 
    .GSR("DISABLED"), .SRMODE("ASYNC"), .LUT0_INITVAL(16'hEEEE), 
    .CHECK_M0(1'b1)) \i2c_slave/i2c_slave_inst/SLICE_863 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ), 
    .B0(sda_i_reg), .C0(1'bX), .D0(1'bX), 
    .M0(\i2c_slave/i2c_slave_inst/scl_i_reg ), .CE(1'bX), .CLK(int_clk_out), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\i2c_slave/i2c_slave_inst/n12470 ), 
    .Q0(\i2c_slave/i2c_slave_inst/last_scl_i_reg ));
  SLOGICB #(.LUT0_INITVAL(16'hEEEE)) \lvds_rx_24_inst/SLICE_864 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/match_count_2 ), 
    .B0(\lvds_rx_24_inst/match_count_1 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n14357 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8888)) \lvds_rx_24_inst/SLICE_865 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_14 ), 
    .B0(\lvds_rx_24_inst/sr_31 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), 
    .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/n68 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hBBBB)) \lvds_rx_24_inst/SLICE_866 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(r_state_0_adj_1181), .B0(r_state_1_adj_1180), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\lvds_rx_24_inst/sdr_rxclk_c_enable_80 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFB)) \lvds_rx_24_inst/SLICE_867 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(sample_count_6_adj_1183), 
    .B0(sample_count_0_adj_1187), .C0(\lvds_rx_24_inst/sample_count_5 ), 
    .D0(\lvds_rx_24_inst/sample_count_4 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), 
    .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n12254 ), 
    .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hEAEA)) \lvds_rx_24_inst/SLICE_868 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_9 ), 
    .B0(\lvds_rx_24_inst/r_candidate_offset ), .C0(\lvds_rx_24_inst/sr_14 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n24 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h8000)) \lvds_rx_24_inst/SLICE_869 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(sample_count_1_adj_1186), 
    .B0(sample_count_0_adj_1187), .C0(sample_count_3_adj_1184), 
    .D0(sample_count_2_adj_1185), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n14283 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'hFFFE)) \lvds_rx_24_inst/SLICE_870 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\lvds_rx_24_inst/sr_15 ), 
    .B0(\lvds_rx_24_inst/sr_30 ), .C0(\lvds_rx_24_inst/sr_16 ), 
    .D0(\lvds_rx_24_inst/sr_0 ), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\lvds_rx_24_inst/n40 ), .Q0());
  SLOGICB #(.M0MUX("SIG"), .CLKMUX("SIG"), .CEMUX("SIG"), .LSRMUX("INV"), 
    .GSR("DISABLED"), .LUT0_INITVAL(16'hCACA), .CHECK_M0(1'b1), 
    .CHECK_CE(1'b1), .CHECK_LSR(1'b1)) SLICE_871( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(spi2_test_pattern_12), .B0(spi2_test_pattern_4), 
    .C0(wb_adr_o_0), .D0(1'bX), .M0(wb_dat_o_4), .CE(int_clk_out_enable_111), 
    .CLK(int_clk_out), .LSR(stm_fpga_spare5_c), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(n2843), .Q0(spi2_test_pattern_4));
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \wifi_q_fifo_dc/SLICE_872 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_q_fifo_dc/w_gcount_r22 ), 
    .B0(\wifi_q_fifo_dc/w_gcount_r21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_q_fifo_dc/wcount_r1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \wifi_q_fifo_dc/SLICE_873 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_q_fifo_dc/w_gcount_r22 ), 
    .B0(\wifi_q_fifo_dc/w_gcount_r21 ), .C0(\wifi_q_fifo_dc/w_gcount_r20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\wifi_q_fifo_dc/wcount_r0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h6666)) \wifi_q_fifo_dc/SLICE_874 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_q_fifo_dc/r_gcount_w22 ), 
    .B0(\wifi_q_fifo_dc/r_gcount_w21 ), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(\wifi_q_fifo_dc/rcount_w1 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h9696)) \wifi_q_fifo_dc/SLICE_875 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(\wifi_q_fifo_dc/r_gcount_w22 ), 
    .B0(\wifi_q_fifo_dc/r_gcount_w21 ), .C0(\wifi_q_fifo_dc/r_gcount_w20 ), 
    .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), 
    .Q1(), .OFX0(), .F0(\wifi_q_fifo_dc/rcount_w0 ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h2222)) \wifi_q_fifo_dc/SLICE_876 ( .M1(1'bX), 
    .FXA(1'bX), .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), 
    .DI1(1'bX), .DI0(1'bX), .A0(w_rx_24_fifo_push), .B0(\wifi_q_fifo_dc/Full ), 
    .C0(1'bX), .D0(1'bX), .M0(1'bX), .CE(1'bX), .CLK(1'bX), .LSR(1'bX), 
    .OFX1(), .F1(), .Q1(), .OFX0(), .F0(\wifi_q_fifo_dc/wren_i ), .Q0());
  SLOGICB #(.LUT0_INITVAL(16'h0000)) SLICE_877( .M1(1'bX), .FXA(1'bX), 
    .FXB(1'bX), .A1(1'bX), .B1(1'bX), .C1(1'bX), .D1(1'bX), .DI1(1'bX), 
    .DI0(1'bX), .A0(1'bX), .B0(1'bX), .C0(1'bX), .D0(1'bX), .M0(1'bX), 
    .CE(1'bX), .CLK(1'bX), .LSR(1'bX), .OFX1(), .F1(), .Q1(), .OFX0(), 
    .F0(GND_net), .Q0());
  fpga_scl fpga_scl_I( .PADDI(fpga_scl_in), .PADDO(fpga_scl_out), 
    .PADDT(fpga_scl_out), .fpga_scl(fpga_scl));
  sdr_txclk sdr_txclk_I( .PADDO(sdr_txclk_c), .sdr_txclk(sdr_txclk));
  fpga_sda fpga_sda_I( .PADDI(fpga_sda_in), .PADDO(fpga_sda_out), 
    .PADDT(fpga_sda_out), .fpga_sda(fpga_sda));
  fpga_neopixel fpga_neopixel_I( .fpga_neopixel(fpga_neopixel));
  fpga_led fpga_led_I( .PADDO(fpga_led_c), .fpga_led(fpga_led));
  sdr_txdata sdr_txdata_I( .IOLDO(sdr_txdata_c), .sdr_txdata(sdr_txdata));
  sdr_txdata_MGIOL sdr_txdata_MGIOL( .IOLDO(sdr_txdata_c), 
    .TXDATA0(tx_ddr_data_31__N_385), .TXDATA1(tx_ddr_data_30__N_387), 
    .LSR(sdr_txdata_N_388), .CLK(internal_64MHz));
  rf_sel_0 rf_sel_0_I( .rf_sel_0(rf_sel_0));
  rf_sel_1 rf_sel_1_I( .rf_sel_1(rf_sel_1));
  rf_sel_2 rf_sel_2_I( .rf_sel_2(rf_sel_2));
  rf_sel_3 rf_sel_3_I( .rf_sel_3(rf_sel_3));
  subg_fem_sel0 subg_fem_sel0_I( .subg_fem_sel0(subg_fem_sel0));
  subg_fem_sel1 subg_fem_sel1_I( .subg_fem_sel1(subg_fem_sel1));
  wifi_fem_sel0 wifi_fem_sel0_I( .wifi_fem_sel0(wifi_fem_sel0));
  wifi_fem_sel1 wifi_fem_sel1_I( .wifi_fem_sel1(wifi_fem_sel1));
  wifi_fem_csd wifi_fem_csd_I( .wifi_fem_csd(wifi_fem_csd));
  wifi_fem_cps wifi_fem_cps_I( .wifi_fem_cps(wifi_fem_cps));
  wifi_fem_crx wifi_fem_crx_I( .wifi_fem_crx(wifi_fem_crx));
  wifi_fem_ctx wifi_fem_ctx_I( .wifi_fem_ctx(wifi_fem_ctx));
  wifi_fem_chl wifi_fem_chl_I( .wifi_fem_chl(wifi_fem_chl));
  subg_fem_cps subg_fem_cps_I( .subg_fem_cps(subg_fem_cps));
  subg_fem_ctx subg_fem_ctx_I( .subg_fem_ctx(subg_fem_ctx));
  subg_fem_csd subg_fem_csd_I( .subg_fem_csd(subg_fem_csd));
  spi1_sck spi1_sck_I( .IOLDO(spi1_sck_c), .spi1_sck(spi1_sck));
  spi1_sck_MGIOL spi1_sck_MGIOL( .IOLDO(spi1_sck_c), 
    .TXDATA0(shift_reg_15__N_1175), .LSR(main_reset_n_N_208), 
    .CLK(internal_80MHz));
  spi1_mosi spi1_mosi_I( .IOLDO(spi1_mosi_c), .spi1_mosi(spi1_mosi));
  spi1_mosi_MGIOL spi1_mosi_MGIOL( .IOLDO(spi1_mosi_c), 
    .TXDATA0(\subg_i_spi/o_mosi_N_1176 ), .TXDATA1(\subg_i_spi/o_mosi_N_1176 ), 
    .LSR(main_reset_n_N_208), .CLK(internal_80MHz));
  spi2_sck spi2_sck_I( .IOLDO(spi2_sck_c), .spi2_sck(spi2_sck));
  spi2_sck_MGIOL spi2_sck_MGIOL( .IOLDO(spi2_sck_c), 
    .TXDATA0(shift_reg_15__N_1175_adj_1193), .LSR(main_reset_n_N_208), 
    .CLK(internal_80MHz));
  spi2_mosi spi2_mosi_I( .IOLDO(spi2_mosi_c), .spi2_mosi(spi2_mosi));
  spi2_mosi_MGIOL spi2_mosi_MGIOL( .IOLDO(spi2_mosi_c), 
    .TXDATA0(\subg_q_spi/o_mosi_N_1176 ), .TXDATA1(\subg_q_spi/o_mosi_N_1176 ), 
    .LSR(main_reset_n_N_208), .CLK(internal_80MHz));
  spi3_sck spi3_sck_I( .IOLDO(spi3_sck_c), .spi3_sck(spi3_sck));
  spi3_sck_MGIOL spi3_sck_MGIOL( .IOLDO(spi3_sck_c), 
    .TXDATA0(shift_reg_15__N_1175_adj_1194), .LSR(main_reset_n_N_208), 
    .CLK(internal_80MHz));
  spi3_mosi spi3_mosi_I( .IOLDO(spi3_mosi_c), .spi3_mosi(spi3_mosi));
  spi3_mosi_MGIOL spi3_mosi_MGIOL( .IOLDO(spi3_mosi_c), 
    .TXDATA0(\wifi_i_spi/o_mosi_N_1176 ), .TXDATA1(\wifi_i_spi/o_mosi_N_1176 ), 
    .LSR(main_reset_n_N_208), .CLK(internal_80MHz));
  spi4_sck spi4_sck_I( .IOLDO(spi4_sck_c), .spi4_sck(spi4_sck));
  spi4_sck_MGIOL spi4_sck_MGIOL( .IOLDO(spi4_sck_c), 
    .TXDATA0(shift_reg_15__N_1175_adj_1195), .LSR(main_reset_n_N_208), 
    .CLK(internal_80MHz));
  spi4_mosi spi4_mosi_I( .IOLDO(spi4_mosi_c), .spi4_mosi(spi4_mosi));
  spi4_mosi_MGIOL spi4_mosi_MGIOL( .IOLDO(spi4_mosi_c), 
    .TXDATA0(\wifi_q_spi/o_mosi_N_1176 ), .TXDATA1(\wifi_q_spi/o_mosi_N_1176 ), 
    .LSR(main_reset_n_N_208), .CLK(internal_80MHz));
  fpga_ufl_p7 fpga_ufl_p7_I( .PADDO(sdr_rxclk_c), .fpga_ufl_p7(fpga_ufl_p7));
  fpga_ufl_p8 fpga_ufl_p8_I( .PADDO(fpga_ufl_p8_c_c), 
    .fpga_ufl_p8(fpga_ufl_p8));
  dpll_clkout2 dpll_clkout2_I( .PADDI(dpll_clkout2_c), 
    .dpll_clkout2(dpll_clkout2));
  dpll_clkout0 dpll_clkout0_I( .PADDI(dpll_clkout0_c), 
    .dpll_clkout0(dpll_clkout0));
  sdr_rx_wifi sdr_rx_wifi_I( .PADDI(sdr_rx_wifi_c), .sdr_rx_wifi(sdr_rx_wifi));
  sdr_rx_wifi_MGIOL sdr_rx_wifi_MGIOL( .DI(sdr_rx_wifi_c), 
    .LSR(main_reset_n_N_208), .CLK(sdr_rxclk_c), .RXDATA0(w_lvds_rx_24_d0), 
    .RXDATA1(w_lvds_rx_24_d1));
  sdr_rx_subg sdr_rx_subg_I( .PADDI(fpga_ufl_p8_c_c), 
    .sdr_rx_subg(sdr_rx_subg));
  sdr_rx_subg_MGIOL sdr_rx_subg_MGIOL( .DI(fpga_ufl_p8_c_c), 
    .LSR(main_reset_n_N_208), .CLK(sdr_rxclk_c), .RXDATA0(w_lvds_rx_09_d0), 
    .RXDATA1(w_lvds_rx_09_d1));
  sdr_rxclk sdr_rxclk_I( .PADDI(sdr_rxclk_c), .sdr_rxclk(sdr_rxclk));
  stm_fpga_spare1 stm_fpga_spare1_I( .PADDI(stm_fpga_spare1_c), 
    .stm_fpga_spare1(stm_fpga_spare1));
  stm_fpga_spare2 stm_fpga_spare2_I( .PADDI(stm_fpga_spare2_c), 
    .stm_fpga_spare2(stm_fpga_spare2));
  stm_fpga_spare5 stm_fpga_spare5_I( .PADDI(stm_fpga_spare5_c), 
    .stm_fpga_spare5(stm_fpga_spare5));
  my_pll_PLLInst_0 \my_pll/PLLInst_0 ( .CLKI(dpll_clkout2_c), 
    .CLKFB(internal_64MHz), .STDBY(GND_net), .RST(n14343), .LOCK(pll_lock), 
    .CLKOS3(sdr_txclk_c), .CLKOS2(internal_80MHz), .CLKOP(internal_64MHz));
  osch_inst osch_inst( .OSC(int_clk_out));
  subg_i_fifo_dc_pdp_ram_0_0_0 \subg_i_fifo_dc/pdp_ram_0_0_0 ( 
    .DIA15(w_rx_09_fifo_data_31), .DIA14(w_rx_09_fifo_data_30), 
    .DIA13(w_rx_09_fifo_data_29), .DIA12(w_rx_09_fifo_data_28), 
    .DIA11(w_rx_09_fifo_data_27), .DIA10(w_rx_09_fifo_data_26), 
    .DIA9(w_rx_09_fifo_data_25), .DIA8(w_rx_09_fifo_data_24), 
    .DIA7(w_rx_09_fifo_data_23), .DIA6(w_rx_09_fifo_data_22), 
    .DIA5(w_rx_09_fifo_data_21), .DIA4(w_rx_09_fifo_data_20), 
    .DIA3(w_rx_09_fifo_data_19), .DIA2(w_rx_09_fifo_data_18), 
    .DIA1(w_rx_09_fifo_data_17), .DIA0(w_rx_09_fifo_data_16), 
    .ADA5(\subg_i_fifo_dc/wptr_1 ), .ADA4(\subg_i_fifo_dc/wptr_0 ), 
    .CEA(\subg_i_fifo_dc/wren_i ), .OCEA(\subg_i_fifo_dc/wren_i ), 
    .RSTA(main_reset_n_N_208), .CLKA(sdr_rxclk_c), .CLKB(internal_80MHz), 
    .RSTB(main_reset_n_N_208), .OCEB(subg_i_empty), .CEB(subg_i_empty), 
    .DOB0(subg_i_fifo_data_out_0), .DOB1(subg_i_fifo_data_out_1), 
    .DOB2(subg_i_fifo_data_out_2), .DOB3(subg_i_fifo_data_out_3), 
    .DOB4(subg_i_fifo_data_out_4), .DOB5(subg_i_fifo_data_out_5), 
    .DOB6(subg_i_fifo_data_out_6), .DOB7(subg_i_fifo_data_out_7), 
    .DOB8(subg_i_fifo_data_out_8), .DOB9(subg_i_fifo_data_out_9), 
    .DOB10(subg_i_fifo_data_out_10), .DOB11(subg_i_fifo_data_out_11), 
    .DOB12(subg_i_fifo_data_out_12), .DOB13(subg_i_fifo_data_out_13), 
    .DOB14(subg_i_fifo_data_out_14), .DOB15(subg_i_fifo_data_out_15), 
    .ADB4(\subg_i_fifo_dc/rptr_0 ), .ADB5(\subg_i_fifo_dc/rptr_1 ));
  wifi_i_fifo_dc_pdp_ram_0_0_0 \wifi_i_fifo_dc/pdp_ram_0_0_0 ( 
    .DIA15(w_rx_24_fifo_data_31), .DIA14(w_rx_24_fifo_data_30), 
    .DIA13(w_rx_24_fifo_data_29), .DIA12(w_rx_24_fifo_data_28), 
    .DIA11(w_rx_24_fifo_data_27), .DIA10(w_rx_24_fifo_data_26), 
    .DIA9(w_rx_24_fifo_data_25), .DIA8(w_rx_24_fifo_data_24), 
    .DIA7(w_rx_24_fifo_data_23), .DIA6(w_rx_24_fifo_data_22), 
    .DIA5(w_rx_24_fifo_data_21), .DIA4(w_rx_24_fifo_data_20), 
    .DIA3(w_rx_24_fifo_data_19), .DIA2(w_rx_24_fifo_data_18), 
    .DIA1(w_rx_24_fifo_data_17), .DIA0(w_rx_24_fifo_data_16), 
    .ADA5(\wifi_i_fifo_dc/wptr_1 ), .ADA4(\wifi_i_fifo_dc/wptr_0 ), 
    .CEA(\wifi_i_fifo_dc/wren_i ), .OCEA(\wifi_i_fifo_dc/wren_i ), 
    .RSTA(main_reset_n_N_208), .CLKA(sdr_rxclk_c), .CLKB(internal_80MHz), 
    .RSTB(main_reset_n_N_208), .OCEB(wifi_i_empty), .CEB(wifi_i_empty), 
    .DOB0(wifi_i_fifo_data_out_0), .DOB1(wifi_i_fifo_data_out_1), 
    .DOB2(wifi_i_fifo_data_out_2), .DOB3(wifi_i_fifo_data_out_3), 
    .DOB4(wifi_i_fifo_data_out_4), .DOB5(wifi_i_fifo_data_out_5), 
    .DOB6(wifi_i_fifo_data_out_6), .DOB7(wifi_i_fifo_data_out_7), 
    .DOB8(wifi_i_fifo_data_out_8), .DOB9(wifi_i_fifo_data_out_9), 
    .DOB10(wifi_i_fifo_data_out_10), .DOB11(wifi_i_fifo_data_out_11), 
    .DOB12(wifi_i_fifo_data_out_12), .DOB13(wifi_i_fifo_data_out_13), 
    .DOB14(wifi_i_fifo_data_out_14), .DOB15(wifi_i_fifo_data_out_15), 
    .ADB4(\wifi_i_fifo_dc/rptr_0 ), .ADB5(\wifi_i_fifo_dc/rptr_1 ));
  subg_q_fifo_dc_pdp_ram_0_0_0 \subg_q_fifo_dc/pdp_ram_0_0_0 ( 
    .DIA15(w_rx_09_fifo_data_15), .DIA14(w_rx_09_fifo_data_14), 
    .DIA13(w_rx_09_fifo_data_13), .DIA12(w_rx_09_fifo_data_12), 
    .DIA11(w_rx_09_fifo_data_11), .DIA10(w_rx_09_fifo_data_10), 
    .DIA9(w_rx_09_fifo_data_9), .DIA8(w_rx_09_fifo_data_8), 
    .DIA7(w_rx_09_fifo_data_7), .DIA6(w_rx_09_fifo_data_6), 
    .DIA5(w_rx_09_fifo_data_5), .DIA4(w_rx_09_fifo_data_4), 
    .DIA3(w_rx_09_fifo_data_3), .DIA2(w_rx_09_fifo_data_2), 
    .DIA1(w_rx_09_fifo_data_1), .DIA0(w_rx_09_fifo_data_0), 
    .ADA5(\subg_q_fifo_dc/wptr_1 ), .ADA4(\subg_q_fifo_dc/wptr_0 ), 
    .CEA(\subg_q_fifo_dc/wren_i ), .OCEA(\subg_q_fifo_dc/wren_i ), 
    .RSTA(main_reset_n_N_208), .CLKA(sdr_rxclk_c), .CLKB(internal_80MHz), 
    .RSTB(main_reset_n_N_208), .OCEB(subg_q_empty), .CEB(subg_q_empty), 
    .DOB0(subg_q_fifo_data_out_0), .DOB1(subg_q_fifo_data_out_1), 
    .DOB2(subg_q_fifo_data_out_2), .DOB3(subg_q_fifo_data_out_3), 
    .DOB4(subg_q_fifo_data_out_4), .DOB5(subg_q_fifo_data_out_5), 
    .DOB6(subg_q_fifo_data_out_6), .DOB7(subg_q_fifo_data_out_7), 
    .DOB8(subg_q_fifo_data_out_8), .DOB9(subg_q_fifo_data_out_9), 
    .DOB10(subg_q_fifo_data_out_10), .DOB11(subg_q_fifo_data_out_11), 
    .DOB12(subg_q_fifo_data_out_12), .DOB13(subg_q_fifo_data_out_13), 
    .DOB14(subg_q_fifo_data_out_14), .DOB15(subg_q_fifo_data_out_15), 
    .ADB4(\subg_q_fifo_dc/rptr_0 ), .ADB5(\subg_q_fifo_dc/rptr_1 ));
  second_pll_PLLInst_0 \second_pll/PLLInst_0 ( .CLKI(dpll_clkout0_c), 
    .CLKFB(\second_pll/CLKOP ), .STDBY(GND_net), .RST(n14343), 
    .LOCK(second_pll_lock), .CLKOP(\second_pll/CLKOP ));
  GSR_INST GSR_INST( .GSRNET(n14366));
  wifi_q_fifo_dc_pdp_ram_0_0_0 \wifi_q_fifo_dc/pdp_ram_0_0_0 ( 
    .DIA15(w_rx_24_fifo_data_15), .DIA14(w_rx_24_fifo_data_14), 
    .DIA13(w_rx_24_fifo_data_13), .DIA12(w_rx_24_fifo_data_12), 
    .DIA11(w_rx_24_fifo_data_11), .DIA10(w_rx_24_fifo_data_10), 
    .DIA9(w_rx_24_fifo_data_9), .DIA8(w_rx_24_fifo_data_8), 
    .DIA7(w_rx_24_fifo_data_7), .DIA6(w_rx_24_fifo_data_6), 
    .DIA5(w_rx_24_fifo_data_5), .DIA4(w_rx_24_fifo_data_4), 
    .DIA3(w_rx_24_fifo_data_3), .DIA2(w_rx_24_fifo_data_2), 
    .DIA1(w_rx_24_fifo_data_1), .DIA0(w_rx_24_fifo_data_0), 
    .ADA5(\wifi_q_fifo_dc/wptr_1 ), .ADA4(\wifi_q_fifo_dc/wptr_0 ), 
    .CEA(\wifi_q_fifo_dc/wren_i ), .OCEA(\wifi_q_fifo_dc/wren_i ), 
    .RSTA(main_reset_n_N_208), .CLKA(sdr_rxclk_c), .CLKB(internal_80MHz), 
    .RSTB(main_reset_n_N_208), .OCEB(wifi_q_empty), .CEB(wifi_q_empty), 
    .DOB0(wifi_q_fifo_data_out_0), .DOB1(wifi_q_fifo_data_out_1), 
    .DOB2(wifi_q_fifo_data_out_2), .DOB3(wifi_q_fifo_data_out_3), 
    .DOB4(wifi_q_fifo_data_out_4), .DOB5(wifi_q_fifo_data_out_5), 
    .DOB6(wifi_q_fifo_data_out_6), .DOB7(wifi_q_fifo_data_out_7), 
    .DOB8(wifi_q_fifo_data_out_8), .DOB9(wifi_q_fifo_data_out_9), 
    .DOB10(wifi_q_fifo_data_out_10), .DOB11(wifi_q_fifo_data_out_11), 
    .DOB12(wifi_q_fifo_data_out_12), .DOB13(wifi_q_fifo_data_out_13), 
    .DOB14(wifi_q_fifo_data_out_14), .DOB15(wifi_q_fifo_data_out_15), 
    .ADB4(\wifi_q_fifo_dc/rptr_0 ), .ADB5(\wifi_q_fifo_dc/rptr_1 ));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module fpga_scl ( output PADDI, input PADDO, PADDT, inout fpga_scl );

  sapiobuf scl_io( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(fpga_scl), 
    .PADI(fpga_scl));

  specify
    (PADDO => fpga_scl) = (0:0:0,0:0:0);
    (PADDT => fpga_scl) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (fpga_scl => PADDI) = (0:0:0,0:0:0);
    $width (posedge fpga_scl, 0:0:0);
    $width (negedge fpga_scl, 0:0:0);
  endspecify

endmodule

module sapiobuf ( input I, T, output Z, PAD, input PADI );

  IBPD INST1( .I(PADI), .O(Z));
  OBZPD INST2( .I(I), .T(T), .O(PAD));
endmodule

module sdr_txclk ( input PADDO, output sdr_txclk );

  sapiobuf0001 sdr_txclk_pad( .I(PADDO), .PAD(sdr_txclk));

  specify
    (PADDO => sdr_txclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module sapiobuf0001 ( input I, output PAD );

  OB INST1( .I(I), .O(PAD));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module fpga_sda ( output PADDI, input PADDO, PADDT, inout fpga_sda );

  sapiobuf sda_io( .I(PADDO), .T(PADDT), .Z(PADDI), .PAD(fpga_sda), 
    .PADI(fpga_sda));

  specify
    (PADDO => fpga_sda) = (0:0:0,0:0:0);
    (PADDT => fpga_sda) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (fpga_sda => PADDI) = (0:0:0,0:0:0);
    $width (posedge fpga_sda, 0:0:0);
    $width (negedge fpga_sda, 0:0:0);
  endspecify

endmodule

module fpga_neopixel ( output fpga_neopixel );
  wire   GNDI;

  sapiobuf0002 fpga_neopixel_pad( .I(GNDI), .PAD(fpga_neopixel));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module sapiobuf0002 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module fpga_led ( input PADDO, output fpga_led );

  sapiobuf0002 fpga_led_pad( .I(PADDO), .PAD(fpga_led));

  specify
    (PADDO => fpga_led) = (0:0:0,0:0:0);
  endspecify

endmodule

module sdr_txdata ( input IOLDO, output sdr_txdata );

  sapiobuf0001 sdr_txdata_pad( .I(IOLDO), .PAD(sdr_txdata));

  specify
    (IOLDO => sdr_txdata) = (0:0:0,0:0:0);
  endspecify

endmodule

module sdr_txdata_MGIOL ( output IOLDO, input TXDATA0, TXDATA1, LSR, CLK );
  wire   TXDATA0_dly, CLK_dly, TXDATA1_dly;

  sapoddrx1 tx_ddr_data_inst( .D0(TXDATA0_dly), .D1(TXDATA1_dly), 
    .SCLK(CLK_dly), .RST(LSR), .Q(IOLDO));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $setuphold (posedge CLK, TXDATA1, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module sapoddrx1 ( input D0, D1, SCLK, RST, output Q );

  ODDRX1F INST1( .SCLK(SCLK), .RST(RST), .D0(D0), .D1(D1), .Q(Q));
  defparam INST1.GSR = "ENABLED";
endmodule

module rf_sel_0 ( output rf_sel_0 );
  wire   VCCI;

  sapiobuf0002 rf_sel_0_pad( .I(VCCI), .PAD(rf_sel_0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module rf_sel_1 ( output rf_sel_1 );
  wire   VCCI;

  sapiobuf0002 rf_sel_1_pad( .I(VCCI), .PAD(rf_sel_1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
  endspecify

endmodule

module rf_sel_2 ( output rf_sel_2 );
  wire   GNDI;

  sapiobuf0002 rf_sel_2_pad( .I(GNDI), .PAD(rf_sel_2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module rf_sel_3 ( output rf_sel_3 );
  wire   GNDI;

  sapiobuf0002 rf_sel_3_pad( .I(GNDI), .PAD(rf_sel_3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module subg_fem_sel0 ( output subg_fem_sel0 );
  wire   VCCI;

  sapiobuf0002 subg_fem_sel0_pad( .I(VCCI), .PAD(subg_fem_sel0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
  endspecify

endmodule

module subg_fem_sel1 ( output subg_fem_sel1 );
  wire   GNDI;

  sapiobuf0002 subg_fem_sel1_pad( .I(GNDI), .PAD(subg_fem_sel1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module wifi_fem_sel0 ( output wifi_fem_sel0 );
  wire   GNDI;

  sapiobuf0002 wifi_fem_sel0_pad( .I(GNDI), .PAD(wifi_fem_sel0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module wifi_fem_sel1 ( output wifi_fem_sel1 );
  wire   VCCI;

  sapiobuf0002 wifi_fem_sel1_pad( .I(VCCI), .PAD(wifi_fem_sel1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
  endspecify

endmodule

module wifi_fem_csd ( output wifi_fem_csd );
  wire   GNDI;

  sapiobuf0002 wifi_fem_csd_pad( .I(GNDI), .PAD(wifi_fem_csd));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module wifi_fem_cps ( output wifi_fem_cps );
  wire   GNDI;

  sapiobuf0002 wifi_fem_cps_pad( .I(GNDI), .PAD(wifi_fem_cps));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module wifi_fem_crx ( output wifi_fem_crx );
  wire   GNDI;

  sapiobuf0002 wifi_fem_crx_pad( .I(GNDI), .PAD(wifi_fem_crx));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module wifi_fem_ctx ( output wifi_fem_ctx );
  wire   GNDI;

  sapiobuf0002 wifi_fem_ctx_pad( .I(GNDI), .PAD(wifi_fem_ctx));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module wifi_fem_chl ( output wifi_fem_chl );
  wire   GNDI;

  sapiobuf0002 wifi_fem_chl_pad( .I(GNDI), .PAD(wifi_fem_chl));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module subg_fem_cps ( output subg_fem_cps );
  wire   GNDI;

  sapiobuf0002 subg_fem_cps_pad( .I(GNDI), .PAD(subg_fem_cps));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module subg_fem_ctx ( output subg_fem_ctx );
  wire   GNDI;

  sapiobuf0002 subg_fem_ctx_pad( .I(GNDI), .PAD(subg_fem_ctx));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module subg_fem_csd ( output subg_fem_csd );
  wire   GNDI;

  sapiobuf0002 subg_fem_csd_pad( .I(GNDI), .PAD(subg_fem_csd));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module spi1_sck ( input IOLDO, output spi1_sck );

  sapiobuf0003 spi1_sck_pad( .I(IOLDO), .PAD(spi1_sck));

  specify
    (IOLDO => spi1_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module sapiobuf0003 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module spi1_sck_MGIOL ( output IOLDO, input TXDATA0, LSR, CLK );
  wire   GNDI, TXDATA0_dly, CLK_dly;

  sapoddrx1 \subg_i_spi/sclk_ddr ( .D0(TXDATA0_dly), .D1(GNDI), .SCLK(CLK_dly), 
    .RST(LSR), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module spi1_mosi ( input IOLDO, output spi1_mosi );

  sapiobuf0003 spi1_mosi_pad( .I(IOLDO), .PAD(spi1_mosi));

  specify
    (IOLDO => spi1_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi1_mosi_MGIOL ( output IOLDO, input TXDATA0, TXDATA1, LSR, CLK );
  wire   TXDATA0_dly, CLK_dly, TXDATA1_dly;

  sapoddrx1 \subg_i_spi/mosi_ddr ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), 
    .SCLK(CLK_dly), .RST(LSR), .Q(IOLDO));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $setuphold (posedge CLK, TXDATA1, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module spi2_sck ( input IOLDO, output spi2_sck );

  sapiobuf0003 spi2_sck_pad( .I(IOLDO), .PAD(spi2_sck));

  specify
    (IOLDO => spi2_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi2_sck_MGIOL ( output IOLDO, input TXDATA0, LSR, CLK );
  wire   GNDI, TXDATA0_dly, CLK_dly;

  sapoddrx1 \subg_q_spi/sclk_ddr ( .D0(TXDATA0_dly), .D1(GNDI), .SCLK(CLK_dly), 
    .RST(LSR), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module spi2_mosi ( input IOLDO, output spi2_mosi );

  sapiobuf0003 spi2_mosi_pad( .I(IOLDO), .PAD(spi2_mosi));

  specify
    (IOLDO => spi2_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi2_mosi_MGIOL ( output IOLDO, input TXDATA0, TXDATA1, LSR, CLK );
  wire   TXDATA0_dly, CLK_dly, TXDATA1_dly;

  sapoddrx1 \subg_q_spi/mosi_ddr ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), 
    .SCLK(CLK_dly), .RST(LSR), .Q(IOLDO));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $setuphold (posedge CLK, TXDATA1, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module spi3_sck ( input IOLDO, output spi3_sck );

  sapiobuf0003 spi3_sck_pad( .I(IOLDO), .PAD(spi3_sck));

  specify
    (IOLDO => spi3_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi3_sck_MGIOL ( output IOLDO, input TXDATA0, LSR, CLK );
  wire   GNDI, TXDATA0_dly, CLK_dly;

  sapoddrx1 \wifi_i_spi/sclk_ddr ( .D0(TXDATA0_dly), .D1(GNDI), .SCLK(CLK_dly), 
    .RST(LSR), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module spi3_mosi ( input IOLDO, output spi3_mosi );

  sapiobuf0003 spi3_mosi_pad( .I(IOLDO), .PAD(spi3_mosi));

  specify
    (IOLDO => spi3_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi3_mosi_MGIOL ( output IOLDO, input TXDATA0, TXDATA1, LSR, CLK );
  wire   TXDATA0_dly, CLK_dly, TXDATA1_dly;

  sapoddrx1 \wifi_i_spi/mosi_ddr ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), 
    .SCLK(CLK_dly), .RST(LSR), .Q(IOLDO));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $setuphold (posedge CLK, TXDATA1, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module spi4_sck ( input IOLDO, output spi4_sck );

  sapiobuf0002 spi4_sck_pad( .I(IOLDO), .PAD(spi4_sck));

  specify
    (IOLDO => spi4_sck) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi4_sck_MGIOL ( output IOLDO, input TXDATA0, LSR, CLK );
  wire   GNDI, TXDATA0_dly, CLK_dly;

  sapoddrx1 \wifi_q_spi/sclk_ddr ( .D0(TXDATA0_dly), .D1(GNDI), .SCLK(CLK_dly), 
    .RST(LSR), .Q(IOLDO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module spi4_mosi ( input IOLDO, output spi4_mosi );

  sapiobuf0003 spi4_mosi_pad( .I(IOLDO), .PAD(spi4_mosi));

  specify
    (IOLDO => spi4_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module spi4_mosi_MGIOL ( output IOLDO, input TXDATA0, TXDATA1, LSR, CLK );
  wire   TXDATA0_dly, CLK_dly, TXDATA1_dly;

  sapoddrx1 \wifi_q_spi/mosi_ddr ( .D0(TXDATA0_dly), .D1(TXDATA1_dly), 
    .SCLK(CLK_dly), .RST(LSR), .Q(IOLDO));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, TXDATA0, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA0_dly);
    $setuphold (posedge CLK, TXDATA1, 0:0:0, 0:0:0,,,, CLK_dly, TXDATA1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module fpga_ufl_p7 ( input PADDO, output fpga_ufl_p7 );

  sapiobuf0003 fpga_ufl_p7_pad( .I(PADDO), .PAD(fpga_ufl_p7));

  specify
    (PADDO => fpga_ufl_p7) = (0:0:0,0:0:0);
  endspecify

endmodule

module fpga_ufl_p8 ( input PADDO, output fpga_ufl_p8 );

  sapiobuf0003 fpga_ufl_p8_pad( .I(PADDO), .PAD(fpga_ufl_p8));

  specify
    (PADDO => fpga_ufl_p8) = (0:0:0,0:0:0);
  endspecify

endmodule

module dpll_clkout2 ( output PADDI, input dpll_clkout2 );

  sapiobuf0004 dpll_clkout2_pad( .Z(PADDI), .PAD(dpll_clkout2));

  specify
    (dpll_clkout2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge dpll_clkout2, 0:0:0);
    $width (negedge dpll_clkout2, 0:0:0);
  endspecify

endmodule

module sapiobuf0004 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module dpll_clkout0 ( output PADDI, input dpll_clkout0 );

  sapiobuf0004 dpll_clkout0_pad( .Z(PADDI), .PAD(dpll_clkout0));

  specify
    (dpll_clkout0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge dpll_clkout0, 0:0:0);
    $width (negedge dpll_clkout0, 0:0:0);
  endspecify

endmodule

module sdr_rx_wifi ( output PADDI, input sdr_rx_wifi );

  sapiobuf0005 sdr_rx_wifi_pad( .Z(PADDI), .PAD(sdr_rx_wifi));

  specify
    (sdr_rx_wifi => PADDI) = (0:0:0,0:0:0);
    $width (posedge sdr_rx_wifi, 0:0:0);
    $width (negedge sdr_rx_wifi, 0:0:0);
  endspecify

endmodule

module sapiobuf0005 ( output Z, input PAD );

  IB INST1( .I(PAD), .O(Z));
endmodule

module sdr_rx_wifi_MGIOL ( input DI, LSR, CLK, output RXDATA0, RXDATA1 );
  wire   DI_dly, CLK_dly;

  sapiddrx1 wifi_iddr( .D(DI_dly), .SCLK(CLK_dly), .RST(LSR), .Q0(RXDATA0), 
    .Q1(RXDATA1));

  specify
    (CLK => RXDATA0) = (0:0:0,0:0:0);
    (CLK => RXDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module sapiddrx1 ( input D, SCLK, RST, output Q0, Q1 );

  IDDRX1F INST0( .D(D), .SCLK(SCLK), .RST(RST), .Q0(Q0), .Q1(Q1));
  defparam INST0.GSR = "ENABLED";
endmodule

module sdr_rx_subg ( output PADDI, input sdr_rx_subg );

  sapiobuf0005 fpga_ufl_p8_c_pad( .Z(PADDI), .PAD(sdr_rx_subg));

  specify
    (sdr_rx_subg => PADDI) = (0:0:0,0:0:0);
    $width (posedge sdr_rx_subg, 0:0:0);
    $width (negedge sdr_rx_subg, 0:0:0);
  endspecify

endmodule

module sdr_rx_subg_MGIOL ( input DI, LSR, CLK, output RXDATA0, RXDATA1 );
  wire   DI_dly, CLK_dly;

  sapiddrx1 subg_iddr( .D(DI_dly), .SCLK(CLK_dly), .RST(LSR), .Q0(RXDATA0), 
    .Q1(RXDATA1));

  specify
    (CLK => RXDATA0) = (0:0:0,0:0:0);
    (CLK => RXDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI, 0:0:0, 0:0:0,,,, CLK_dly, DI_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module sdr_rxclk ( output PADDI, input sdr_rxclk );

  sapiobuf0005 sdr_rxclk_pad( .Z(PADDI), .PAD(sdr_rxclk));

  specify
    (sdr_rxclk => PADDI) = (0:0:0,0:0:0);
    $width (posedge sdr_rxclk, 0:0:0);
    $width (negedge sdr_rxclk, 0:0:0);
  endspecify

endmodule

module stm_fpga_spare1 ( output PADDI, input stm_fpga_spare1 );

  sapiobuf0004 stm_fpga_spare1_pad( .Z(PADDI), .PAD(stm_fpga_spare1));

  specify
    (stm_fpga_spare1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge stm_fpga_spare1, 0:0:0);
    $width (negedge stm_fpga_spare1, 0:0:0);
  endspecify

endmodule

module stm_fpga_spare2 ( output PADDI, input stm_fpga_spare2 );

  sapiobuf0004 stm_fpga_spare2_pad( .Z(PADDI), .PAD(stm_fpga_spare2));

  specify
    (stm_fpga_spare2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge stm_fpga_spare2, 0:0:0);
    $width (negedge stm_fpga_spare2, 0:0:0);
  endspecify

endmodule

module stm_fpga_spare5 ( output PADDI, input stm_fpga_spare5 );

  sapiobuf0004 stm_fpga_spare5_pad( .Z(PADDI), .PAD(stm_fpga_spare5));

  specify
    (stm_fpga_spare5 => PADDI) = (0:0:0,0:0:0);
    $width (posedge stm_fpga_spare5, 0:0:0);
    $width (negedge stm_fpga_spare5, 0:0:0);
  endspecify

endmodule

module my_pll_PLLInst_0 ( input CLKI, CLKFB, STDBY, RST, output LOCK, CLKOS3, 
    CLKOS2, CLKOP );
  wire   GNDI;

  EHXPLLL_B \my_pll/PLLInst_0_EHXPLLL ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .PHASELOADREG(GNDI), .STDBY(STDBY), .PLLWAKESYNC(GNDI), .RST(RST), 
    .ENCLKOP(GNDI), .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(CLKOS2), .CLKOS3(CLKOS3), .LOCK(LOCK), 
    .INTLOCK(), .REFCLK(), .CLKINTFB());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOS3) = (0:0:0,0:0:0);
    (CLKI => CLKOS2) = (0:0:0,0:0:0);
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOS3) = (0:0:0,0:0:0);
    (CLKFB => CLKOS2) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLL_B ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, PHASELOADREG, STDBY, PLLWAKESYNC, RST, ENCLKOP, ENCLKOS, 
    ENCLKOS2, ENCLKOS3, output CLKOP, CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, 
    REFCLK, CLKINTFB );

  EHXPLLL INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .PHASELOADREG(PHASELOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), 
    .RST(RST), .ENCLKOP(ENCLKOP), .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), 
    .ENCLKOS3(ENCLKOS3), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .INTLOCK(INTLOCK), .REFCLK(REFCLK), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 8;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 9;
  defparam INST10.CLKOP_DIV = 10;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "FALLING";
  defparam INST10.CLKOS2_CPHASE = 7;
  defparam INST10.CLKOS2_DIV = 8;
  defparam INST10.CLKOS2_ENABLE = "ENABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 12;
  defparam INST10.CLKOS3_DIV = 10;
  defparam INST10.CLKOS3_ENABLE = "ENABLED";
  defparam INST10.CLKOS3_FPHASE = 3;
  defparam INST10.CLKOS_CPHASE = 3;
  defparam INST10.CLKOS_DIV = 4;
  defparam INST10.CLKOS_ENABLE = "ENABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.INT_LOCK_STICKY = "ENABLED";
  defparam INST10.OUTDIVIDER_MUXA = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD = "DIVD";
  defparam INST10.PLLRST_ENA = "ENABLED";
  defparam INST10.PLL_LOCK_DELAY = 200;
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.REFIN_RESET = "DISABLED";
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.SYNC_ENABLE = "DISABLED";
endmodule

module osch_inst ( output OSC );

  OSCG_B osch_inst_OSCG( .OSC(OSC));
endmodule

module OSCG_B ( output OSC );

  OSCG INST10( .OSC(OSC));
  defparam INST10.DIV = 32;
endmodule

module subg_i_fifo_dc_pdp_ram_0_0_0 ( input DIA15, DIA14, DIA13, DIA12, DIA11, 
    DIA10, DIA9, DIA8, DIA7, DIA6, DIA5, DIA4, DIA3, DIA2, DIA1, DIA0, ADA5, 
    ADA4, CEA, OCEA, RSTA, CLKA, CLKB, RSTB, OCEB, CEB, output DOB0, DOB1, 
    DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, input ADB4, ADB5 );
  wire   VCCI, GNDI, CEB_NOTIN, OCEB_NOTIN, DIA15_dly, CLKA_dly, DIA14_dly, 
         DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, 
         DIA7_dly, DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, 
         DIA0_dly, ADA5_dly, ADA4_dly, CEA_dly, OCEA_dly, RSTA_dly, RSTB_dly, 
         CLKB_dly, OCEB_dly, CEB_dly, ADB4_dly, ADB5_dly;

  DP16KD_B \subg_i_fifo_dc/pdp_ram_0_0_0_DP16KD ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(VCCI), .CSA0(GNDI), .CSA1(GNDI), 
    .CSA2(GNDI), .RSTA(RSTA_dly), .CEB(CEB_NOTIN), .OCEB(OCEB_NOTIN), 
    .CLKB(CLKB_dly), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(RSTB_dly), .DIA0(DIA0_dly), .DIA1(DIA1_dly), .DIA2(DIA2_dly), 
    .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), .DIA6(DIA6_dly), 
    .DIA7(DIA7_dly), .DIA8(DIA8_dly), .DIA9(DIA9_dly), .DIA10(DIA10_dly), 
    .DIA11(DIA11_dly), .DIA12(DIA12_dly), .DIA13(DIA13_dly), .DIA14(DIA14_dly), 
    .DIA15(DIA15_dly), .DIA16(GNDI), .DIA17(GNDI), .ADA0(VCCI), .ADA1(VCCI), 
    .ADA2(GNDI), .ADA3(GNDI), .ADA4(ADA4_dly), .ADA5(ADA5_dly), .ADA6(GNDI), 
    .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), .ADA10(GNDI), .ADA11(GNDI), 
    .ADA12(GNDI), .ADA13(GNDI), .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), 
    .DIB3(GNDI), .DIB4(GNDI), .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), 
    .DIB8(GNDI), .DIB9(GNDI), .DIB10(GNDI), .DIB11(GNDI), .DIB12(GNDI), 
    .DIB13(GNDI), .DIB14(GNDI), .DIB15(GNDI), .DIB16(GNDI), .DIB17(GNDI), 
    .ADB0(GNDI), .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(ADB4_dly), 
    .ADB5(ADB5_dly), .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), 
    .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), .ADB13(GNDI), .DOA0(), .DOA1(), 
    .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
    .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
    .DOA17(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DOB9(DOB9), 
    .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), .DOB13(DOB13), .DOB14(DOB14), 
    .DOB15(DOB15), .DOB16(), .DOB17());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CEB_INVERTERIN( .I(CEB_dly), .Z(CEB_NOTIN));
  inverter OCEB_INVERTERIN( .I(OCEB_dly), .Z(OCEB_NOTIN));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    (CLKB => DOB9) = (0:0:0,0:0:0);
    (CLKB => DOB10) = (0:0:0,0:0:0);
    (CLKB => DOB11) = (0:0:0,0:0:0);
    (CLKB => DOB12) = (0:0:0,0:0:0);
    (CLKB => DOB13) = (0:0:0,0:0:0);
    (CLKB => DOB14) = (0:0:0,0:0:0);
    (CLKB => DOB15) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB2) = (0:0:0,0:0:0);
    (RSTB => DOB3) = (0:0:0,0:0:0);
    (RSTB => DOB4) = (0:0:0,0:0:0);
    (RSTB => DOB5) = (0:0:0,0:0:0);
    (RSTB => DOB6) = (0:0:0,0:0:0);
    (RSTB => DOB7) = (0:0:0,0:0:0);
    (RSTB => DOB8) = (0:0:0,0:0:0);
    (RSTB => DOB9) = (0:0:0,0:0:0);
    (RSTB => DOB10) = (0:0:0,0:0:0);
    (RSTB => DOB11) = (0:0:0,0:0:0);
    (RSTB => DOB12) = (0:0:0,0:0:0);
    (RSTB => DOB13) = (0:0:0,0:0:0);
    (RSTB => DOB14) = (0:0:0,0:0:0);
    (RSTB => DOB15) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA15, 0:0:0, 0:0:0,,,, CLKA_dly, DIA15_dly);
    $setuphold (posedge CLKA, DIA14, 0:0:0, 0:0:0,,,, CLKA_dly, DIA14_dly);
    $setuphold (posedge CLKA, DIA13, 0:0:0, 0:0:0,,,, CLKA_dly, DIA13_dly);
    $setuphold (posedge CLKA, DIA12, 0:0:0, 0:0:0,,,, CLKA_dly, DIA12_dly);
    $setuphold (posedge CLKA, DIA11, 0:0:0, 0:0:0,,,, CLKA_dly, DIA11_dly);
    $setuphold (posedge CLKA, DIA10, 0:0:0, 0:0:0,,,, CLKA_dly, DIA10_dly);
    $setuphold (posedge CLKA, DIA9, 0:0:0, 0:0:0,,,, CLKA_dly, DIA9_dly);
    $setuphold (posedge CLKA, DIA8, 0:0:0, 0:0:0,,,, CLKA_dly, DIA8_dly);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP16KD_B ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, DIA9, DIA10, DIA11, DIA12, DIA13, DIA14, DIA15, 
    DIA16, DIA17, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, ADA9, 
    ADA10, ADA11, ADA12, ADA13, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, DIB9, DIB10, DIB11, DIB12, DIB13, DIB14, DIB15, DIB16, DIB17, ADB0, 
    ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12, 
    ADB13, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, DOA9, 
    DOA10, DOA11, DOA12, DOA13, DOA14, DOA15, DOA16, DOA17, DOB0, DOB1, DOB2, 
    DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, DOB16, DOB17 );

  DP16KD INST10( .DIA0(DIA0), .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), 
    .DIA4(DIA4), .DIA5(DIA5), .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), 
    .DIA9(DIA9), .DIA10(DIA10), .DIA11(DIA11), .DIA12(DIA12), .DIA13(DIA13), 
    .DIA14(DIA14), .DIA15(DIA15), .DIA16(DIA16), .DIA17(DIA17), .ADA0(ADA0), 
    .ADA1(ADA1), .ADA2(ADA2), .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), 
    .ADA6(ADA6), .ADA7(ADA7), .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), 
    .ADA11(ADA11), .ADA12(ADA12), .ADA13(ADA13), .CEA(CEA), .OCEA(OCEA), 
    .CLKA(CLKA), .WEA(WEA), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), .RSTA(RSTA), 
    .DIB0(DIB0), .DIB1(DIB1), .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), 
    .DIB5(DIB5), .DIB6(DIB6), .DIB7(DIB7), .DIB8(DIB8), .DIB9(DIB9), 
    .DIB10(DIB10), .DIB11(DIB11), .DIB12(DIB12), .DIB13(DIB13), .DIB14(DIB14), 
    .DIB15(DIB15), .DIB16(DIB16), .DIB17(DIB17), .ADB0(ADB0), .ADB1(ADB1), 
    .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), .ADB5(ADB5), .ADB6(ADB6), 
    .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), .ADB10(ADB10), .ADB11(ADB11), 
    .ADB12(ADB12), .ADB13(ADB13), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), 
    .WEB(WEB), .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .RSTB(RSTB), .DOA0(DOA0), 
    .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), 
    .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), .DOA9(DOA9), .DOA10(DOA10), 
    .DOA11(DOA11), .DOA12(DOA12), .DOA13(DOA13), .DOA14(DOA14), .DOA15(DOA15), 
    .DOA16(DOA16), .DOA17(DOA17), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), 
    .DOB3(DOB3), .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), 
    .DOB8(DOB8), .DOB9(DOB9), .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), 
    .DOB13(DOB13), .DOB14(DOB14), .DOB15(DOB15), .DOB16(DOB16), .DOB17(DOB17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 18;
  defparam INST10.DATA_WIDTH_B = 18;
  defparam INST10.GSR = "ENABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module wifi_i_fifo_dc_pdp_ram_0_0_0 ( input DIA15, DIA14, DIA13, DIA12, DIA11, 
    DIA10, DIA9, DIA8, DIA7, DIA6, DIA5, DIA4, DIA3, DIA2, DIA1, DIA0, ADA5, 
    ADA4, CEA, OCEA, RSTA, CLKA, CLKB, RSTB, OCEB, CEB, output DOB0, DOB1, 
    DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, input ADB4, ADB5 );
  wire   VCCI, GNDI, CEB_NOTIN, OCEB_NOTIN, DIA15_dly, CLKA_dly, DIA14_dly, 
         DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, 
         DIA7_dly, DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, 
         DIA0_dly, ADA5_dly, ADA4_dly, CEA_dly, OCEA_dly, RSTA_dly, RSTB_dly, 
         CLKB_dly, OCEB_dly, CEB_dly, ADB4_dly, ADB5_dly;

  DP16KD0006 \wifi_i_fifo_dc/pdp_ram_0_0_0_DP16KD ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(VCCI), .CSA0(GNDI), .CSA1(GNDI), 
    .CSA2(GNDI), .RSTA(RSTA_dly), .CEB(CEB_NOTIN), .OCEB(OCEB_NOTIN), 
    .CLKB(CLKB_dly), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(RSTB_dly), .DIA0(DIA0_dly), .DIA1(DIA1_dly), .DIA2(DIA2_dly), 
    .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), .DIA6(DIA6_dly), 
    .DIA7(DIA7_dly), .DIA8(DIA8_dly), .DIA9(DIA9_dly), .DIA10(DIA10_dly), 
    .DIA11(DIA11_dly), .DIA12(DIA12_dly), .DIA13(DIA13_dly), .DIA14(DIA14_dly), 
    .DIA15(DIA15_dly), .DIA16(GNDI), .DIA17(GNDI), .ADA0(VCCI), .ADA1(VCCI), 
    .ADA2(GNDI), .ADA3(GNDI), .ADA4(ADA4_dly), .ADA5(ADA5_dly), .ADA6(GNDI), 
    .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), .ADA10(GNDI), .ADA11(GNDI), 
    .ADA12(GNDI), .ADA13(GNDI), .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), 
    .DIB3(GNDI), .DIB4(GNDI), .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), 
    .DIB8(GNDI), .DIB9(GNDI), .DIB10(GNDI), .DIB11(GNDI), .DIB12(GNDI), 
    .DIB13(GNDI), .DIB14(GNDI), .DIB15(GNDI), .DIB16(GNDI), .DIB17(GNDI), 
    .ADB0(GNDI), .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(ADB4_dly), 
    .ADB5(ADB5_dly), .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), 
    .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), .ADB13(GNDI), .DOA0(), .DOA1(), 
    .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
    .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
    .DOA17(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DOB9(DOB9), 
    .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), .DOB13(DOB13), .DOB14(DOB14), 
    .DOB15(DOB15), .DOB16(), .DOB17());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CEB_INVERTERIN( .I(CEB_dly), .Z(CEB_NOTIN));
  inverter OCEB_INVERTERIN( .I(OCEB_dly), .Z(OCEB_NOTIN));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    (CLKB => DOB9) = (0:0:0,0:0:0);
    (CLKB => DOB10) = (0:0:0,0:0:0);
    (CLKB => DOB11) = (0:0:0,0:0:0);
    (CLKB => DOB12) = (0:0:0,0:0:0);
    (CLKB => DOB13) = (0:0:0,0:0:0);
    (CLKB => DOB14) = (0:0:0,0:0:0);
    (CLKB => DOB15) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB2) = (0:0:0,0:0:0);
    (RSTB => DOB3) = (0:0:0,0:0:0);
    (RSTB => DOB4) = (0:0:0,0:0:0);
    (RSTB => DOB5) = (0:0:0,0:0:0);
    (RSTB => DOB6) = (0:0:0,0:0:0);
    (RSTB => DOB7) = (0:0:0,0:0:0);
    (RSTB => DOB8) = (0:0:0,0:0:0);
    (RSTB => DOB9) = (0:0:0,0:0:0);
    (RSTB => DOB10) = (0:0:0,0:0:0);
    (RSTB => DOB11) = (0:0:0,0:0:0);
    (RSTB => DOB12) = (0:0:0,0:0:0);
    (RSTB => DOB13) = (0:0:0,0:0:0);
    (RSTB => DOB14) = (0:0:0,0:0:0);
    (RSTB => DOB15) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA15, 0:0:0, 0:0:0,,,, CLKA_dly, DIA15_dly);
    $setuphold (posedge CLKA, DIA14, 0:0:0, 0:0:0,,,, CLKA_dly, DIA14_dly);
    $setuphold (posedge CLKA, DIA13, 0:0:0, 0:0:0,,,, CLKA_dly, DIA13_dly);
    $setuphold (posedge CLKA, DIA12, 0:0:0, 0:0:0,,,, CLKA_dly, DIA12_dly);
    $setuphold (posedge CLKA, DIA11, 0:0:0, 0:0:0,,,, CLKA_dly, DIA11_dly);
    $setuphold (posedge CLKA, DIA10, 0:0:0, 0:0:0,,,, CLKA_dly, DIA10_dly);
    $setuphold (posedge CLKA, DIA9, 0:0:0, 0:0:0,,,, CLKA_dly, DIA9_dly);
    $setuphold (posedge CLKA, DIA8, 0:0:0, 0:0:0,,,, CLKA_dly, DIA8_dly);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP16KD0006 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, DIA9, DIA10, DIA11, DIA12, DIA13, DIA14, DIA15, 
    DIA16, DIA17, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, ADA9, 
    ADA10, ADA11, ADA12, ADA13, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, DIB9, DIB10, DIB11, DIB12, DIB13, DIB14, DIB15, DIB16, DIB17, ADB0, 
    ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12, 
    ADB13, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, DOA9, 
    DOA10, DOA11, DOA12, DOA13, DOA14, DOA15, DOA16, DOA17, DOB0, DOB1, DOB2, 
    DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, DOB16, DOB17 );

  DP16KD INST10( .DIA0(DIA0), .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), 
    .DIA4(DIA4), .DIA5(DIA5), .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), 
    .DIA9(DIA9), .DIA10(DIA10), .DIA11(DIA11), .DIA12(DIA12), .DIA13(DIA13), 
    .DIA14(DIA14), .DIA15(DIA15), .DIA16(DIA16), .DIA17(DIA17), .ADA0(ADA0), 
    .ADA1(ADA1), .ADA2(ADA2), .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), 
    .ADA6(ADA6), .ADA7(ADA7), .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), 
    .ADA11(ADA11), .ADA12(ADA12), .ADA13(ADA13), .CEA(CEA), .OCEA(OCEA), 
    .CLKA(CLKA), .WEA(WEA), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), .RSTA(RSTA), 
    .DIB0(DIB0), .DIB1(DIB1), .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), 
    .DIB5(DIB5), .DIB6(DIB6), .DIB7(DIB7), .DIB8(DIB8), .DIB9(DIB9), 
    .DIB10(DIB10), .DIB11(DIB11), .DIB12(DIB12), .DIB13(DIB13), .DIB14(DIB14), 
    .DIB15(DIB15), .DIB16(DIB16), .DIB17(DIB17), .ADB0(ADB0), .ADB1(ADB1), 
    .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), .ADB5(ADB5), .ADB6(ADB6), 
    .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), .ADB10(ADB10), .ADB11(ADB11), 
    .ADB12(ADB12), .ADB13(ADB13), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), 
    .WEB(WEB), .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .RSTB(RSTB), .DOA0(DOA0), 
    .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), 
    .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), .DOA9(DOA9), .DOA10(DOA10), 
    .DOA11(DOA11), .DOA12(DOA12), .DOA13(DOA13), .DOA14(DOA14), .DOA15(DOA15), 
    .DOA16(DOA16), .DOA17(DOA17), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), 
    .DOB3(DOB3), .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), 
    .DOB8(DOB8), .DOB9(DOB9), .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), 
    .DOB13(DOB13), .DOB14(DOB14), .DOB15(DOB15), .DOB16(DOB16), .DOB17(DOB17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 18;
  defparam INST10.DATA_WIDTH_B = 18;
  defparam INST10.GSR = "ENABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module subg_q_fifo_dc_pdp_ram_0_0_0 ( input DIA15, DIA14, DIA13, DIA12, DIA11, 
    DIA10, DIA9, DIA8, DIA7, DIA6, DIA5, DIA4, DIA3, DIA2, DIA1, DIA0, ADA5, 
    ADA4, CEA, OCEA, RSTA, CLKA, CLKB, RSTB, OCEB, CEB, output DOB0, DOB1, 
    DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, input ADB4, ADB5 );
  wire   VCCI, GNDI, CEB_NOTIN, OCEB_NOTIN, DIA15_dly, CLKA_dly, DIA14_dly, 
         DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, 
         DIA7_dly, DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, 
         DIA0_dly, ADA5_dly, ADA4_dly, CEA_dly, OCEA_dly, RSTA_dly, RSTB_dly, 
         CLKB_dly, OCEB_dly, CEB_dly, ADB4_dly, ADB5_dly;

  DP16KD0007 \subg_q_fifo_dc/pdp_ram_0_0_0_DP16KD ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(VCCI), .CSA0(GNDI), .CSA1(GNDI), 
    .CSA2(GNDI), .RSTA(RSTA_dly), .CEB(CEB_NOTIN), .OCEB(OCEB_NOTIN), 
    .CLKB(CLKB_dly), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(RSTB_dly), .DIA0(DIA0_dly), .DIA1(DIA1_dly), .DIA2(DIA2_dly), 
    .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), .DIA6(DIA6_dly), 
    .DIA7(DIA7_dly), .DIA8(DIA8_dly), .DIA9(DIA9_dly), .DIA10(DIA10_dly), 
    .DIA11(DIA11_dly), .DIA12(DIA12_dly), .DIA13(DIA13_dly), .DIA14(DIA14_dly), 
    .DIA15(DIA15_dly), .DIA16(GNDI), .DIA17(GNDI), .ADA0(VCCI), .ADA1(VCCI), 
    .ADA2(GNDI), .ADA3(GNDI), .ADA4(ADA4_dly), .ADA5(ADA5_dly), .ADA6(GNDI), 
    .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), .ADA10(GNDI), .ADA11(GNDI), 
    .ADA12(GNDI), .ADA13(GNDI), .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), 
    .DIB3(GNDI), .DIB4(GNDI), .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), 
    .DIB8(GNDI), .DIB9(GNDI), .DIB10(GNDI), .DIB11(GNDI), .DIB12(GNDI), 
    .DIB13(GNDI), .DIB14(GNDI), .DIB15(GNDI), .DIB16(GNDI), .DIB17(GNDI), 
    .ADB0(GNDI), .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(ADB4_dly), 
    .ADB5(ADB5_dly), .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), 
    .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), .ADB13(GNDI), .DOA0(), .DOA1(), 
    .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
    .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
    .DOA17(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DOB9(DOB9), 
    .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), .DOB13(DOB13), .DOB14(DOB14), 
    .DOB15(DOB15), .DOB16(), .DOB17());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CEB_INVERTERIN( .I(CEB_dly), .Z(CEB_NOTIN));
  inverter OCEB_INVERTERIN( .I(OCEB_dly), .Z(OCEB_NOTIN));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    (CLKB => DOB9) = (0:0:0,0:0:0);
    (CLKB => DOB10) = (0:0:0,0:0:0);
    (CLKB => DOB11) = (0:0:0,0:0:0);
    (CLKB => DOB12) = (0:0:0,0:0:0);
    (CLKB => DOB13) = (0:0:0,0:0:0);
    (CLKB => DOB14) = (0:0:0,0:0:0);
    (CLKB => DOB15) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB2) = (0:0:0,0:0:0);
    (RSTB => DOB3) = (0:0:0,0:0:0);
    (RSTB => DOB4) = (0:0:0,0:0:0);
    (RSTB => DOB5) = (0:0:0,0:0:0);
    (RSTB => DOB6) = (0:0:0,0:0:0);
    (RSTB => DOB7) = (0:0:0,0:0:0);
    (RSTB => DOB8) = (0:0:0,0:0:0);
    (RSTB => DOB9) = (0:0:0,0:0:0);
    (RSTB => DOB10) = (0:0:0,0:0:0);
    (RSTB => DOB11) = (0:0:0,0:0:0);
    (RSTB => DOB12) = (0:0:0,0:0:0);
    (RSTB => DOB13) = (0:0:0,0:0:0);
    (RSTB => DOB14) = (0:0:0,0:0:0);
    (RSTB => DOB15) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA15, 0:0:0, 0:0:0,,,, CLKA_dly, DIA15_dly);
    $setuphold (posedge CLKA, DIA14, 0:0:0, 0:0:0,,,, CLKA_dly, DIA14_dly);
    $setuphold (posedge CLKA, DIA13, 0:0:0, 0:0:0,,,, CLKA_dly, DIA13_dly);
    $setuphold (posedge CLKA, DIA12, 0:0:0, 0:0:0,,,, CLKA_dly, DIA12_dly);
    $setuphold (posedge CLKA, DIA11, 0:0:0, 0:0:0,,,, CLKA_dly, DIA11_dly);
    $setuphold (posedge CLKA, DIA10, 0:0:0, 0:0:0,,,, CLKA_dly, DIA10_dly);
    $setuphold (posedge CLKA, DIA9, 0:0:0, 0:0:0,,,, CLKA_dly, DIA9_dly);
    $setuphold (posedge CLKA, DIA8, 0:0:0, 0:0:0,,,, CLKA_dly, DIA8_dly);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP16KD0007 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, DIA9, DIA10, DIA11, DIA12, DIA13, DIA14, DIA15, 
    DIA16, DIA17, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, ADA9, 
    ADA10, ADA11, ADA12, ADA13, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, DIB9, DIB10, DIB11, DIB12, DIB13, DIB14, DIB15, DIB16, DIB17, ADB0, 
    ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12, 
    ADB13, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, DOA9, 
    DOA10, DOA11, DOA12, DOA13, DOA14, DOA15, DOA16, DOA17, DOB0, DOB1, DOB2, 
    DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, DOB16, DOB17 );

  DP16KD INST10( .DIA0(DIA0), .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), 
    .DIA4(DIA4), .DIA5(DIA5), .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), 
    .DIA9(DIA9), .DIA10(DIA10), .DIA11(DIA11), .DIA12(DIA12), .DIA13(DIA13), 
    .DIA14(DIA14), .DIA15(DIA15), .DIA16(DIA16), .DIA17(DIA17), .ADA0(ADA0), 
    .ADA1(ADA1), .ADA2(ADA2), .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), 
    .ADA6(ADA6), .ADA7(ADA7), .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), 
    .ADA11(ADA11), .ADA12(ADA12), .ADA13(ADA13), .CEA(CEA), .OCEA(OCEA), 
    .CLKA(CLKA), .WEA(WEA), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), .RSTA(RSTA), 
    .DIB0(DIB0), .DIB1(DIB1), .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), 
    .DIB5(DIB5), .DIB6(DIB6), .DIB7(DIB7), .DIB8(DIB8), .DIB9(DIB9), 
    .DIB10(DIB10), .DIB11(DIB11), .DIB12(DIB12), .DIB13(DIB13), .DIB14(DIB14), 
    .DIB15(DIB15), .DIB16(DIB16), .DIB17(DIB17), .ADB0(ADB0), .ADB1(ADB1), 
    .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), .ADB5(ADB5), .ADB6(ADB6), 
    .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), .ADB10(ADB10), .ADB11(ADB11), 
    .ADB12(ADB12), .ADB13(ADB13), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), 
    .WEB(WEB), .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .RSTB(RSTB), .DOA0(DOA0), 
    .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), 
    .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), .DOA9(DOA9), .DOA10(DOA10), 
    .DOA11(DOA11), .DOA12(DOA12), .DOA13(DOA13), .DOA14(DOA14), .DOA15(DOA15), 
    .DOA16(DOA16), .DOA17(DOA17), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), 
    .DOB3(DOB3), .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), 
    .DOB8(DOB8), .DOB9(DOB9), .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), 
    .DOB13(DOB13), .DOB14(DOB14), .DOB15(DOB15), .DOB16(DOB16), .DOB17(DOB17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 18;
  defparam INST10.DATA_WIDTH_B = 18;
  defparam INST10.GSR = "ENABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule

module second_pll_PLLInst_0 ( input CLKI, CLKFB, STDBY, RST, output LOCK, 
    CLKOP );
  wire   GNDI;

  EHXPLLL0008 \second_pll/PLLInst_0_EHXPLLL ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .PHASELOADREG(GNDI), .STDBY(STDBY), .PLLWAKESYNC(GNDI), .RST(RST), 
    .ENCLKOP(GNDI), .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(), .CLKOS3(), .LOCK(LOCK), .INTLOCK(), 
    .REFCLK(), .CLKINTFB());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLL0008 ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, PHASELOADREG, STDBY, PLLWAKESYNC, RST, ENCLKOP, ENCLKOS, 
    ENCLKOS2, ENCLKOS3, output CLKOP, CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, 
    REFCLK, CLKINTFB );

  EHXPLLL INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .PHASELOADREG(PHASELOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), 
    .RST(RST), .ENCLKOP(ENCLKOP), .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), 
    .ENCLKOS3(ENCLKOS3), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .INTLOCK(INTLOCK), .REFCLK(REFCLK), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 20;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 2;
  defparam INST10.CLKOP_DIV = 3;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "FALLING";
  defparam INST10.CLKOS2_CPHASE = 0;
  defparam INST10.CLKOS2_DIV = 1;
  defparam INST10.CLKOS2_ENABLE = "DISABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 0;
  defparam INST10.CLKOS3_DIV = 1;
  defparam INST10.CLKOS3_ENABLE = "DISABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 0;
  defparam INST10.CLKOS_DIV = 1;
  defparam INST10.CLKOS_ENABLE = "DISABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.INT_LOCK_STICKY = "ENABLED";
  defparam INST10.OUTDIVIDER_MUXA = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD = "DIVD";
  defparam INST10.PLLRST_ENA = "ENABLED";
  defparam INST10.PLL_LOCK_DELAY = 200;
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.REFIN_RESET = "DISABLED";
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.SYNC_ENABLE = "DISABLED";
endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule

module wifi_q_fifo_dc_pdp_ram_0_0_0 ( input DIA15, DIA14, DIA13, DIA12, DIA11, 
    DIA10, DIA9, DIA8, DIA7, DIA6, DIA5, DIA4, DIA3, DIA2, DIA1, DIA0, ADA5, 
    ADA4, CEA, OCEA, RSTA, CLKA, CLKB, RSTB, OCEB, CEB, output DOB0, DOB1, 
    DOB2, DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, input ADB4, ADB5 );
  wire   VCCI, GNDI, CEB_NOTIN, OCEB_NOTIN, DIA15_dly, CLKA_dly, DIA14_dly, 
         DIA13_dly, DIA12_dly, DIA11_dly, DIA10_dly, DIA9_dly, DIA8_dly, 
         DIA7_dly, DIA6_dly, DIA5_dly, DIA4_dly, DIA3_dly, DIA2_dly, DIA1_dly, 
         DIA0_dly, ADA5_dly, ADA4_dly, CEA_dly, OCEA_dly, RSTA_dly, RSTB_dly, 
         CLKB_dly, OCEB_dly, CEB_dly, ADB4_dly, ADB5_dly;

  DP16KD0009 \wifi_q_fifo_dc/pdp_ram_0_0_0_DP16KD ( .CEA(CEA_dly), 
    .OCEA(OCEA_dly), .CLKA(CLKA_dly), .WEA(VCCI), .CSA0(GNDI), .CSA1(GNDI), 
    .CSA2(GNDI), .RSTA(RSTA_dly), .CEB(CEB_NOTIN), .OCEB(OCEB_NOTIN), 
    .CLKB(CLKB_dly), .WEB(GNDI), .CSB0(GNDI), .CSB1(GNDI), .CSB2(GNDI), 
    .RSTB(RSTB_dly), .DIA0(DIA0_dly), .DIA1(DIA1_dly), .DIA2(DIA2_dly), 
    .DIA3(DIA3_dly), .DIA4(DIA4_dly), .DIA5(DIA5_dly), .DIA6(DIA6_dly), 
    .DIA7(DIA7_dly), .DIA8(DIA8_dly), .DIA9(DIA9_dly), .DIA10(DIA10_dly), 
    .DIA11(DIA11_dly), .DIA12(DIA12_dly), .DIA13(DIA13_dly), .DIA14(DIA14_dly), 
    .DIA15(DIA15_dly), .DIA16(GNDI), .DIA17(GNDI), .ADA0(VCCI), .ADA1(VCCI), 
    .ADA2(GNDI), .ADA3(GNDI), .ADA4(ADA4_dly), .ADA5(ADA5_dly), .ADA6(GNDI), 
    .ADA7(GNDI), .ADA8(GNDI), .ADA9(GNDI), .ADA10(GNDI), .ADA11(GNDI), 
    .ADA12(GNDI), .ADA13(GNDI), .DIB0(GNDI), .DIB1(GNDI), .DIB2(GNDI), 
    .DIB3(GNDI), .DIB4(GNDI), .DIB5(GNDI), .DIB6(GNDI), .DIB7(GNDI), 
    .DIB8(GNDI), .DIB9(GNDI), .DIB10(GNDI), .DIB11(GNDI), .DIB12(GNDI), 
    .DIB13(GNDI), .DIB14(GNDI), .DIB15(GNDI), .DIB16(GNDI), .DIB17(GNDI), 
    .ADB0(GNDI), .ADB1(GNDI), .ADB2(GNDI), .ADB3(GNDI), .ADB4(ADB4_dly), 
    .ADB5(ADB5_dly), .ADB6(GNDI), .ADB7(GNDI), .ADB8(GNDI), .ADB9(GNDI), 
    .ADB10(GNDI), .ADB11(GNDI), .ADB12(GNDI), .ADB13(GNDI), .DOA0(), .DOA1(), 
    .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
    .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
    .DOA17(), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), .DOB3(DOB3), .DOB4(DOB4), 
    .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), .DOB8(DOB8), .DOB9(DOB9), 
    .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), .DOB13(DOB13), .DOB14(DOB14), 
    .DOB15(DOB15), .DOB16(), .DOB17());
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter CEB_INVERTERIN( .I(CEB_dly), .Z(CEB_NOTIN));
  inverter OCEB_INVERTERIN( .I(OCEB_dly), .Z(OCEB_NOTIN));

  specify
    (CLKB => DOB0) = (0:0:0,0:0:0);
    (CLKB => DOB1) = (0:0:0,0:0:0);
    (CLKB => DOB2) = (0:0:0,0:0:0);
    (CLKB => DOB3) = (0:0:0,0:0:0);
    (CLKB => DOB4) = (0:0:0,0:0:0);
    (CLKB => DOB5) = (0:0:0,0:0:0);
    (CLKB => DOB6) = (0:0:0,0:0:0);
    (CLKB => DOB7) = (0:0:0,0:0:0);
    (CLKB => DOB8) = (0:0:0,0:0:0);
    (CLKB => DOB9) = (0:0:0,0:0:0);
    (CLKB => DOB10) = (0:0:0,0:0:0);
    (CLKB => DOB11) = (0:0:0,0:0:0);
    (CLKB => DOB12) = (0:0:0,0:0:0);
    (CLKB => DOB13) = (0:0:0,0:0:0);
    (CLKB => DOB14) = (0:0:0,0:0:0);
    (CLKB => DOB15) = (0:0:0,0:0:0);
    (RSTB => DOB0) = (0:0:0,0:0:0);
    (RSTB => DOB1) = (0:0:0,0:0:0);
    (RSTB => DOB2) = (0:0:0,0:0:0);
    (RSTB => DOB3) = (0:0:0,0:0:0);
    (RSTB => DOB4) = (0:0:0,0:0:0);
    (RSTB => DOB5) = (0:0:0,0:0:0);
    (RSTB => DOB6) = (0:0:0,0:0:0);
    (RSTB => DOB7) = (0:0:0,0:0:0);
    (RSTB => DOB8) = (0:0:0,0:0:0);
    (RSTB => DOB9) = (0:0:0,0:0:0);
    (RSTB => DOB10) = (0:0:0,0:0:0);
    (RSTB => DOB11) = (0:0:0,0:0:0);
    (RSTB => DOB12) = (0:0:0,0:0:0);
    (RSTB => DOB13) = (0:0:0,0:0:0);
    (RSTB => DOB14) = (0:0:0,0:0:0);
    (RSTB => DOB15) = (0:0:0,0:0:0);
    $setuphold (posedge CLKA, DIA15, 0:0:0, 0:0:0,,,, CLKA_dly, DIA15_dly);
    $setuphold (posedge CLKA, DIA14, 0:0:0, 0:0:0,,,, CLKA_dly, DIA14_dly);
    $setuphold (posedge CLKA, DIA13, 0:0:0, 0:0:0,,,, CLKA_dly, DIA13_dly);
    $setuphold (posedge CLKA, DIA12, 0:0:0, 0:0:0,,,, CLKA_dly, DIA12_dly);
    $setuphold (posedge CLKA, DIA11, 0:0:0, 0:0:0,,,, CLKA_dly, DIA11_dly);
    $setuphold (posedge CLKA, DIA10, 0:0:0, 0:0:0,,,, CLKA_dly, DIA10_dly);
    $setuphold (posedge CLKA, DIA9, 0:0:0, 0:0:0,,,, CLKA_dly, DIA9_dly);
    $setuphold (posedge CLKA, DIA8, 0:0:0, 0:0:0,,,, CLKA_dly, DIA8_dly);
    $setuphold (posedge CLKA, DIA7, 0:0:0, 0:0:0,,,, CLKA_dly, DIA7_dly);
    $setuphold (posedge CLKA, DIA6, 0:0:0, 0:0:0,,,, CLKA_dly, DIA6_dly);
    $setuphold (posedge CLKA, DIA5, 0:0:0, 0:0:0,,,, CLKA_dly, DIA5_dly);
    $setuphold (posedge CLKA, DIA4, 0:0:0, 0:0:0,,,, CLKA_dly, DIA4_dly);
    $setuphold (posedge CLKA, DIA3, 0:0:0, 0:0:0,,,, CLKA_dly, DIA3_dly);
    $setuphold (posedge CLKA, DIA2, 0:0:0, 0:0:0,,,, CLKA_dly, DIA2_dly);
    $setuphold (posedge CLKA, DIA1, 0:0:0, 0:0:0,,,, CLKA_dly, DIA1_dly);
    $setuphold (posedge CLKA, DIA0, 0:0:0, 0:0:0,,,, CLKA_dly, DIA0_dly);
    $setuphold (posedge CLKA, ADA5, 0:0:0, 0:0:0,,,, CLKA_dly, ADA5_dly);
    $setuphold (posedge CLKA, ADA4, 0:0:0, 0:0:0,,,, CLKA_dly, ADA4_dly);
    $setuphold (posedge CLKA, CEA, 0:0:0, 0:0:0,,,, CLKA_dly, CEA_dly);
    $setuphold (posedge CLKA, OCEA, 0:0:0, 0:0:0,,,, CLKA_dly, OCEA_dly);
    $setuphold (posedge CLKA, RSTA, 0:0:0, 0:0:0,,,, CLKA_dly, RSTA_dly);
    $setuphold (posedge CLKB, RSTB, 0:0:0, 0:0:0,,,, CLKB_dly, RSTB_dly);
    $setuphold (posedge CLKB, OCEB, 0:0:0, 0:0:0,,,, CLKB_dly, OCEB_dly);
    $setuphold (posedge CLKB, CEB, 0:0:0, 0:0:0,,,, CLKB_dly, CEB_dly);
    $setuphold (posedge CLKB, ADB4, 0:0:0, 0:0:0,,,, CLKB_dly, ADB4_dly);
    $setuphold (posedge CLKB, ADB5, 0:0:0, 0:0:0,,,, CLKB_dly, ADB5_dly);
    $width (posedge CLKA, 0:0:0);
    $width (negedge CLKA, 0:0:0);
    $width (posedge CLKB, 0:0:0);
    $width (negedge CLKB, 0:0:0);
  endspecify

endmodule

module DP16KD0009 ( input CEA, OCEA, CLKA, WEA, CSA0, CSA1, CSA2, RSTA, CEB, 
    OCEB, CLKB, WEB, CSB0, CSB1, CSB2, RSTB, DIA0, DIA1, DIA2, DIA3, DIA4, 
    DIA5, DIA6, DIA7, DIA8, DIA9, DIA10, DIA11, DIA12, DIA13, DIA14, DIA15, 
    DIA16, DIA17, ADA0, ADA1, ADA2, ADA3, ADA4, ADA5, ADA6, ADA7, ADA8, ADA9, 
    ADA10, ADA11, ADA12, ADA13, DIB0, DIB1, DIB2, DIB3, DIB4, DIB5, DIB6, DIB7, 
    DIB8, DIB9, DIB10, DIB11, DIB12, DIB13, DIB14, DIB15, DIB16, DIB17, ADB0, 
    ADB1, ADB2, ADB3, ADB4, ADB5, ADB6, ADB7, ADB8, ADB9, ADB10, ADB11, ADB12, 
    ADB13, output DOA0, DOA1, DOA2, DOA3, DOA4, DOA5, DOA6, DOA7, DOA8, DOA9, 
    DOA10, DOA11, DOA12, DOA13, DOA14, DOA15, DOA16, DOA17, DOB0, DOB1, DOB2, 
    DOB3, DOB4, DOB5, DOB6, DOB7, DOB8, DOB9, DOB10, DOB11, DOB12, DOB13, 
    DOB14, DOB15, DOB16, DOB17 );

  DP16KD INST10( .DIA0(DIA0), .DIA1(DIA1), .DIA2(DIA2), .DIA3(DIA3), 
    .DIA4(DIA4), .DIA5(DIA5), .DIA6(DIA6), .DIA7(DIA7), .DIA8(DIA8), 
    .DIA9(DIA9), .DIA10(DIA10), .DIA11(DIA11), .DIA12(DIA12), .DIA13(DIA13), 
    .DIA14(DIA14), .DIA15(DIA15), .DIA16(DIA16), .DIA17(DIA17), .ADA0(ADA0), 
    .ADA1(ADA1), .ADA2(ADA2), .ADA3(ADA3), .ADA4(ADA4), .ADA5(ADA5), 
    .ADA6(ADA6), .ADA7(ADA7), .ADA8(ADA8), .ADA9(ADA9), .ADA10(ADA10), 
    .ADA11(ADA11), .ADA12(ADA12), .ADA13(ADA13), .CEA(CEA), .OCEA(OCEA), 
    .CLKA(CLKA), .WEA(WEA), .CSA0(CSA0), .CSA1(CSA1), .CSA2(CSA2), .RSTA(RSTA), 
    .DIB0(DIB0), .DIB1(DIB1), .DIB2(DIB2), .DIB3(DIB3), .DIB4(DIB4), 
    .DIB5(DIB5), .DIB6(DIB6), .DIB7(DIB7), .DIB8(DIB8), .DIB9(DIB9), 
    .DIB10(DIB10), .DIB11(DIB11), .DIB12(DIB12), .DIB13(DIB13), .DIB14(DIB14), 
    .DIB15(DIB15), .DIB16(DIB16), .DIB17(DIB17), .ADB0(ADB0), .ADB1(ADB1), 
    .ADB2(ADB2), .ADB3(ADB3), .ADB4(ADB4), .ADB5(ADB5), .ADB6(ADB6), 
    .ADB7(ADB7), .ADB8(ADB8), .ADB9(ADB9), .ADB10(ADB10), .ADB11(ADB11), 
    .ADB12(ADB12), .ADB13(ADB13), .CEB(CEB), .OCEB(OCEB), .CLKB(CLKB), 
    .WEB(WEB), .CSB0(CSB0), .CSB1(CSB1), .CSB2(CSB2), .RSTB(RSTB), .DOA0(DOA0), 
    .DOA1(DOA1), .DOA2(DOA2), .DOA3(DOA3), .DOA4(DOA4), .DOA5(DOA5), 
    .DOA6(DOA6), .DOA7(DOA7), .DOA8(DOA8), .DOA9(DOA9), .DOA10(DOA10), 
    .DOA11(DOA11), .DOA12(DOA12), .DOA13(DOA13), .DOA14(DOA14), .DOA15(DOA15), 
    .DOA16(DOA16), .DOA17(DOA17), .DOB0(DOB0), .DOB1(DOB1), .DOB2(DOB2), 
    .DOB3(DOB3), .DOB4(DOB4), .DOB5(DOB5), .DOB6(DOB6), .DOB7(DOB7), 
    .DOB8(DOB8), .DOB9(DOB9), .DOB10(DOB10), .DOB11(DOB11), .DOB12(DOB12), 
    .DOB13(DOB13), .DOB14(DOB14), .DOB15(DOB15), .DOB16(DOB16), .DOB17(DOB17));
  defparam INST10.ASYNC_RESET_RELEASE = "SYNC";
  defparam INST10.CSDECODE_A = "0b000";
  defparam INST10.CSDECODE_B = "0b000";
  defparam INST10.DATA_WIDTH_A = 18;
  defparam INST10.DATA_WIDTH_B = 18;
  defparam INST10.GSR = "ENABLED";

    defparam INST10.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_20 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_21 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_22 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_23 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_24 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_25 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_26 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_27 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_28 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_29 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_2F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_30 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_31 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_32 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_33 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_34 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_35 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_36 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_37 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_38 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_39 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INITVAL_3F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  defparam INST10.INIT_DATA = "STATIC";
  defparam INST10.REGMODE_A = "NOREG";
  defparam INST10.REGMODE_B = "NOREG";
  defparam INST10.RESETMODE = "ASYNC";
  defparam INST10.WRITEMODE_A = "NORMAL";
  defparam INST10.WRITEMODE_B = "NORMAL";
endmodule
